
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006417                       # Number of seconds simulated (Second)
simTicks                                   6417099000                       # Number of ticks simulated (Tick)
finalTick                                  6417099000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    836.30                       # Real time elapsed on the host (Second)
hostTickRate                                  7673203                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8907220                       # Number of bytes of host memory used (Byte)
simInsts                                     26186686                       # Number of instructions simulated (Count)
simOps                                       49975448                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    31312                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      59758                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        12832680                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29731770                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   69252                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28158991                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                111050                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4813298                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6631864                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              40092                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           12542846                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.245024                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.610195                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  5966489     47.57%     47.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   825025      6.58%     54.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   727285      5.80%     59.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1051360      8.38%     68.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   764457      6.09%     74.42% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   897684      7.16%     81.58% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1254121     10.00%     91.58% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   797058      6.35%     97.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   259367      2.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             12542846                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1240214     97.06%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    3      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   132      0.01%     97.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1013      0.08%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   14      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  25      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 25753      2.02%     99.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 9567      0.75%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              745      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             253      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       106549      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23832908     84.64%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121634      0.43%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40507      0.14%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8620      0.03%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2543      0.01%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7795      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16043      0.06%     85.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16868      0.06%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14912      0.05%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2324      0.01%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2834937     10.07%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1110165      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25430      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17732      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28158991                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.194319                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1277720                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045375                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                70014909                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34453251                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27794836                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   234689                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161310                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112650                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29211819                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118343                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         28019988                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2822863                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   139003                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3940628                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3384542                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1117765                       # Number of stores executed (Count)
system.cpu0.numRate                          2.183487                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2638                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         289834                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093343                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.980092                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.980092                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.020312                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.020312                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39881893                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23432278                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     152674                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     84917                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19111752                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12166334                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 11018701                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3061408                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1217821                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       228120                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        69726                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3985501                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3708715                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            82598                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2397274                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2392548                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998029                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49555                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47588                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38782                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            8806                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1655                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4809487                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            82207                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     11874459                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.104325                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.021355                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        6682810     56.28%     56.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         968838      8.16%     64.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         335864      2.83%     67.27% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1027824      8.66%     75.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         275371      2.32%     78.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         309944      2.61%     80.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         204037      1.72%     82.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         169908      1.43%     84.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1899863     16.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     11874459                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093343                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436531                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425840                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174388                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24822528                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1899863                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3332202                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3332202                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3332202                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3332202                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       413285                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         413285                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       413285                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        413285                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  17293114979                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  17293114979                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  17293114979                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  17293114979                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3745487                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3745487                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3745487                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3745487                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.110342                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.110342                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.110342                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.110342                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41843.074341                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41843.074341                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41843.074341                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41843.074341                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        84418                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2142                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3700                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           88                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     22.815676                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    24.340909                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        55179                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            55179                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       298435                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       298435                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       298435                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       298435                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       114850                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       114850                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       114850                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       114850                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   4929510479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   4929510479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   4929510479                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   4929510479                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.030664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.030664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.030664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.030664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 42921.292808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 42921.292808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 42921.292808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 42921.292808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                107944                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2353569                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2353569                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       381214                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       381214                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  15544983000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  15544983000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2734783                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2734783                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.139395                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.139395                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 40777.576374                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 40777.576374                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       298428                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       298428                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        82786                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        82786                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   3213722500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   3213722500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.030272                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.030272                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 38819.637378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 38819.637378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       978633                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        978633                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        32071                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        32071                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   1748131979                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   1748131979                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.031731                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.031731                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 54508.184310                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 54508.184310                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        32064                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        32064                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   1715787979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   1715787979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.031724                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.031724                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 53511.351640                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 53511.351640                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          478.715878                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3448587                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            108456                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.797107                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   478.715878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.934992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.934992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          244                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           18                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          170                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7599430                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7599430                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1368654                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              6401114                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4157992                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               532032                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83054                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2295689                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1543                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              31005993                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7260                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1371046                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17201689                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3985501                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2480885                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     11077818                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 169114                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1324                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         7901                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1234244                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12755                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          12542846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.581878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.345367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 7103055     56.63%     56.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  267092      2.13%     58.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  508411      4.05%     62.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  534310      4.26%     67.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  228560      1.82%     68.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  244253      1.95%     70.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  743481      5.93%     76.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408604      3.26%     80.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2505080     19.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            12542846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.310574                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.340460                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1229363                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1229363                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1229363                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1229363                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4880                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4880                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4880                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4880                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    357961497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    357961497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    357961497                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    357961497                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1234243                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1234243                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1234243                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1234243                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003954                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003954                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003954                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003954                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 73352.765779                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 73352.765779                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 73352.765779                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 73352.765779                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1575                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           26                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     60.576923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3425                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3425                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          942                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          942                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          942                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          942                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3938                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3938                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3938                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3938                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    289649998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    289649998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    289649998                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    289649998                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 73552.564246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 73552.564246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 73552.564246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 73552.564246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3425                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1229363                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1229363                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4880                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4880                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    357961497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    357961497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1234243                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1234243                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003954                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003954                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 73352.765779                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 73352.765779                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          942                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          942                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3938                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3938                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    289649998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    289649998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 73552.564246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 73552.564246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          502.507890                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1233301                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3938                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            313.179533                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   502.507890                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.981461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.981461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          257                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          161                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2472424                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2472424                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83054                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   2849158                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  138101                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29801022                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1742                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3061408                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1217821                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24069                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    38591                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   77206                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           246                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53828                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        58277                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              112105                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27947417                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27907486                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21655244                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35627778                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.174720                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607819                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      76733                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 635568                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 178                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                246                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                207130                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2764                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            13.289303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           32.519370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2125720     87.63%     87.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               12635      0.52%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               38274      1.58%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                4375      0.18%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                5019      0.21%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               13111      0.54%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               26566      1.10%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               53559      2.21%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               92028      3.79%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 528      0.02%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               421      0.02%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               163      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                70      0.00%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               359      0.01%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               496      0.02%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              1388      0.06%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              3729      0.15%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5538      0.23%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             14916      0.61%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             25660      1.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1212      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows               2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             367                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2813958                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1117782                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3818                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2500                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1235448                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1622                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83054                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1600335                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                3718280                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         25151                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4393430                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              2722596                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30548767                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                51370                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                635860                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                328454                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               1581810                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           39136073                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78455976                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44486829                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188727                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841328                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7294745                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2619665                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        39763604                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60263847                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093343                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24987724                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        12834199                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29741020                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   69233                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28165127                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                111502                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4822514                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6641848                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              40072                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           12541407                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.245771                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.610471                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  5963678     47.55%     47.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   825298      6.58%     54.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   727503      5.80%     59.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1052095      8.39%     68.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   764123      6.09%     74.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   897637      7.16%     81.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1253857     10.00%     91.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   797009      6.36%     97.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   260207      2.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             12541407                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1240763     97.07%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    3      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   133      0.01%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1011      0.08%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   14      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  23      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 25695      2.01%     99.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9554      0.75%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              747      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             254      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       106380      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23837803     84.64%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121633      0.43%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40507      0.14%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8609      0.03%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2546      0.01%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7805      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16044      0.06%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16898      0.06%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14907      0.05%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2343      0.01%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2835739     10.07%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1110696      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25482      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17711      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28165127                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.194537                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1278198                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                70026529                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34471511                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27801011                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234832                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  161500                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112725                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29218529                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118416                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         28026251                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2823721                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   138876                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3941976                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3384879                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1118255                       # Number of stores executed (Count)
system.cpu1.numRate                          2.183716                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2666                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         292792                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093343                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.980208                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.980208                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.020192                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.020192                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39890942                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23437627                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     152795                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     84980                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19113741                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12169987                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11020877                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3062717                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1218738                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       227781                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        69873                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3985874                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3709335                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            82596                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2397855                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2393102                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998018                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49523                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          47377                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38771                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            8606                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1655                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4818568                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            82142                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     11872063                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.104750                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.021548                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        6680265     56.27%     56.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         969355      8.17%     64.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         335640      2.83%     67.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1027734      8.66%     75.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         275231      2.32%     78.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         309822      2.61%     80.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         204112      1.72%     82.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         170051      1.43%     84.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1899853     16.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     11872063                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093343                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436531                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425840                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174388                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822528                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1899853                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3331388                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3331388                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3331388                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3331388                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       415132                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         415132                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       415132                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        415132                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  17351760981                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  17351760981                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  17351760981                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  17351760981                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3746520                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3746520                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3746520                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3746520                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.110805                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.110805                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.110805                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.110805                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 41798.177401                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 41798.177401                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 41798.177401                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 41798.177401                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        83893                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2066                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         3699                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           87                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     22.679913                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    23.747126                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        55237                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            55237                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       300208                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       300208                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       300208                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       300208                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       114924                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       114924                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       114924                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       114924                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   4932525981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   4932525981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   4932525981                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   4932525981                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.030675                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.030675                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.030675                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.030675                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 42919.894722                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 42919.894722                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 42919.894722                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 42919.894722                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                108032                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2352746                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2352746                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       383070                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       383070                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  15603593000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  15603593000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2735816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2735816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.140020                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.140020                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 40733.007022                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 40733.007022                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       300200                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       300200                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        82870                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        82870                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   3216600000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   3216600000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.030291                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030291                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 38815.011464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 38815.011464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       978642                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        978642                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        32062                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        32062                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   1748167981                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1748167981                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.031722                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.031722                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 54524.607978                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 54524.607978                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        32054                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        32054                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   1715925981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   1715925981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.031715                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.031715                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 53532.351064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 53532.351064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          478.452076                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3447854                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            108544                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             31.764575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   478.452076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.934477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.934477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          237                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          173                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7601584                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7601584                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1369186                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              6397482                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4159955                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               531793                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 82991                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2296442                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1548                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              31016645                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7280                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1372032                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17206301                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3985874                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2481396                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     11076123                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 169002                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         7515                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1234159                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12737                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          12541407                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.582742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.345603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 7100436     56.62%     56.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  267205      2.13%     58.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  508405      4.05%     62.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  534419      4.26%     67.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  228602      1.82%     68.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  244640      1.95%     70.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  743362      5.93%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408538      3.26%     80.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2505800     19.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            12541407                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.310567                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.340660                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1229232                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1229232                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1229232                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1229232                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4927                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4927                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4927                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4927                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    359715498                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    359715498                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    359715498                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    359715498                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1234159                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1234159                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1234159                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1234159                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003992                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003992                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003992                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003992                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 73009.031459                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 73009.031459                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 73009.031459                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 73009.031459                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1423                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           29                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     49.068966                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3473                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3473                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          940                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          940                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          940                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          940                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3987                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3987                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3987                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3987                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    291236498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    291236498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    291236498                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    291236498                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 73046.525709                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 73046.525709                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 73046.525709                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 73046.525709                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3473                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1229232                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1229232                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4927                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4927                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    359715498                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    359715498                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1234159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1234159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003992                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003992                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 73009.031459                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 73009.031459                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          940                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          940                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3987                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3987                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    291236498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    291236498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 73046.525709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 73046.525709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          502.213088                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1233218                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3986                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            309.387356                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   502.213088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.980885                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.980885                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          274                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          134                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2472304                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2472304                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    82991                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2857627                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  137175                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29810253                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1753                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3062717                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1218738                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24064                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    38726                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   76007                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           249                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53830                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        58220                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              112050                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27953494                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27913736                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21659862                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35635450                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.174950                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607818                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                      76750                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 636877                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 175                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                249                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                208047                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2749                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            13.315027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           32.536544                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2124669     87.58%     87.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               12532      0.52%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               38382      1.58%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                4552      0.19%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5129      0.21%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               13259      0.55%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               26674      1.10%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               54033      2.23%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               92086      3.80%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 544      0.02%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               371      0.02%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               157      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               101      0.00%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               334      0.01%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               455      0.02%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1370      0.06%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              3789      0.16%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              5526      0.23%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             14835      0.61%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             25800      1.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1173      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2814988                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1118270                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3810                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2485                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1235307                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1558                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 82991                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1600775                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                3727338                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         25137                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4395088                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              2710078                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30559153                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                51394                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                637270                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                328233                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               1567770                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           39151751                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78481882                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44504070                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188970                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841328                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7310409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2618312                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        39770312                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60282976                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093343                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24987724                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   687                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 26211                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   726                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 26220                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     53844                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  687                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                26211                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  726                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                26220                       # number of overall hits (Count)
system.l2.overallHits::total                    53844                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3249                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               82245                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3259                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               82324                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  171077                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3249                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              82245                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3259                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              82324                       # number of overall misses (Count)
system.l2.overallMisses::total                 171077                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      276255000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     4403241000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      277323000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     4406281500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         9363100500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     276255000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    4403241000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     277323000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    4406281500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        9363100500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3936                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            108456                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3985                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            108544                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                224921                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3936                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           108456                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3985                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           108544                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               224921                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.825457                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.758326                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.817817                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.758439                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.760609                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.825457                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.758326                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.817817                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.758439                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.760609                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 85027.700831                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 53538.099581                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 85094.507518                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 53523.656528                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    54730.329033                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 85027.700831                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 53538.099581                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 85094.507518                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 53523.656528                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   54730.329033                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               137568                       # number of writebacks (Count)
system.l2.writebacks::total                    137568                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3249                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           82245                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3259                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           82324                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              171077                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3249                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          82245                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3259                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          82324                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             171077                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    243765000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   3580791000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    244743000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   3583041500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7652340500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    243765000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   3580791000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    244743000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   3583041500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7652340500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.825457                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.758326                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.817817                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.758439                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.760609                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.825457                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.758326                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.817817                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.758439                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.760609                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 75027.700831                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 43538.099581                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 75097.575944                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 43523.656528                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 44730.387486                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 75027.700831                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 43538.099581                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 75097.575944                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 43523.656528                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 44730.387486                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         180475                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         7446                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           7446                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            687                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            726                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1413                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3249                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3259                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             6508                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    276255000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    277323000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    553578000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3936                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3985                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           7921                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.825457                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.817817                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.821613                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 85027.700831                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 85094.507518                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85061.155501                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3249                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3259                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         6508                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    243765000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    244743000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    488508000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.825457                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.817817                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.821613                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 75027.700831                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 75097.575944                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75062.692071                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1971                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1966                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3937                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           23699                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           23708                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               47407                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   1577013000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   1577311000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3154324000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25670                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25674                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51344                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.923218                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.923424                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.923321                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 66543.440652                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 66530.749114                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 66537.093678                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        23699                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        23708                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           47407                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1340023000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1340231000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2680254000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.923218                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.923424                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.923321                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 56543.440652                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 56530.749114                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 56537.093678                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         24240                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         24254                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             48494                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        58546                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        58616                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          117162                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   2826228000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   2828970500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   5655198500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        82786                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        82870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        165656                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.707197                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.707325                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.707261                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 48273.630991                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 48262.769551                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 48268.197026                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        58546                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        58616                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       117162                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   2240768000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   2242810500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4483578500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.707197                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.707325                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.707261                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 38273.630991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 38262.769551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 38268.197026                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             6391                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             6378                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                12769                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              7                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              8                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 15                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data         6398                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         6386                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            12784                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.001094                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.001253                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.001173                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            7                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            8                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             15                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data       193500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data       221500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       415000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.001094                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.001253                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.001173                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 27642.857143                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 27687.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 27666.666667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         6892                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6892                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6892                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6892                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       110416                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           110416                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       110416                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       110416                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2037.185574                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       453092                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     182523                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.482383                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     120.726106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       25.827505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      925.424945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       27.304199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      937.902819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.058948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.012611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.451868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.013332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.457960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  512                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1505                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2024759                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2024759                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   525                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 58933                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   524                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 59012                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                    118994                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  525                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                58933                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  524                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                59012                       # number of overall hits (Count)
system.l3.overallHits::total                   118994                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2724                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               23312                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                2735                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               23312                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   52083                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2724                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              23312                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               2735                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              23312                       # number of overall misses (Count)
system.l3.overallMisses::total                  52083                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      199278500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     1699678000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      200152000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     1699796500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         3798905000                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     199278500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    1699678000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     200152000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    1699796500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        3798905000                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3249                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             82245                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3259                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             82324                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                171077                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3249                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            82245                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3259                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            82324                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               171077                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.838412                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.283446                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.839214                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.283174                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.304442                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.838412                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.283446                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.839214                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.283174                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.304442                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73156.571219                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 72910.003432                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73181.718464                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 72915.086651                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72939.442812                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73156.571219                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 72910.003432                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73181.718464                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 72915.086651                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72939.442812                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                 2727                       # number of writebacks (Count)
system.l3.writebacks::total                      2727                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            2724                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           23312                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            2735                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           23312                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               52083                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2724                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          23312                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           2735                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          23312                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              52083                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    155694500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   1326686000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    156408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   1326804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     2965593000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    155694500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   1326686000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    156408000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   1326804500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    2965593000                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.838412                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.283446                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.839214                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.283174                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.304442                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.838412                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.283446                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.839214                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.283174                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.304442                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57156.571219                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 56910.003432                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57187.568556                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 56915.086651                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56939.750014                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57156.571219                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 56910.003432                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57187.568556                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 56915.086651                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56939.750014                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                          19320                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          272                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            272                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data             11478                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data             11490                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 22968                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           12221                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           12218                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               24439                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data    889090000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    888879500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1777969500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         23699                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         23708                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             47407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.515676                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.515353                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.515515                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72751.002373                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 72751.636929                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72751.319612                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        12221                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        12218                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           24439                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data    693554000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    693391500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   1386945500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.515676                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.515353                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.515515                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 56751.002373                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 56751.636929                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56751.319612                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           525                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         47455                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           524                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         47522                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             96026                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2724                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        11091                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         2735                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        11094                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           27644                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    199278500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data    810588000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    200152000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data    810917000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   2020935500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        58546                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3259                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        58616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        123670                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.838412                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.189441                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.839214                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.189266                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.223530                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73156.571219                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73085.204220                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73181.718464                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73095.096449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73105.755318                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2724                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        11091                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         2735                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        11094                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        27644                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    155694500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    633132000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    156408000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data    633413000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   1578647500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.838412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.189441                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.839214                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.189266                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.223530                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57156.571219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57085.204220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57187.568556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57095.096449                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57106.334105                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data                7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                8                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   15                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks       137568                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           137568                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       137568                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       137568                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 27308.432112                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       344227                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      52088                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       6.608566                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       4.379566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst     1355.250826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    12328.264726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst     1331.943400                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    12288.593594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.041359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.376229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.040648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.375018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.833387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  269                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1251                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   79                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                31169                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    5564088                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   5564088                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          174336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         1491968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          175040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         1491968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             3333312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       174336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       175040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          349376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       174528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           174528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2724                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            23312                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             2735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            23312                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                52083                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           2727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                2727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           27167416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          232498829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           27277123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          232498829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              519442197                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       27167416                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       27277123                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           54444540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         27197336                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              27197336                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         27197336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          27167416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         232498829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          27277123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         232498829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             546639533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27643                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2727                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16298                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              24439                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             24439                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27644                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       123190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       123190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  123190                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3507776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      3507776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3507776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              55416                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    55416    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                55416                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            98613452                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          260410000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          74484                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        19069                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             173580                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       247984                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6898                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           149034                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            12784                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           12784                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51344                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51344                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           7925                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        165656                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        11299                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       337652                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        11444                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       337892                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 698287                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       471104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     10472640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       477248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     10481984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                21902976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          181046                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   8804608                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            418751                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.049571                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.217201                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  398006     95.05%     95.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   20732      4.95%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      13      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              418751                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          347605500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5911491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         166118029                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5982992                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         166235047                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        460583                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       235658                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           20717                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        20704                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             123669                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       140295                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            52433                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               15                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              15                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             47407                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            47407                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        123670                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       515591                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     19753216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           19320                       # Total snoops (Count)
system.tol3bus.snoopTraffic                    174528                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            190412                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.002978                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.054488                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  189845     99.70%     99.70% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                     567      0.30%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              190412                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6417099000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          309818000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         256621500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        344500                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       173439                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops             567                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops          567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
