{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698937433786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698937433786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 11:03:53 2023 " "Processing started: Thu Nov 02 11:03:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698937433786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698937433786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698937433787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698937434111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434504 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698937434504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8-behavioral " "Found design unit 1: MUX8-behavioral" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434506 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698937434506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_seg_display_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_seg_display_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Eight_Seg_Display_Out-Behavior " "Found design unit 1: Eight_Seg_Display_Out-Behavior" {  } { { "Eight_Seg_Display_Out.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/Eight_Seg_Display_Out.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Eight_Seg_Display_Out " "Found entity 1: Eight_Seg_Display_Out" {  } { { "Eight_Seg_Display_Out.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/Eight_Seg_Display_Out.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698937434508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behavioral " "Found design unit 1: debounce-behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434510 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698937434510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698937434510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698937434568 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_LEDR\[7..3\] top.vhd(10) " "Using initial value X (don't care) for net \"o_LEDR\[7..3\]\" at top.vhd(10)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698937434569 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_LEDG\[3..1\] top.vhd(11) " "Using initial value X (don't care) for net \"o_LEDG\[3..1\]\" at top.vhd(11)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698937434570 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce debounce:DB A:behavioral " "Elaborating entity \"debounce\" using architecture \"A:behavioral\" for hierarchy \"debounce:DB\"" {  } { { "top.vhd" "DB" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698937434588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX8 MUX8:LUT A:behavioral " "Elaborating entity \"MUX8\" using architecture \"A:behavioral\" for hierarchy \"MUX8:LUT\"" {  } { { "top.vhd" "LUT" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698937434590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(18) " "VHDL Process Statement warning at MUX8.vhd(18): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(19) " "VHDL Process Statement warning at MUX8.vhd(19): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(20) " "VHDL Process Statement warning at MUX8.vhd(20): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(21) " "VHDL Process Statement warning at MUX8.vhd(21): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(22) " "VHDL Process Statement warning at MUX8.vhd(22): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(23) " "VHDL Process Statement warning at MUX8.vhd(23): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(24) " "VHDL Process Statement warning at MUX8.vhd(24): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_input MUX8.vhd(25) " "VHDL Process Statement warning at MUX8.vhd(25): signal \"i_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/MUX8.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698937434591 "|top|MUX8:LUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Eight_Seg_Display_Out Eight_Seg_Display_Out:DRIVER A:behavior " "Elaborating entity \"Eight_Seg_Display_Out\" using architecture \"A:behavior\" for hierarchy \"Eight_Seg_Display_Out:DRIVER\"" {  } { { "top.vhd" "DRIVER" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698937434592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[3\] GND " "Pin \"o_LEDR\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[4\] GND " "Pin \"o_LEDR\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[5\] GND " "Pin \"o_LEDR\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[6\] GND " "Pin \"o_LEDR\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[7\] GND " "Pin \"o_LEDR\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDG\[1\] GND " "Pin \"o_LEDG\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDG\[2\] GND " "Pin \"o_LEDG\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDG\[3\] GND " "Pin \"o_LEDG\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX0\[1\] GND " "Pin \"o_HEX0\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX0\[2\] GND " "Pin \"o_HEX0\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX0\[6\] VCC " "Pin \"o_HEX0\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[0\] GND " "Pin \"o_HEX1\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[1\] GND " "Pin \"o_HEX1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[2\] GND " "Pin \"o_HEX1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[3\] GND " "Pin \"o_HEX1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[4\] GND " "Pin \"o_HEX1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[5\] GND " "Pin \"o_HEX1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_HEX1\[6\] VCC " "Pin \"o_HEX1\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698937434854 "|top|o_HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698937434854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698937434996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937434996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[3\] " "No output dependent on input pin \"i_SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[4\] " "No output dependent on input pin \"i_SW\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[5\] " "No output dependent on input pin \"i_SW\[5\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[6\] " "No output dependent on input pin \"i_SW\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[7\] " "No output dependent on input pin \"i_SW\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[1\] " "No output dependent on input pin \"i_KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[2\] " "No output dependent on input pin \"i_KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[3\] " "No output dependent on input pin \"i_KEY\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698937435022 "|top|i_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698937435022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698937435022 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698937435022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698937435022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698937435022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698937435042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 11:03:55 2023 " "Processing ended: Thu Nov 02 11:03:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698937435042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698937435042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698937435042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698937435042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698937435968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698937435968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 11:03:55 2023 " "Processing started: Thu Nov 02 11:03:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698937435968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698937435968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_testing -c DE2_testing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698937435968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698937436041 ""}
{ "Info" "0" "" "Project  = DE2_testing" {  } {  } 0 0 "Project  = DE2_testing" 0 0 "Fitter" 0 0 1698937436042 ""}
{ "Info" "0" "" "Revision = DE2_testing" {  } {  } 0 0 "Revision = DE2_testing" 0 0 "Fitter" 0 0 1698937436042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698937436097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_testing EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_testing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698937436102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698937436122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698937436122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698937436162 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698937436170 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698937436568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698937436568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698937436568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698937436569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698937436569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698937436569 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698937436569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_testing.sdc " "Synopsys Design Constraints File file not found: 'DE2_testing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698937436719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698937436719 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698937436720 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node i_CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698937436725 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLK" } } } } { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/top.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698937436725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698937436765 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698937436765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698937436765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698937436765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698937436766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698937436766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698937436766 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698937436766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698937436773 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698937436773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698937436773 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDG\[4\] " "Node \"o_LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDG\[5\] " "Node \"o_LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDG\[6\] " "Node \"o_LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDG\[7\] " "Node \"o_LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDG\[8\] " "Node \"o_LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[10\] " "Node \"o_LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[11\] " "Node \"o_LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[12\] " "Node \"o_LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[13\] " "Node \"o_LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[14\] " "Node \"o_LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[15\] " "Node \"o_LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[16\] " "Node \"o_LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[17\] " "Node \"o_LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[8\] " "Node \"o_LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDR\[9\] " "Node \"o_LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698937436783 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698937436783 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698937436784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698937437929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698937437988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698937437994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698937438587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698937438587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698937438622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698937439185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698937439185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698937439319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698937439321 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698937439321 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698937439326 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698937439328 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[0\] 0 " "Pin \"o_LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[1\] 0 " "Pin \"o_LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[2\] 0 " "Pin \"o_LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[3\] 0 " "Pin \"o_LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[4\] 0 " "Pin \"o_LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[5\] 0 " "Pin \"o_LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[6\] 0 " "Pin \"o_LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDR\[7\] 0 " "Pin \"o_LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDG\[0\] 0 " "Pin \"o_LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDG\[1\] 0 " "Pin \"o_LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDG\[2\] 0 " "Pin \"o_LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_LEDG\[3\] 0 " "Pin \"o_LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[0\] 0 " "Pin \"o_HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[1\] 0 " "Pin \"o_HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[2\] 0 " "Pin \"o_HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[3\] 0 " "Pin \"o_HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[4\] 0 " "Pin \"o_HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[5\] 0 " "Pin \"o_HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX0\[6\] 0 " "Pin \"o_HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[0\] 0 " "Pin \"o_HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[1\] 0 " "Pin \"o_HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[2\] 0 " "Pin \"o_HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[3\] 0 " "Pin \"o_HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[4\] 0 " "Pin \"o_HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[5\] 0 " "Pin \"o_HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_HEX1\[6\] 0 " "Pin \"o_HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698937439330 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1698937439330 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698937439396 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698937439403 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698937439470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698937439701 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698937439773 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1698937439774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/output_files/DE2_testing.fit.smsg " "Generated suppressed messages file C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB3/output_files/DE2_testing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698937439828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698937439926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 11:03:59 2023 " "Processing ended: Thu Nov 02 11:03:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698937439926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698937439926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698937439926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698937439926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698937440723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698937440723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 11:04:00 2023 " "Processing started: Thu Nov 02 11:04:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698937440723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698937440723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_testing -c DE2_testing " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698937440723 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698937441676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698937441725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698937442120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 11:04:02 2023 " "Processing ended: Thu Nov 02 11:04:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698937442120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698937442120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698937442120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698937442120 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698937442703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698937443068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 11:04:02 2023 " "Processing started: Thu Nov 02 11:04:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698937443068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698937443068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_testing -c DE2_testing " "Command: quartus_sta DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698937443069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698937443147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698937443268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698937443292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698937443292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_testing.sdc " "Synopsys Design Constraints File file not found: 'DE2_testing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698937443346 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698937443347 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443347 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443347 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698937443348 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1698937443355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698937443358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.063 " "Worst-case setup slack is -3.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.063       -98.585 i_CLK  " "   -3.063       -98.585 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 i_CLK  " "    0.391         0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698937443363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698937443364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -40.380 i_CLK  " "   -1.380       -40.380 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443366 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698937443382 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1698937443383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698937443390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.921 " "Worst-case setup slack is -0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921       -28.359 i_CLK  " "   -0.921       -28.359 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 i_CLK  " "    0.215         0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698937443396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698937443398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -40.380 i_CLK  " "   -1.380       -40.380 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698937443400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698937443400 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698937443416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698937443430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698937443430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698937443468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 11:04:03 2023 " "Processing ended: Thu Nov 02 11:04:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698937443468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698937443468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698937443468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698937443468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698937444060 ""}
