Memory is developed using verilog as it is a part of DUT we use it for functionality

TestBench is developed in System Verilog and with the concepts of OOP's in TB we have multiple .sv files for reusabliltiy and modularity


