vendor_name = ModelSim
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/regfile.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/alu.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.qip
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.qip
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/control_circuit.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/dffe_ref.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/clock2.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform1.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform2.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform3.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform4.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform5.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform6.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform7.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform8.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform9.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform10.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/math.v
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform11.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform12.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform13.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform14.vwf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/Waveform15.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/basic_test.mif
source_file = 1, C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \c0|clk2~0 , c0|clk2~0, skeleton, 1
instance = comp, \c0|clk2~feeder , c0|clk2~feeder, skeleton, 1
instance = comp, \c0|clk2 , c0|clk2, skeleton, 1
instance = comp, \c1|clk2~0 , c1|clk2~0, skeleton, 1
instance = comp, \c1|clk2 , c1|clk2, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
