// Seed: 2774983549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_10;
  ;
  parameter id_11 = 1;
  assign id_6 = id_10[-1];
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd22
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  wire [id_1 : (  -1 'b0 )] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  logic [id_2 : -1 'b0] id_6;
  wire id_7;
endmodule
