//Verilog code for ring counter
module ring_counter(clk,rst,out);
input clk,rst;
output reg [3:0]out;

always @(posedge clk) begin
if(rst) out <= 4'b0001;
else out <= {out[0],out[3:1]}; //The main crux of ring counter
end
endmodule

///// Testbench /////
module tb_ring_counter;
reg clk,rst;
wire [3:0] out;
ring_counter uut(clk,rst,out);

initial begin
clk=1;
rst=1;
#20 rst = 0;
end
always #5 clk = ~clk;
endmodule
