--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Generator_Test.twx Generator_Test.ncd -o
Generator_Test.twr Generator_Test.pcf

Design file:              Generator_Test.ncd
Physical constraint file: Generator_Test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83805 paths analyzed, 998 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.014ns.
--------------------------------------------------------------------------------

Paths for end point Generator_0/Square (SLICE_X3Y2.A4), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/Square (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.992ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.792 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/Square
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X3Y2.A4        net (fanout=33)       4.313   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X3Y2.CLK       Tas                   0.373   Generator_0/Square
                                                       Generator_0/Square_rstpot
                                                       Generator_0/Square
    -------------------------------------------------  ---------------------------
    Total                                      7.992ns (1.749ns logic, 6.243ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_0_2 (FF)
  Destination:          Generator_0/Square (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.792 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_0_2 to Generator_0/Square
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.BQ      Tcko                  0.476   Counter_M10_0/data_1_2
                                                       Counter_M10_0/data_0_2
    SLICE_X16Y52.A1      net (fanout=7)        1.011   Counter_M10_0/data_0_2
    SLICE_X16Y52.A       Tilo                  0.254   Generator_0/_n0049<14>
                                                       Generator_0/_n0049<18>1
    SLICE_X14Y51.A4      net (fanout=1)        0.801   Generator_0/_n0049<18>
    SLICE_X14Y51.COUT    Topcya                0.472   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<4>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X3Y2.A4        net (fanout=33)       4.313   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X3Y2.CLK       Tas                   0.373   Generator_0/Square
                                                       Generator_0/Square_rstpot
                                                       Generator_0/Square
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (1.814ns logic, 6.128ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_2_2 (FF)
  Destination:          Generator_0/Square (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 5)
  Clock Path Skew:      0.013ns (0.792 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_2_2 to Generator_0/Square
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.BMUX    Tshcko                0.518   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_2_2
    SLICE_X18Y50.B1      net (fanout=9)        0.854   Counter_M10_0/data_2_2
    SLICE_X18Y50.B       Tilo                  0.235   Counter_M10_0/data_1_2
                                                       Generator_0/_n0049<30>1
    SLICE_X14Y50.A1      net (fanout=1)        0.799   Generator_0/_n0049<30>
    SLICE_X14Y50.COUT    Topcya                0.472   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<3>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<0>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<3>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<3>
    SLICE_X14Y51.COUT    Tbyp                  0.091   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X3Y2.A4        net (fanout=33)       4.313   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X3Y2.CLK       Tas                   0.373   Generator_0/Square
                                                       Generator_0/Square_rstpot
                                                       Generator_0/Square
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (1.928ns logic, 5.972ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point Generator_0/timer_31 (SLICE_X14Y60.CIN), 4049 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.517ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.B3      net (fanout=33)       1.441   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcyb                0.448   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<26>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.319   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (2.143ns logic, 3.374ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.A3      net (fanout=33)       1.389   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcya                0.472   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<25>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.319   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (2.167ns logic, 3.322ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.C2      net (fanout=33)       1.535   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcyc                0.325   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<27>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.319   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (2.020ns logic, 3.468ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point Generator_0/timer_30 (SLICE_X14Y60.CIN), 4049 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.B3      net (fanout=33)       1.441   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcyb                0.448   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<26>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.307   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_30
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (2.131ns logic, 3.374ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.A3      net (fanout=33)       1.389   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcya                0.472   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<25>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.307   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_30
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (2.155ns logic, 3.322ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_M10_0/data_3 (FF)
  Destination:          Generator_0/timer_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_M10_0/data_3 to Generator_0/timer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.430   Counter_M10_0/data<3>
                                                       Counter_M10_0/data_3
    SLICE_X17Y52.A2      net (fanout=14)       1.149   Counter_M10_0/data<3>
    SLICE_X17Y52.A       Tilo                  0.259   Generator_0/_n0049<16>
                                                       Generator_0/_n0049<16>1
    SLICE_X14Y51.B2      net (fanout=1)        0.778   Generator_0/_n0049<16>
    SLICE_X14Y51.COUT    Topcyb                0.448   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_lut<5>
                                                       Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   Generator_0/Mcompar_timer[31]_Counter[31]_equal_13_o_cy<7>
    SLICE_X14Y52.BMUX    Tcinb                 0.239   Generator_0/timer<0>
                                                       Generator_0/Mcount_timer_cy<0>
    SLICE_X14Y59.C2      net (fanout=33)       1.535   Generator_0/timer[31]_Counter[31]_equal_13_o
    SLICE_X14Y59.COUT    Topcyc                0.325   Generator_0/timer<28>
                                                       Generator_0/Mcount_timer_lut<27>
                                                       Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CIN     net (fanout=1)        0.003   Generator_0/Mcount_timer_cy<28>
    SLICE_X14Y60.CLK     Tcinck                0.307   Generator_0/timer<31>
                                                       Generator_0/Mcount_timer_xor<31>
                                                       Generator_0/timer_30
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (2.008ns logic, 3.468ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_2/q_reg_8 (SLICE_X2Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_2/q_reg_8 (FF)
  Destination:          KEY_Debounce_2/q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_2/q_reg_8 to KEY_Debounce_2/q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.200   KEY_Debounce_2/q_reg<11>
                                                       KEY_Debounce_2/q_reg_8
    SLICE_X2Y49.A6       net (fanout=3)        0.032   KEY_Debounce_2/q_reg<8>
    SLICE_X2Y49.CLK      Tah         (-Th)    -0.190   KEY_Debounce_2/q_reg<11>
                                                       KEY_Debounce_2/q_next<8>1
                                                       KEY_Debounce_2/q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point Counter_M10_1/data_2 (SLICE_X9Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Counter_M10_1/data_3 (FF)
  Destination:          Counter_M10_1/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Counter_M10_1/data_3 to Counter_M10_1/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.CQ       Tcko                  0.198   Counter_M10_1/data<3>
                                                       Counter_M10_1/data_3
    SLICE_X9Y56.C5       net (fanout=7)        0.080   Counter_M10_1/data<3>
    SLICE_X9Y56.CLK      Tah         (-Th)    -0.155   Counter_M10_1/data<3>
                                                       Counter_M10_1/data[3]_GND_6_o_mux_9_OUT<2>1
                                                       Counter_M10_1/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.353ns logic, 0.080ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point Counter_M10_2/data_2 (SLICE_X7Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Counter_M10_2/data_3 (FF)
  Destination:          Counter_M10_2/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Counter_M10_2/data_3 to Counter_M10_2/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.CQ       Tcko                  0.198   Counter_M10_2/data<3>
                                                       Counter_M10_2/data_3
    SLICE_X7Y57.C5       net (fanout=8)        0.081   Counter_M10_2/data<3>
    SLICE_X7Y57.CLK      Tah         (-Th)    -0.155   Counter_M10_2/data<3>
                                                       Counter_M10_2/data[3]_GND_6_o_mux_9_OUT<2>1
                                                       Counter_M10_2/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.353ns logic, 0.081ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: KEY_Debounce_1/q_reg<11>/CLK
  Logical resource: KEY_Debounce_1/q_reg_8/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: KEY_Debounce_1/q_reg<11>/SR
  Logical resource: KEY_Debounce_1/q_reg_8/SR
  Location pin: SLICE_X0Y41.SR
  Clock network: Counter_M10_0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.014|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 83805 paths, 0 nets, and 1375 connections

Design statistics:
   Minimum period:   8.014ns{1}   (Maximum frequency: 124.782MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 16 03:16:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4587 MB



