GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v'
Undeclared symbol 'endcommand', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":119)
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\UART.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\gowin_rpll_27_to_84.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'TOP'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":3)
Compiling module 'gowin_rpll_27_to_84'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\gowin_rpll_27_to_84.v":9)
Compiling module 'psram'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v":220)
Compiling module 'memory_driver'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v":20)
Compiling module 'sync_debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":1)
Compiling module 'sync'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":33)
Compiling module 'debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":56)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":75)
Compiling module 'once'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":82)
WARN  (EX1998) : Net 'address_acq[0]' does not have a driver("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":90)
Compiling module 'gw_gao'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "uart_tx" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":18)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":9)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg" completed
[100%] Generate report file "C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition_syn.rpt.html" completed
GowinSynthesis finish
