// Seed: 368743851
module module_0;
  logic id_1;
  ;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  inout reg id_1;
  wire id_4;
  nor primCall (id_1, id_3, id_4, id_5);
  parameter id_5 = 1;
  module_0 modCall_1 ();
  initial id_1 = 1 == id_3;
  wire [id_2  ==  -1 : -1] id_6;
  wire id_7;
endmodule
module module_2 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  wor  id_5,
    output tri  id_6,
    input  tri0 id_7
);
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
