Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Apr 18 04:13:16 2017
| Host         : nlandy-MacBookPro running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -133.893    -6411.221                     48                 2593        0.079        0.000                      0                 2593        4.020        0.000                       0                   826  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       -133.893    -6411.221                     48                 2593        0.079        0.000                      0                 2593        4.020        0.000                       0                   826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           48  Failing Endpoints,  Worst Slack     -133.893ns,  Total Violation    -6411.221ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -133.893ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.562ns  (logic 90.112ns (62.769%)  route 53.450ns (37.231%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.333   145.803    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124   145.927 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4/O
                         net (fo=15, routed)          0.666   146.594    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I5_O)        0.124   146.718 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][12]_i_1/O
                         net (fo=1, routed)           0.000   146.718    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[12]
    SLICE_X60Y96         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.540    12.719    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X60Y96         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][12]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                        -146.718    
  -------------------------------------------------------------------
                         slack                               -133.893    

Slack (VIOLATED) :        -133.883ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.552ns  (logic 90.112ns (62.773%)  route 53.440ns (37.227%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.333   145.803    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124   145.927 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4/O
                         net (fo=15, routed)          0.656   146.584    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124   146.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][6]_i_1/O
                         net (fo=1, routed)           0.000   146.708    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[6]
    SLICE_X63Y93         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.540    12.719    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X63Y93         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][6]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                        -146.708    
  -------------------------------------------------------------------
                         slack                               -133.883    

Slack (VIOLATED) :        -133.876ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.547ns  (logic 90.112ns (62.775%)  route 53.435ns (37.225%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.333   145.803    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124   145.927 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4/O
                         net (fo=15, routed)          0.651   146.578    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124   146.702 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_1/O
                         net (fo=1, routed)           0.000   146.702    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[14]
    SLICE_X63Y94         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.540    12.719    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X63Y94         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.032    12.826    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                        -146.702    
  -------------------------------------------------------------------
                         slack                               -133.876    

Slack (VIOLATED) :        -133.830ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.459ns  (logic 90.500ns (63.084%)  route 52.960ns (36.916%))
  Logic Levels:           354  (CARRY4=286 LUT1=1 LUT2=24 LUT3=3 LUT4=2 LUT5=33 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.728     3.022    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/s00_axi_aclk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.031 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[15]
                         net (fo=3, routed)           1.413     8.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[7]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.124     8.567 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341/O
                         net (fo=2, routed)           0.290     8.857    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332/O
                         net (fo=2, routed)           0.719     9.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.226 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_150/O[1]
                         net (fo=2, routed)           0.688    11.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_399
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.934 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.934    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_84/O[0]
                         net (fo=82, routed)          0.658    12.814    design_1_i/nn_axi_v4_0/U0_n_491
    SLICE_X43Y76         LUT3 (Prop_lut3_I1_O)        0.299    13.113 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350/O
                         net (fo=1, routed)           0.000    13.113    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251/O[1]
                         net (fo=1, routed)           0.517    14.054    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251_n_6
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.758 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.758    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_86/O[1]
                         net (fo=35, routed)          0.778    15.870    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/abso/p_1_in
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.303    16.173 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    16.173    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.723 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.723    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.945 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_41/O[0]
                         net (fo=57, routed)          0.783    17.728    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_103[0]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.299    18.027 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709/O
                         net (fo=1, routed)           0.000    18.027    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    18.560    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.814 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_240/CO[0]
                         net (fo=848, routed)         0.933    19.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][14]_7[0]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.367    20.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.114    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    20.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    20.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    20.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.006 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.006    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.163 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_82/CO[1]
                         net (fo=23, routed)          0.803    21.965    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_0[0]
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.329    22.294 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080/O
                         net (fo=1, routed)           0.000    22.294    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_83/CO[2]
                         net (fo=23, routed)          0.654    24.068    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_1[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.313    24.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084/O
                         net (fo=1, routed)           0.000    24.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    25.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    25.273    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.501 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_84/CO[2]
                         net (fo=23, routed)          0.742    26.243    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_2[0]
    SLICE_X50Y79         LUT5 (Prop_lut5_I1_O)        0.313    26.556 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152/O
                         net (fo=1, routed)           0.000    26.556    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.089 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    27.089    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    27.206    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    27.440    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.669 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.937    28.605    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_3[0]
    SLICE_X47Y79         LUT5 (Prop_lut5_I1_O)        0.310    28.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148/O
                         net (fo=1, routed)           0.000    28.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.465 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    29.465    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    29.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.693 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614/CO[3]
                         net (fo=1, routed)           0.000    29.693    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.807 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    29.807    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.697    30.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_4[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I1_O)        0.313    31.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144/O
                         net (fo=1, routed)           0.000    31.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.578 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.578    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.695 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    31.695    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.812 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.929 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    31.929    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_177/CO[2]
                         net (fo=23, routed)          0.684    32.842    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_5[0]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.310    33.152 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140/O
                         net (fo=1, routed)           0.000    33.152    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.702 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.702    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    33.816    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    34.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_178/CO[2]
                         net (fo=23, routed)          0.682    34.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_6[0]
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.313    35.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136/O
                         net (fo=1, routed)           0.000    35.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    35.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_168/CO[2]
                         net (fo=23, routed)          0.690    37.077    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_7[0]
    SLICE_X46Y85         LUT5 (Prop_lut5_I1_O)        0.313    37.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156/O
                         net (fo=1, routed)           0.000    37.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    37.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    38.040    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    38.157    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    38.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_170/CO[2]
                         net (fo=23, routed)          0.846    39.349    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_8[0]
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.310    39.659 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059/O
                         net (fo=1, routed)           0.000    39.659    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    40.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    40.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.437 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    40.437    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.788    41.452    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_9[0]
    SLICE_X44Y84         LUT5 (Prop_lut5_I1_O)        0.313    41.765 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115/O
                         net (fo=1, routed)           0.000    41.765    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.315 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    42.315    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    42.429    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    42.543    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    42.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.491    43.376    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_10[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.313    43.689 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936/O
                         net (fo=1, routed)           0.000    43.689    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.809 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_180/CO[2]
                         net (fo=23, routed)          0.836    45.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_11[0]
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.313    45.959 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927/O
                         net (fo=1, routed)           0.000    45.959    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.509 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    46.509    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.623 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    46.623    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.737 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    46.737    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.851 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.851    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.079 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_181/CO[2]
                         net (fo=23, routed)          0.664    47.743    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_12[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.313    48.056 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919/O
                         net (fo=1, routed)           0.000    48.056    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.606 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.606    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.720 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    48.720    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.834 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    48.834    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    48.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.176 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_182/CO[2]
                         net (fo=23, routed)          0.840    50.016    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_13[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.313    50.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910/O
                         net (fo=1, routed)           0.000    50.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    50.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.993 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    50.993    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.107 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    51.107    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.221 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.221    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.449 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_96/CO[2]
                         net (fo=23, routed)          0.738    52.187    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_14[0]
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.313    52.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906/O
                         net (fo=1, routed)           0.000    52.500    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.033 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    53.033    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    53.150    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    53.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.384 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.384    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    53.613 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=23, routed)          0.815    54.428    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_15[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.310    54.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945/O
                         net (fo=1, routed)           0.000    54.738    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.288 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    55.288    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.402 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.402    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.516 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    55.516    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.630 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.858 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_46/CO[2]
                         net (fo=23, routed)          0.714    56.572    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_16[0]
    SLICE_X36Y88         LUT5 (Prop_lut5_I1_O)        0.313    56.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949/O
                         net (fo=1, routed)           0.000    56.885    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.418 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    57.418    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.535 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.535    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.652 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    57.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.998 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_48/CO[2]
                         net (fo=23, routed)          0.683    58.681    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_17[0]
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.310    58.991 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953/O
                         net (fo=1, routed)           0.000    58.991    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    59.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.655 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.655    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.883 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.883    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.111 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_49/CO[2]
                         net (fo=23, routed)          0.641    60.751    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_18[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.313    61.064 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088/O
                         net (fo=1, routed)           0.000    61.064    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    61.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.714 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    61.714    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.831 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    61.831    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    61.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.177 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_86/CO[2]
                         net (fo=23, routed)          0.666    62.843    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_19[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.310    63.153 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092/O
                         net (fo=1, routed)           0.000    63.153    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.703 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    63.703    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    63.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    64.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_87/CO[2]
                         net (fo=23, routed)          0.805    65.078    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_20[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.313    65.391 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096/O
                         net (fo=1, routed)           0.000    65.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.941 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    65.941    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.055 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    66.055    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.169 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    66.169    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.283 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.283    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.511 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.884    67.395    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_21[0]
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.313    67.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100/O
                         net (fo=1, routed)           0.000    67.708    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.241 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    68.241    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    68.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.475 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.592 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    68.592    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.821 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.709    69.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_22[0]
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.310    69.840 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371/O
                         net (fo=1, routed)           0.000    69.840    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    70.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.732 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.960 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.685    71.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_0[0]
    SLICE_X45Y90         LUT5 (Prop_lut5_I1_O)        0.313    71.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367/O
                         net (fo=1, routed)           0.000    71.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.508 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.508    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.622 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    72.622    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.736 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.736    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.850 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.850    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.078 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.647    73.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_0[0]
    SLICE_X46Y91         LUT5 (Prop_lut5_I1_O)        0.313    74.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363/O
                         net (fo=1, routed)           0.000    74.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.570 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    74.570    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    74.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.804 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    74.804    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_10/CO[2]
                         net (fo=25, routed)          0.919    76.070    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_1[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.380 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359/O
                         net (fo=1, routed)           0.000    76.380    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    76.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    77.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    77.158    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    77.272    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.660    78.160    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_2[0]
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.313    78.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355/O
                         net (fo=1, routed)           0.000    78.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.023 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    79.023    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.251 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    79.251    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.365 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    79.365    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_13/CO[2]
                         net (fo=24, routed)          0.730    80.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_3[0]
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.313    80.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35/O
                         net (fo=1, routed)           0.000    80.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.151 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.151    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.265 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.265    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.379 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.379    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.607 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.701    82.307    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_0[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I1_O)        0.313    82.620 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973/O
                         net (fo=1, routed)           0.000    82.620    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.170 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.651    84.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_0[0]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.313    84.704 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969/O
                         net (fo=1, routed)           0.000    84.704    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.254 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    85.254    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    85.368    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.482 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    85.483    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.825 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_4/CO[2]
                         net (fo=24, routed)          0.843    86.668    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_0[0]
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.313    86.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965/O
                         net (fo=1, routed)           0.000    86.981    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    87.531    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    87.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263/CO[3]
                         net (fo=1, routed)           0.001    87.760    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.874 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.874    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.102 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.798    88.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.313    89.212 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961/O
                         net (fo=1, routed)           0.000    89.212    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    89.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.876 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    89.876    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    89.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.104 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126/CO[3]
                         net (fo=1, routed)           0.001    90.105    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.333 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_5/CO[2]
                         net (fo=24, routed)          0.796    91.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X46Y98         LUT2 (Prop_lut2_I1_O)        0.313    91.442 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957/O
                         net (fo=1, routed)           0.000    91.442    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.975 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    91.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.092 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484/CO[3]
                         net (fo=1, routed)           0.001    92.092    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.326 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.555 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_51/CO[2]
                         net (fo=24, routed)          0.664    93.219    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.310    93.529 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987/O
                         net (fo=1, routed)           0.000    93.529    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.079 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    94.079    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.193 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.001    94.194    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.308 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.308    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.422 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.422    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_53/CO[2]
                         net (fo=24, routed)          0.825    95.474    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X49Y98         LUT2 (Prop_lut2_I1_O)        0.313    95.787 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009/O
                         net (fo=1, routed)           0.000    95.787    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    96.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.451 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562/CO[3]
                         net (fo=1, routed)           0.001    96.452    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.566 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    96.566    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.680 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    96.680    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.908 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_60/CO[2]
                         net (fo=24, routed)          0.689    97.597    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.313    97.910 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029/O
                         net (fo=1, routed)           0.000    97.910    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.460 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    98.460    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.574 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    98.574    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.688 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    98.688    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.802 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    98.802    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.030 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_136/CO[2]
                         net (fo=24, routed)          0.803    99.833    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.313   100.146 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025/O
                         net (fo=1, routed)           0.000   100.146    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.696 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810/CO[3]
                         net (fo=1, routed)           0.000   100.696    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.810 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   100.810    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.924 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   100.924    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.038    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.266 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_166/CO[2]
                         net (fo=24, routed)          0.623   101.889    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.313   102.202 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021/O
                         net (fo=1, routed)           0.000   102.202    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   102.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   102.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   102.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   103.094    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.322 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_135/CO[2]
                         net (fo=24, routed)          0.824   104.146    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.313   104.459 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017/O
                         net (fo=1, routed)           0.000   104.459    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   104.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   104.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.226 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   105.226    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.343 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   105.343    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   105.572 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_157/CO[2]
                         net (fo=24, routed)          0.581   106.153    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X51Y105        LUT2 (Prop_lut2_I1_O)        0.310   106.463 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013/O
                         net (fo=1, routed)           0.000   106.463    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.013 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.013    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.127 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.127    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.241 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000   107.241    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.355 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   107.355    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   107.583 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_62/CO[2]
                         net (fo=24, routed)          0.821   108.405    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X49Y105        LUT5 (Prop_lut5_I3_O)        0.313   108.718 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982/O
                         net (fo=1, routed)           0.000   108.718    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.268 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   109.268    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501/CO[3]
                         net (fo=1, routed)           0.000   109.382    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   109.496    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.724 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_269/CO[2]
                         net (fo=24, routed)          0.786   110.509    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X48Y103        LUT2 (Prop_lut2_I1_O)        0.313   110.822 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000   110.822    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   111.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   111.372    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747/CO[3]
                         net (fo=1, routed)           0.000   111.486    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   111.600    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   111.714    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.942 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_130/CO[2]
                         net (fo=24, routed)          0.686   112.628    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X47Y104        LUT2 (Prop_lut2_I1_O)        0.313   112.941 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132/O
                         net (fo=1, routed)           0.000   112.941    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.492 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   113.492    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.605 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   113.605    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   113.719    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.833 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   113.833    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.061 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.517   114.578    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.313   114.891 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128/O
                         net (fo=1, routed)           0.000   114.891    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.424 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   115.424    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.541 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000   115.541    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.658 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   115.658    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.775 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   115.775    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   116.004 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_311/CO[2]
                         net (fo=24, routed)          0.662   116.666    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.310   116.976 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404/O
                         net (fo=1, routed)           0.000   116.976    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.526 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314/CO[3]
                         net (fo=1, routed)           0.000   117.526    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.640 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   117.640    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.754 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   117.754    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.868 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   117.868    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.096 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_143/CO[2]
                         net (fo=24, routed)          0.678   118.775    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[6]
    SLICE_X49Y109        LUT2 (Prop_lut2_I1_O)        0.313   119.088 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400/O
                         net (fo=1, routed)           0.000   119.088    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.638 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   119.638    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212/CO[3]
                         net (fo=1, routed)           0.000   119.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   119.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   119.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   120.208 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_301/CO[2]
                         net (fo=24, routed)          0.694   120.901    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.313   121.214 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396/O
                         net (fo=1, routed)           0.000   121.214    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.764 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   121.764    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.878 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   121.878    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   121.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.106 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   122.106    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   122.334 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_141/CO[2]
                         net (fo=24, routed)          0.798   123.132    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X52Y110        LUT2 (Prop_lut2_I1_O)        0.313   123.445 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392/O
                         net (fo=1, routed)           0.000   123.445    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.995 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299/CO[3]
                         net (fo=1, routed)           0.000   123.995    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   124.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.223 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   124.223    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   124.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.565 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_140/CO[2]
                         net (fo=25, routed)          0.820   125.385    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.313   125.698 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388/O
                         net (fo=1, routed)           0.000   125.698    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.248 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298/CO[3]
                         net (fo=1, routed)           0.000   126.248    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.362 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   126.362    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.476 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   126.476    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.590 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   126.590    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.818 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_17/CO[2]
                         net (fo=23, routed)          0.682   127.500    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X50Y106        LUT2 (Prop_lut2_I1_O)        0.313   127.813 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408/O
                         net (fo=1, routed)           0.000   127.813    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   128.346 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   128.346    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.463 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   128.463    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   128.580    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.697 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   128.697    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   128.926 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_19/CO[2]
                         net (fo=23, routed)          0.810   129.736    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X48Y108        LUT5 (Prop_lut5_I3_O)        0.310   130.046 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429/O
                         net (fo=1, routed)           0.000   130.046    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.596 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   130.596    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.710 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   130.710    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.824 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   130.824    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.938 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   130.938    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.095 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_68/CO[1]
                         net (fo=2, routed)           1.044   132.139    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_104[0]
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.329   132.468 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59/O
                         net (fo=1, routed)           0.189   132.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   133.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   133.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.369 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   133.369    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   133.692 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_63/O[1]
                         net (fo=2, routed)           0.729   134.420    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg0[10]
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.306   134.726 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294/O
                         net (fo=1, routed)           0.000   134.726    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   135.124 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   135.124    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.238    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.352 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   135.352    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.466 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   135.466    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   135.705 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_6/O[2]
                         net (fo=2, routed)           0.595   136.301    design_1_i/nn_axi_v4_0/U0_n_572
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.302   136.603 r  design_1_i/nn_axi_v4_0/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.330   136.933    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   137.440 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   137.440    design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.554 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   137.554    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.668 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   137.668    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.782 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   137.782    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_32/O[1]
                         net (fo=2, routed)           0.819   138.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_142[1]
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.303   139.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.726   139.964    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.124   140.088 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_7/O
                         net (fo=48, routed)          0.712   140.800    design_1_i/nn_axi_v4_0/U0_n_575
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124   140.924 r  design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.624   141.548    design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   142.204 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.204    design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.318 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.318    design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.432 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.432    design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   142.671 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_2/O[2]
                         net (fo=4, routed)           0.735   143.406    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_132[2]
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.302   143.708 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67/O
                         net (fo=1, routed)           0.293   144.001    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.124   144.125 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26/O
                         net (fo=1, routed)           0.575   144.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124   144.824 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_6/O
                         net (fo=3, routed)           0.719   145.542    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/or_reduce22_out
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124   145.666 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4/O
                         net (fo=15, routed)          0.690   146.357    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I5_O)        0.124   146.481 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][10]_i_1/O
                         net (fo=1, routed)           0.000   146.481    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[1]_5[10]
    SLICE_X51Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.465    12.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][10]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.032    12.651    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                        -146.481    
  -------------------------------------------------------------------
                         slack                               -133.830    

Slack (VIOLATED) :        -133.790ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.530ns  (logic 90.500ns (63.053%)  route 53.030ns (36.947%))
  Logic Levels:           354  (CARRY4=286 LUT1=1 LUT2=24 LUT3=3 LUT4=2 LUT5=33 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.728     3.022    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/s00_axi_aclk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.031 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[15]
                         net (fo=3, routed)           1.413     8.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[7]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.124     8.567 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341/O
                         net (fo=2, routed)           0.290     8.857    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332/O
                         net (fo=2, routed)           0.719     9.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.226 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_150/O[1]
                         net (fo=2, routed)           0.688    11.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_399
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.934 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.934    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_84/O[0]
                         net (fo=82, routed)          0.658    12.814    design_1_i/nn_axi_v4_0/U0_n_491
    SLICE_X43Y76         LUT3 (Prop_lut3_I1_O)        0.299    13.113 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350/O
                         net (fo=1, routed)           0.000    13.113    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251/O[1]
                         net (fo=1, routed)           0.517    14.054    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251_n_6
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.758 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.758    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_86/O[1]
                         net (fo=35, routed)          0.778    15.870    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/abso/p_1_in
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.303    16.173 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    16.173    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.723 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.723    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.945 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_41/O[0]
                         net (fo=57, routed)          0.783    17.728    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_103[0]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.299    18.027 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709/O
                         net (fo=1, routed)           0.000    18.027    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    18.560    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.814 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_240/CO[0]
                         net (fo=848, routed)         0.933    19.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][14]_7[0]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.367    20.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.114    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    20.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    20.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    20.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.006 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.006    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.163 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_82/CO[1]
                         net (fo=23, routed)          0.803    21.965    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_0[0]
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.329    22.294 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080/O
                         net (fo=1, routed)           0.000    22.294    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_83/CO[2]
                         net (fo=23, routed)          0.654    24.068    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_1[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.313    24.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084/O
                         net (fo=1, routed)           0.000    24.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    25.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    25.273    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.501 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_84/CO[2]
                         net (fo=23, routed)          0.742    26.243    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_2[0]
    SLICE_X50Y79         LUT5 (Prop_lut5_I1_O)        0.313    26.556 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152/O
                         net (fo=1, routed)           0.000    26.556    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.089 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    27.089    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    27.206    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    27.440    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.669 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.937    28.605    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_3[0]
    SLICE_X47Y79         LUT5 (Prop_lut5_I1_O)        0.310    28.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148/O
                         net (fo=1, routed)           0.000    28.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.465 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    29.465    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    29.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.693 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614/CO[3]
                         net (fo=1, routed)           0.000    29.693    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.807 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    29.807    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.697    30.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_4[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I1_O)        0.313    31.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144/O
                         net (fo=1, routed)           0.000    31.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.578 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.578    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.695 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    31.695    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.812 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.929 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    31.929    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_177/CO[2]
                         net (fo=23, routed)          0.684    32.842    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_5[0]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.310    33.152 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140/O
                         net (fo=1, routed)           0.000    33.152    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.702 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.702    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    33.816    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    34.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_178/CO[2]
                         net (fo=23, routed)          0.682    34.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_6[0]
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.313    35.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136/O
                         net (fo=1, routed)           0.000    35.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    35.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_168/CO[2]
                         net (fo=23, routed)          0.690    37.077    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_7[0]
    SLICE_X46Y85         LUT5 (Prop_lut5_I1_O)        0.313    37.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156/O
                         net (fo=1, routed)           0.000    37.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    37.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    38.040    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    38.157    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    38.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_170/CO[2]
                         net (fo=23, routed)          0.846    39.349    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_8[0]
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.310    39.659 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059/O
                         net (fo=1, routed)           0.000    39.659    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    40.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    40.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.437 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    40.437    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.788    41.452    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_9[0]
    SLICE_X44Y84         LUT5 (Prop_lut5_I1_O)        0.313    41.765 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115/O
                         net (fo=1, routed)           0.000    41.765    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.315 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    42.315    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    42.429    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    42.543    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    42.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.491    43.376    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_10[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.313    43.689 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936/O
                         net (fo=1, routed)           0.000    43.689    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.809 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_180/CO[2]
                         net (fo=23, routed)          0.836    45.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_11[0]
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.313    45.959 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927/O
                         net (fo=1, routed)           0.000    45.959    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.509 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    46.509    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.623 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    46.623    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.737 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    46.737    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.851 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.851    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.079 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_181/CO[2]
                         net (fo=23, routed)          0.664    47.743    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_12[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.313    48.056 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919/O
                         net (fo=1, routed)           0.000    48.056    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.606 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.606    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.720 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    48.720    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.834 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    48.834    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    48.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.176 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_182/CO[2]
                         net (fo=23, routed)          0.840    50.016    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_13[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.313    50.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910/O
                         net (fo=1, routed)           0.000    50.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    50.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.993 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    50.993    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.107 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    51.107    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.221 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.221    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.449 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_96/CO[2]
                         net (fo=23, routed)          0.738    52.187    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_14[0]
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.313    52.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906/O
                         net (fo=1, routed)           0.000    52.500    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.033 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    53.033    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    53.150    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    53.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.384 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.384    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    53.613 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=23, routed)          0.815    54.428    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_15[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.310    54.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945/O
                         net (fo=1, routed)           0.000    54.738    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.288 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    55.288    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.402 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.402    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.516 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    55.516    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.630 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.858 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_46/CO[2]
                         net (fo=23, routed)          0.714    56.572    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_16[0]
    SLICE_X36Y88         LUT5 (Prop_lut5_I1_O)        0.313    56.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949/O
                         net (fo=1, routed)           0.000    56.885    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.418 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    57.418    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.535 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.535    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.652 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    57.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.998 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_48/CO[2]
                         net (fo=23, routed)          0.683    58.681    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_17[0]
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.310    58.991 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953/O
                         net (fo=1, routed)           0.000    58.991    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    59.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.655 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.655    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.883 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.883    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.111 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_49/CO[2]
                         net (fo=23, routed)          0.641    60.751    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_18[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.313    61.064 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088/O
                         net (fo=1, routed)           0.000    61.064    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    61.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.714 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    61.714    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.831 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    61.831    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    61.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.177 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_86/CO[2]
                         net (fo=23, routed)          0.666    62.843    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_19[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.310    63.153 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092/O
                         net (fo=1, routed)           0.000    63.153    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.703 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    63.703    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    63.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    64.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_87/CO[2]
                         net (fo=23, routed)          0.805    65.078    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_20[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.313    65.391 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096/O
                         net (fo=1, routed)           0.000    65.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.941 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    65.941    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.055 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    66.055    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.169 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    66.169    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.283 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.283    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.511 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.884    67.395    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_21[0]
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.313    67.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100/O
                         net (fo=1, routed)           0.000    67.708    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.241 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    68.241    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    68.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.475 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.592 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    68.592    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.821 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.709    69.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_22[0]
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.310    69.840 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371/O
                         net (fo=1, routed)           0.000    69.840    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    70.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.732 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.960 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.685    71.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_0[0]
    SLICE_X45Y90         LUT5 (Prop_lut5_I1_O)        0.313    71.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367/O
                         net (fo=1, routed)           0.000    71.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.508 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.508    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.622 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    72.622    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.736 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.736    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.850 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.850    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.078 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.647    73.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_0[0]
    SLICE_X46Y91         LUT5 (Prop_lut5_I1_O)        0.313    74.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363/O
                         net (fo=1, routed)           0.000    74.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.570 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    74.570    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    74.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.804 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    74.804    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_10/CO[2]
                         net (fo=25, routed)          0.919    76.070    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_1[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.380 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359/O
                         net (fo=1, routed)           0.000    76.380    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    76.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    77.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    77.158    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    77.272    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.660    78.160    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_2[0]
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.313    78.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355/O
                         net (fo=1, routed)           0.000    78.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.023 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    79.023    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.251 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    79.251    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.365 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    79.365    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_13/CO[2]
                         net (fo=24, routed)          0.730    80.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_3[0]
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.313    80.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35/O
                         net (fo=1, routed)           0.000    80.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.151 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.151    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.265 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.265    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.379 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.379    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.607 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.701    82.307    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_0[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I1_O)        0.313    82.620 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973/O
                         net (fo=1, routed)           0.000    82.620    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.170 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.651    84.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_0[0]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.313    84.704 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969/O
                         net (fo=1, routed)           0.000    84.704    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.254 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    85.254    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    85.368    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.482 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    85.483    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.825 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_4/CO[2]
                         net (fo=24, routed)          0.843    86.668    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_0[0]
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.313    86.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965/O
                         net (fo=1, routed)           0.000    86.981    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    87.531    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    87.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263/CO[3]
                         net (fo=1, routed)           0.001    87.760    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.874 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.874    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.102 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.798    88.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.313    89.212 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961/O
                         net (fo=1, routed)           0.000    89.212    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    89.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.876 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    89.876    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    89.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.104 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126/CO[3]
                         net (fo=1, routed)           0.001    90.105    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.333 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_5/CO[2]
                         net (fo=24, routed)          0.796    91.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X46Y98         LUT2 (Prop_lut2_I1_O)        0.313    91.442 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957/O
                         net (fo=1, routed)           0.000    91.442    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.975 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    91.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.092 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484/CO[3]
                         net (fo=1, routed)           0.001    92.092    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.326 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.555 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_51/CO[2]
                         net (fo=24, routed)          0.664    93.219    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.310    93.529 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987/O
                         net (fo=1, routed)           0.000    93.529    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.079 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    94.079    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.193 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.001    94.194    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.308 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.308    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.422 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.422    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_53/CO[2]
                         net (fo=24, routed)          0.825    95.474    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X49Y98         LUT2 (Prop_lut2_I1_O)        0.313    95.787 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009/O
                         net (fo=1, routed)           0.000    95.787    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    96.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.451 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562/CO[3]
                         net (fo=1, routed)           0.001    96.452    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.566 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    96.566    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.680 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    96.680    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.908 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_60/CO[2]
                         net (fo=24, routed)          0.689    97.597    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.313    97.910 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029/O
                         net (fo=1, routed)           0.000    97.910    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.460 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    98.460    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.574 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    98.574    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.688 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    98.688    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.802 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    98.802    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.030 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_136/CO[2]
                         net (fo=24, routed)          0.803    99.833    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.313   100.146 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025/O
                         net (fo=1, routed)           0.000   100.146    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.696 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810/CO[3]
                         net (fo=1, routed)           0.000   100.696    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.810 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   100.810    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.924 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   100.924    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.038    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.266 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_166/CO[2]
                         net (fo=24, routed)          0.623   101.889    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.313   102.202 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021/O
                         net (fo=1, routed)           0.000   102.202    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   102.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   102.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   102.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   103.094    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.322 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_135/CO[2]
                         net (fo=24, routed)          0.824   104.146    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.313   104.459 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017/O
                         net (fo=1, routed)           0.000   104.459    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   104.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   104.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.226 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   105.226    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.343 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   105.343    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   105.572 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_157/CO[2]
                         net (fo=24, routed)          0.581   106.153    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X51Y105        LUT2 (Prop_lut2_I1_O)        0.310   106.463 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013/O
                         net (fo=1, routed)           0.000   106.463    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.013 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.013    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.127 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.127    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.241 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000   107.241    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.355 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   107.355    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   107.583 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_62/CO[2]
                         net (fo=24, routed)          0.821   108.405    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X49Y105        LUT5 (Prop_lut5_I3_O)        0.313   108.718 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982/O
                         net (fo=1, routed)           0.000   108.718    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.268 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   109.268    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501/CO[3]
                         net (fo=1, routed)           0.000   109.382    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   109.496    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.724 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_269/CO[2]
                         net (fo=24, routed)          0.786   110.509    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X48Y103        LUT2 (Prop_lut2_I1_O)        0.313   110.822 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000   110.822    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   111.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   111.372    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747/CO[3]
                         net (fo=1, routed)           0.000   111.486    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   111.600    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   111.714    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.942 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_130/CO[2]
                         net (fo=24, routed)          0.686   112.628    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X47Y104        LUT2 (Prop_lut2_I1_O)        0.313   112.941 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132/O
                         net (fo=1, routed)           0.000   112.941    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.492 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   113.492    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.605 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   113.605    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   113.719    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.833 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   113.833    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.061 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.517   114.578    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.313   114.891 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128/O
                         net (fo=1, routed)           0.000   114.891    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.424 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   115.424    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.541 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000   115.541    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.658 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   115.658    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.775 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   115.775    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   116.004 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_311/CO[2]
                         net (fo=24, routed)          0.662   116.666    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.310   116.976 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404/O
                         net (fo=1, routed)           0.000   116.976    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.526 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314/CO[3]
                         net (fo=1, routed)           0.000   117.526    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.640 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   117.640    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.754 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   117.754    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.868 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   117.868    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.096 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_143/CO[2]
                         net (fo=24, routed)          0.678   118.775    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[6]
    SLICE_X49Y109        LUT2 (Prop_lut2_I1_O)        0.313   119.088 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400/O
                         net (fo=1, routed)           0.000   119.088    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.638 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   119.638    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212/CO[3]
                         net (fo=1, routed)           0.000   119.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   119.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   119.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   120.208 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_301/CO[2]
                         net (fo=24, routed)          0.694   120.901    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.313   121.214 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396/O
                         net (fo=1, routed)           0.000   121.214    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.764 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   121.764    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.878 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   121.878    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   121.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.106 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   122.106    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   122.334 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_141/CO[2]
                         net (fo=24, routed)          0.798   123.132    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X52Y110        LUT2 (Prop_lut2_I1_O)        0.313   123.445 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392/O
                         net (fo=1, routed)           0.000   123.445    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.995 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299/CO[3]
                         net (fo=1, routed)           0.000   123.995    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   124.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.223 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   124.223    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   124.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.565 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_140/CO[2]
                         net (fo=25, routed)          0.820   125.385    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.313   125.698 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388/O
                         net (fo=1, routed)           0.000   125.698    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.248 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298/CO[3]
                         net (fo=1, routed)           0.000   126.248    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.362 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   126.362    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.476 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   126.476    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.590 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   126.590    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.818 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_17/CO[2]
                         net (fo=23, routed)          0.682   127.500    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X50Y106        LUT2 (Prop_lut2_I1_O)        0.313   127.813 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408/O
                         net (fo=1, routed)           0.000   127.813    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   128.346 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   128.346    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.463 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   128.463    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   128.580    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.697 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   128.697    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   128.926 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_19/CO[2]
                         net (fo=23, routed)          0.810   129.736    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X48Y108        LUT5 (Prop_lut5_I3_O)        0.310   130.046 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429/O
                         net (fo=1, routed)           0.000   130.046    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.596 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   130.596    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.710 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   130.710    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.824 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   130.824    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.938 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   130.938    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.095 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_68/CO[1]
                         net (fo=2, routed)           1.044   132.139    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_104[0]
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.329   132.468 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59/O
                         net (fo=1, routed)           0.189   132.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   133.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   133.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.369 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   133.369    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   133.692 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_63/O[1]
                         net (fo=2, routed)           0.729   134.420    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg0[10]
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.306   134.726 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294/O
                         net (fo=1, routed)           0.000   134.726    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   135.124 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   135.124    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.238    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.352 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   135.352    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.466 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   135.466    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   135.705 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_6/O[2]
                         net (fo=2, routed)           0.595   136.301    design_1_i/nn_axi_v4_0/U0_n_572
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.302   136.603 r  design_1_i/nn_axi_v4_0/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.330   136.933    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   137.440 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   137.440    design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.554 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   137.554    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.668 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   137.668    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.782 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   137.782    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_32/O[1]
                         net (fo=2, routed)           0.819   138.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_142[1]
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.303   139.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.726   139.964    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.124   140.088 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_7/O
                         net (fo=48, routed)          0.712   140.800    design_1_i/nn_axi_v4_0/U0_n_575
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124   140.924 r  design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.624   141.548    design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   142.204 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.204    design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.318 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.318    design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.432 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.432    design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   142.671 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_2/O[2]
                         net (fo=4, routed)           0.735   143.406    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_132[2]
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.302   143.708 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67/O
                         net (fo=1, routed)           0.293   144.001    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.124   144.125 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26/O
                         net (fo=1, routed)           0.575   144.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124   144.824 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_6/O
                         net (fo=3, routed)           0.719   145.542    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/or_reduce22_out
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124   145.666 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4/O
                         net (fo=15, routed)          0.761   146.428    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124   146.552 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][6]_i_1/O
                         net (fo=1, routed)           0.000   146.552    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[1]_5[6]
    SLICE_X48Y96         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.477    12.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][6]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][6]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                        -146.552    
  -------------------------------------------------------------------
                         slack                               -133.790    

Slack (VIOLATED) :        -133.785ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.454ns  (logic 90.112ns (62.816%)  route 53.342ns (37.184%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.179   145.650    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124   145.774 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2/O
                         net (fo=15, routed)          0.711   146.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I2_O)        0.124   146.609 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_1/O
                         net (fo=1, routed)           0.000   146.609    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[4]
    SLICE_X63Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.539    12.718    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X63Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.032    12.825    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                        -146.610    
  -------------------------------------------------------------------
                         slack                               -133.785    

Slack (VIOLATED) :        -133.783ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.451ns  (logic 90.112ns (62.817%)  route 53.339ns (37.183%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.179   145.650    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124   145.774 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2/O
                         net (fo=15, routed)          0.708   146.482    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I2_O)        0.124   146.606 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][2]_i_1/O
                         net (fo=1, routed)           0.000   146.606    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[2]
    SLICE_X63Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.539    12.718    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X63Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)        0.031    12.824    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                        -146.607    
  -------------------------------------------------------------------
                         slack                               -133.783    

Slack (VIOLATED) :        -133.761ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.390ns  (logic 90.500ns (63.115%)  route 52.890ns (36.885%))
  Logic Levels:           354  (CARRY4=286 LUT1=1 LUT2=24 LUT3=3 LUT4=2 LUT5=33 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.728     3.022    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/s00_axi_aclk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.031 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[15]
                         net (fo=3, routed)           1.413     8.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[7]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.124     8.567 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341/O
                         net (fo=2, routed)           0.290     8.857    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_341_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332/O
                         net (fo=2, routed)           0.719     9.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][5]_i_332_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.226 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231/CO[3]
                         net (fo=1, routed)           0.000    10.226    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_231_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_i_150/O[1]
                         net (fo=2, routed)           0.688    11.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_399
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.934 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.934    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_85_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_84/O[0]
                         net (fo=82, routed)          0.658    12.814    design_1_i/nn_axi_v4_0/U0_n_491
    SLICE_X43Y76         LUT3 (Prop_lut3_I1_O)        0.299    13.113 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350/O
                         net (fo=1, routed)           0.000    13.113    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_350_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251/O[1]
                         net (fo=1, routed)           0.517    14.054    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_251_n_6
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.758 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.758    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_155_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_86/O[1]
                         net (fo=35, routed)          0.778    15.870    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/abso/p_1_in
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.303    16.173 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    16.173    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_72_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.723 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.723    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_25_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.945 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_41/O[0]
                         net (fo=57, routed)          0.783    17.728    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_103[0]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.299    18.027 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709/O
                         net (fo=1, routed)           0.000    18.027    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_709_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.560 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    18.560    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_463_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.814 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_240/CO[0]
                         net (fo=848, routed)         0.933    19.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][14]_7[0]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.367    20.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.114    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1075_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    20.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_864_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    20.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_632_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    20.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_402_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.006 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.006    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_190_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.163 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_82/CO[1]
                         net (fo=23, routed)          0.803    21.965    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_0[0]
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.329    22.294 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080/O
                         net (fo=1, routed)           0.000    22.294    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1080_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    22.844    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_873_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    22.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_641_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_411_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_193_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_83/CO[2]
                         net (fo=23, routed)          0.654    24.068    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_1[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.313    24.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084/O
                         net (fo=1, routed)           0.000    24.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1084_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    24.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_878_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_646_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    25.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_416_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    25.273    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_197_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.501 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_84/CO[2]
                         net (fo=23, routed)          0.742    26.243    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_2[0]
    SLICE_X50Y79         LUT5 (Prop_lut5_I1_O)        0.313    26.556 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152/O
                         net (fo=1, routed)           0.000    26.556    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1152_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.089 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    27.089    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1046_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    27.206    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_851_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_609_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    27.440    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_372_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.669 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.937    28.605    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_3[0]
    SLICE_X47Y79         LUT5 (Prop_lut5_I1_O)        0.310    28.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148/O
                         net (fo=1, routed)           0.000    28.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1148_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.465 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    29.465    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1041_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    29.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_831_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.693 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614/CO[3]
                         net (fo=1, routed)           0.000    29.693    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_614_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.807 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    29.807    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_376_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.697    30.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_4[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I1_O)        0.313    31.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144/O
                         net (fo=1, routed)           0.000    31.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1144_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.578 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    31.578    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1036_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.695 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    31.695    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_826_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.812 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_589_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.929 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    31.929    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_380_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_177/CO[2]
                         net (fo=23, routed)          0.684    32.842    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_5[0]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.310    33.152 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140/O
                         net (fo=1, routed)           0.000    33.152    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1140_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.702 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.702    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1031_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    33.816    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_821_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_584_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    34.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_344_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_178/CO[2]
                         net (fo=23, routed)          0.682    34.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_6[0]
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.313    35.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136/O
                         net (fo=1, routed)           0.000    35.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1136_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1030_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    35.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_820_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    36.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_583_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.159 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.159    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_343_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_168/CO[2]
                         net (fo=23, routed)          0.690    37.077    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_7[0]
    SLICE_X46Y85         LUT5 (Prop_lut5_I1_O)        0.313    37.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156/O
                         net (fo=1, routed)           0.000    37.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1156_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    37.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_1051_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    38.040    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_836_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    38.157    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_594_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    38.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_352_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_170/CO[2]
                         net (fo=23, routed)          0.846    39.349    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_8[0]
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.310    39.659 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059/O
                         net (fo=1, routed)           0.000    39.659    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1059_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    40.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_841_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.323 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    40.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_599_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.437 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    40.437    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_360_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.788    41.452    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_9[0]
    SLICE_X44Y84         LUT5 (Prop_lut5_I1_O)        0.313    41.765 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115/O
                         net (fo=1, routed)           0.000    41.765    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1115_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.315 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    42.315    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_928_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    42.429    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_846_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    42.543    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_604_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    42.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_364_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.491    43.376    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_10[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.313    43.689 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936/O
                         net (fo=1, routed)           0.000    43.689    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_936_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_697_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_692_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_623_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_391_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.809 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_180/CO[2]
                         net (fo=23, routed)          0.836    45.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_11[0]
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.313    45.959 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927/O
                         net (fo=1, routed)           0.000    45.959    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_927_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.509 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    46.509    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_683_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.623 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    46.623    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_458_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.737 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    46.737    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_453_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.851 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.851    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_395_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.079 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_181/CO[2]
                         net (fo=23, routed)          0.664    47.743    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_12[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.313    48.056 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919/O
                         net (fo=1, routed)           0.000    48.056    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_919_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.606 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.606    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_677_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.720 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    48.720    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_447_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.834 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    48.834    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_235_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    48.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_231_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.176 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_182/CO[2]
                         net (fo=23, routed)          0.840    50.016    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_13[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.313    50.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910/O
                         net (fo=1, routed)           0.000    50.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_910_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    50.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_672_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.993 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    50.993    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_442_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.107 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    51.107    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_226_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.221 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    51.221    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_97_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.449 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_96/CO[2]
                         net (fo=23, routed)          0.738    52.187    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_14[0]
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.313    52.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906/O
                         net (fo=1, routed)           0.000    52.500    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_906_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.033 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    53.033    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_671_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    53.150    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_441_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.267 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    53.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_225_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.384 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    53.384    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_95_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    53.613 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=23, routed)          0.815    54.428    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_15[0]
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.310    54.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945/O
                         net (fo=1, routed)           0.000    54.738    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_945_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.288 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    55.288    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_711_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.402 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    55.402    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_469_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.516 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    55.516    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_242_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.630 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_105_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.858 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_46/CO[2]
                         net (fo=23, routed)          0.714    56.572    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_16[0]
    SLICE_X36Y88         LUT5 (Prop_lut5_I1_O)        0.313    56.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949/O
                         net (fo=1, routed)           0.000    56.885    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_949_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.418 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    57.418    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_716_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.535 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    57.535    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_474_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.652 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_247_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    57.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_113_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.998 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_48/CO[2]
                         net (fo=23, routed)          0.683    58.681    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_17[0]
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.310    58.991 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953/O
                         net (fo=1, routed)           0.000    58.991    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_953_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    59.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_721_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.655 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    59.655    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_479_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    59.769    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_252_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.883 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    59.883    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_117_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.111 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_49/CO[2]
                         net (fo=23, routed)          0.641    60.751    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_18[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.313    61.064 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088/O
                         net (fo=1, routed)           0.000    61.064    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1088_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    61.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_883_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.714 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    61.714    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_651_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.831 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    61.831    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_421_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.948 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    61.948    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_205_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.177 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_86/CO[2]
                         net (fo=23, routed)          0.666    62.843    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_19[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I1_O)        0.310    63.153 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092/O
                         net (fo=1, routed)           0.000    63.153    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1092_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.703 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    63.703    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_888_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.817 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    63.817    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_656_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.931 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.931    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_426_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.045 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    64.045    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_209_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.273 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_87/CO[2]
                         net (fo=23, routed)          0.805    65.078    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_20[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.313    65.391 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096/O
                         net (fo=1, routed)           0.000    65.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1096_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.941 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    65.941    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_893_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.055 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    66.055    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_661_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.169 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    66.169    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_431_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.283 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.283    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_217_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.511 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.884    67.395    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_21[0]
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.313    67.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100/O
                         net (fo=1, routed)           0.000    67.708    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_1100_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.241 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    68.241    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_898_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    68.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_666_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.475 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.475    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_436_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.592 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    68.592    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_221_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.821 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.709    69.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_22[0]
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.310    69.840 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371/O
                         net (fo=1, routed)           0.000    69.840    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_371_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.390 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    70.390    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_279_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_47_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_38_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.732 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.732    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_23_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.960 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.685    71.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_0[0]
    SLICE_X45Y90         LUT5 (Prop_lut5_I1_O)        0.313    71.958 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367/O
                         net (fo=1, routed)           0.000    71.958    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_367_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.508 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.508    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_274_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.622 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    72.622    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_186_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.736 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.736    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_33_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.850 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.850    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_19_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.078 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.647    73.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_0[0]
    SLICE_X46Y91         LUT5 (Prop_lut5_I1_O)        0.313    74.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363/O
                         net (fo=1, routed)           0.000    74.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_363_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.570 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    74.570    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_269_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    74.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_181_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.804 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    74.804    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_100_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_18_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.150 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_10/CO[2]
                         net (fo=25, routed)          0.919    76.070    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_1[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.380 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359/O
                         net (fo=1, routed)           0.000    76.380    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_359_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.930 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    76.930    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_264_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.044 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    77.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_176_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.158 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    77.158    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_95_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.272 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    77.272    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_43_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.500 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.660    78.160    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_2[0]
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.313    78.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355/O
                         net (fo=1, routed)           0.000    78.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_355_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.023 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    79.023    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_263_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_175_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.251 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    79.251    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_94_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.365 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    79.365    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_42_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_13/CO[2]
                         net (fo=24, routed)          0.730    80.323    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_3[0]
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.313    80.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35/O
                         net (fo=1, routed)           0.000    80.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][4]_i_35_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.037 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.037    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_29_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.151 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.151    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_24_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.265 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.265    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_19_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.379 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.379    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_15_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.607 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.701    82.307    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_0[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I1_O)        0.313    82.620 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973/O
                         net (fo=1, routed)           0.000    82.620    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_973_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.170 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_742_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_14_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_5_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.651    84.391    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]_0[0]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.313    84.704 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969/O
                         net (fo=1, routed)           0.000    84.704    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_969_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.254 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    85.254    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_737_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    85.368    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_495_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.482 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    85.483    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_9_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.597 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.597    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_5_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.825 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_i_4/CO[2]
                         net (fo=24, routed)          0.843    86.668    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]_0[0]
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.313    86.981 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965/O
                         net (fo=1, routed)           0.000    86.981    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_965_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.531 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    87.531    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_732_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    87.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_490_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.759 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263/CO[3]
                         net (fo=1, routed)           0.001    87.760    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_263_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.874 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.874    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.102 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.798    88.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.313    89.212 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961/O
                         net (fo=1, routed)           0.000    89.212    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_961_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    89.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_727_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.876 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    89.876    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_485_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    89.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_258_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.104 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126/CO[3]
                         net (fo=1, routed)           0.001    90.105    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_126_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.333 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_5/CO[2]
                         net (fo=24, routed)          0.796    91.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X46Y98         LUT2 (Prop_lut2_I1_O)        0.313    91.442 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957/O
                         net (fo=1, routed)           0.000    91.442    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_957_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.975 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    91.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_726_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.092 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484/CO[3]
                         net (fo=1, routed)           0.001    92.092    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_484_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.209 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    92.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_257_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.326 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_125_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    92.555 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_51/CO[2]
                         net (fo=24, routed)          0.664    93.219    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.310    93.529 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987/O
                         net (fo=1, routed)           0.000    93.529    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_987_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.079 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    94.079    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_757_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.193 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.001    94.194    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_513_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.308 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.308    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_274_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.422 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    94.422    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_131_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_53/CO[2]
                         net (fo=24, routed)          0.825    95.474    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X49Y98         LUT2 (Prop_lut2_I1_O)        0.313    95.787 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009/O
                         net (fo=1, routed)           0.000    95.787    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1009_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    96.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_794_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.451 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562/CO[3]
                         net (fo=1, routed)           0.001    96.452    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_562_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.566 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    96.566    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_317_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.680 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    96.680    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_148_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.908 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_60/CO[2]
                         net (fo=24, routed)          0.689    97.597    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.313    97.910 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029/O
                         net (fo=1, routed)           0.000    97.910    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1029_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.460 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815/CO[3]
                         net (fo=1, routed)           0.000    98.460    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_815_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.574 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    98.574    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_762_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.688 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    98.688    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_523_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.802 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    98.802    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_284_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.030 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_136/CO[2]
                         net (fo=24, routed)          0.803    99.833    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.313   100.146 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025/O
                         net (fo=1, routed)           0.000   100.146    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1025_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.696 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810/CO[3]
                         net (fo=1, routed)           0.000   100.696    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_810_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.810 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   100.810    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_578_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.924 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   100.924    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_518_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.038    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_280_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.266 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_166/CO[2]
                         net (fo=24, routed)          0.623   101.889    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.313   102.202 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021/O
                         net (fo=1, routed)           0.000   102.202    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1021_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   102.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_805_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   102.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_573_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   102.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_331_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   103.094    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_279_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.322 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_135/CO[2]
                         net (fo=24, routed)          0.824   104.146    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.313   104.459 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017/O
                         net (fo=1, routed)           0.000   104.459    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1017_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   104.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   104.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_800_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_568_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.226 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   105.226    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_323_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.343 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   105.343    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_158_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   105.572 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_157/CO[2]
                         net (fo=24, routed)          0.581   106.153    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X51Y105        LUT2 (Prop_lut2_I1_O)        0.310   106.463 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013/O
                         net (fo=1, routed)           0.000   106.463    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1013_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.013 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.013    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_799_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.127 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.127    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_567_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.241 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000   107.241    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_322_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.355 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   107.355    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_156_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   107.583 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_62/CO[2]
                         net (fo=24, routed)          0.821   108.405    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X49Y105        LUT5 (Prop_lut5_I3_O)        0.313   108.718 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982/O
                         net (fo=1, routed)           0.000   108.718    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_982_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.268 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   109.268    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_748_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501/CO[3]
                         net (fo=1, routed)           0.000   109.382    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_501_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   109.496    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_270_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   109.724 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_269/CO[2]
                         net (fo=24, routed)          0.786   110.509    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X48Y103        LUT2 (Prop_lut2_I1_O)        0.313   110.822 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000   110.822    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1120_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   111.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   111.372    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_974_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747/CO[3]
                         net (fo=1, routed)           0.000   111.486    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_747_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   111.600    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_500_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   111.714    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_268_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.942 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_130/CO[2]
                         net (fo=24, routed)          0.686   112.628    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X47Y104        LUT2 (Prop_lut2_I1_O)        0.313   112.941 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132/O
                         net (fo=1, routed)           0.000   112.941    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1132_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.492 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   113.492    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_997_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.605 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   113.605    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_781_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   113.719    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_554_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.833 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   113.833    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_550_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.061 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.517   114.578    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.313   114.891 r  design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128/O
                         net (fo=1, routed)           0.000   114.891    design_1_i/nn_axi_v4_0/out_vector[1][15]_i_1128_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.424 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   115.424    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_992_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.541 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000   115.541    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_776_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.658 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   115.658    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_545_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.775 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   115.775    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_312_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   116.004 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_311/CO[2]
                         net (fo=24, routed)          0.662   116.666    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.310   116.976 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404/O
                         net (fo=1, routed)           0.000   116.976    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_404_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.526 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314/CO[3]
                         net (fo=1, routed)           0.000   117.526    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_314_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.640 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   117.640    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_771_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.754 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   117.754    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_540_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.868 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   117.868    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_310_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.096 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_143/CO[2]
                         net (fo=24, routed)          0.678   118.775    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[6]
    SLICE_X49Y109        LUT2 (Prop_lut2_I1_O)        0.313   119.088 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400/O
                         net (fo=1, routed)           0.000   119.088    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_400_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.638 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   119.638    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_309_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.752 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212/CO[3]
                         net (fo=1, routed)           0.000   119.752    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_212_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.866 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   119.866    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_532_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.980 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   119.980    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_302_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   120.208 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_301/CO[2]
                         net (fo=24, routed)          0.694   120.901    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X51Y110        LUT2 (Prop_lut2_I1_O)        0.313   121.214 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396/O
                         net (fo=1, routed)           0.000   121.214    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_396_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.764 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   121.764    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_304_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.878 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   121.878    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_207_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.992 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   121.992    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_117_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.106 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   122.106    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_297_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   122.334 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_141/CO[2]
                         net (fo=24, routed)          0.798   123.132    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X52Y110        LUT2 (Prop_lut2_I1_O)        0.313   123.445 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392/O
                         net (fo=1, routed)           0.000   123.445    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_392_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.995 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299/CO[3]
                         net (fo=1, routed)           0.000   123.995    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_299_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.109 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   124.109    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_202_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.223 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   124.223    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_112_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.337 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   124.337    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_55_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.565 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_140/CO[2]
                         net (fo=25, routed)          0.820   125.385    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.313   125.698 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388/O
                         net (fo=1, routed)           0.000   125.698    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_388_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.248 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298/CO[3]
                         net (fo=1, routed)           0.000   126.248    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_298_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.362 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   126.362    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_201_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.476 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   126.476    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_111_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.590 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   126.590    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_54_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.818 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_17/CO[2]
                         net (fo=23, routed)          0.682   127.500    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X50Y106        LUT2 (Prop_lut2_I1_O)        0.313   127.813 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408/O
                         net (fo=1, routed)           0.000   127.813    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_408_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   128.346 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   128.346    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_319_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.463 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   128.463    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_217_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   128.580    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_122_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.697 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   128.697    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_64_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   128.926 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_19/CO[2]
                         net (fo=23, routed)          0.810   129.736    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X48Y108        LUT5 (Prop_lut5_I3_O)        0.310   130.046 r  design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429/O
                         net (fo=1, routed)           0.000   130.046    design_1_i/nn_axi_v4_0/out_vector[1][5]_i_429_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.596 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   130.596    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_409_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.710 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   130.710    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_324_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.824 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   130.824    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_222_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.938 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   130.938    design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_127_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.095 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][5]_i_68/CO[1]
                         net (fo=2, routed)           1.044   132.139    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_104[0]
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.329   132.468 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59/O
                         net (fo=1, routed)           0.189   132.657    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][5]_i_59_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   133.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   133.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_18_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.369 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   133.369    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_142_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   133.692 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_63/O[1]
                         net (fo=2, routed)           0.729   134.420    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/arg0[10]
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.306   134.726 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294/O
                         net (fo=1, routed)           0.000   134.726    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_294_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   135.124 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   135.124    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][15]_i_138_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.238    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_6_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.352 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   135.352    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][0]_i_4_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.466 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   135.466    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]_i_5_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   135.705 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][5]_i_6/O[2]
                         net (fo=2, routed)           0.595   136.301    design_1_i/nn_axi_v4_0/U0_n_572
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.302   136.603 r  design_1_i/nn_axi_v4_0/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.330   136.933    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   137.440 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   137.440    design_1_i/nn_axi_v4_0/out_vector_reg[1][9]_i_3_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.554 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   137.554    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_16_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.668 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   137.668    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.782 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   137.782    design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_34_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_32/O[1]
                         net (fo=2, routed)           0.819   138.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_142[1]
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.303   139.238 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.726   139.964    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.124   140.088 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_7/O
                         net (fo=48, routed)          0.712   140.800    design_1_i/nn_axi_v4_0/U0_n_575
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124   140.924 r  design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.624   141.548    design_1_i/nn_axi_v4_0/out_vector[1][4]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   142.204 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.204    design_1_i/nn_axi_v4_0/out_vector_reg[1][4]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.318 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.318    design_1_i/nn_axi_v4_0/out_vector_reg[1][8]_i_3_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.432 r  design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   142.432    design_1_i/nn_axi_v4_0/out_vector_reg[1][12]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   142.671 f  design_1_i/nn_axi_v4_0/out_vector_reg[1][15]_i_2/O[2]
                         net (fo=4, routed)           0.735   143.406    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_132[2]
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.302   143.708 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67/O
                         net (fo=1, routed)           0.293   144.001    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_67_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.124   144.125 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26/O
                         net (fo=1, routed)           0.575   144.700    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_26_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124   144.824 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_6/O
                         net (fo=3, routed)           0.719   145.542    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/or_reduce22_out
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124   145.666 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4/O
                         net (fo=15, routed)          0.621   146.287    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][14]_i_4_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.124   146.411 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][3]_i_1/O
                         net (fo=1, routed)           0.000   146.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[1]_5[3]
    SLICE_X51Y91         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.465    12.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.032    12.651    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                        -146.411    
  -------------------------------------------------------------------
                         slack                               -133.761    

Slack (VIOLATED) :        -133.743ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.459ns  (logic 90.112ns (62.814%)  route 53.347ns (37.186%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.333   145.803    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124   145.927 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4/O
                         net (fo=15, routed)          0.563   146.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.124   146.615 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][9]_i_1/O
                         net (fo=1, routed)           0.000   146.615    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[9]
    SLICE_X62Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.539    12.718    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.079    12.872    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                        -146.615    
  -------------------------------------------------------------------
                         slack                               -133.743    

Slack (VIOLATED) :        -133.733ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        143.403ns  (logic 90.112ns (62.838%)  route 53.291ns (37.162%))
  Logic Levels:           351  (CARRY4=282 LUT1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=34 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.862     3.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/s00_axi_aclk
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     7.165 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[19]
                         net (fo=3, routed)           1.174     8.339    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s12[11]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.124     8.463 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339/O
                         net (fo=2, routed)           0.425     8.887    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_339_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238/O
                         net (fo=2, routed)           0.854     9.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_238_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][5]_i_242_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.596 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][5]_i_145/O[3]
                         net (fo=2, routed)           0.602    11.198    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_381
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.905 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_83_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.127 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_84/O[0]
                         net (fo=82, routed)          0.730    12.857    design_1_i/nn_axi_v4_0/U0_n_381
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.299    13.156 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_350_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.580 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251/O[1]
                         net (fo=1, routed)           0.882    14.462    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_251_n_6
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    15.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155/CO[3]
                         net (fo=1, routed)           0.000    15.141    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_155_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.464 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_86/O[1]
                         net (fo=35, routed)          0.900    16.364    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/abso/p_1_in
    SLICE_X66Y82         LUT5 (Prop_lut5_I1_O)        0.306    16.670 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72/O
                         net (fo=1, routed)           0.000    16.670    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_72_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.203 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.203    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_25_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_41/O[0]
                         net (fo=57, routed)          0.787    18.208    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_96[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.295    18.503 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709/O
                         net (fo=1, routed)           0.000    18.503    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_709_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_463_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_240/CO[0]
                         net (fo=848, routed)         1.257    20.581    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][14]_7[0]
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.373    20.954 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075/O
                         net (fo=1, routed)           0.000    20.954    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1075_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864/CO[3]
                         net (fo=1, routed)           0.000    21.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_864_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632/CO[3]
                         net (fo=1, routed)           0.009    21.627    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_632_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.741 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.741    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_402_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.855 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.855    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_190_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.012 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_82/CO[1]
                         net (fo=23, routed)          0.659    22.671    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_0[0]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.329    23.000 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    23.000    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1080_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.550 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.550    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_873_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.664 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641/CO[3]
                         net (fo=1, routed)           0.000    23.664    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_641_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.778 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411/CO[3]
                         net (fo=1, routed)           0.000    23.778    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_411_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.892 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    23.892    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_193_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.120 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.814    24.935    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_1[0]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.313    25.248 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    25.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1084_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.798 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878/CO[3]
                         net (fo=1, routed)           0.000    25.798    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_878_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646/CO[3]
                         net (fo=1, routed)           0.000    25.912    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_646_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.026 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416/CO[3]
                         net (fo=1, routed)           0.000    26.026    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_416_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    26.140    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_197_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.368 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.898    27.266    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_2[0]
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.313    27.579 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152/O
                         net (fo=1, routed)           0.000    27.579    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1152_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.129 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    28.129    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1046_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.243 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.009    28.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_851_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.366 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000    28.366    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_609_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.480    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_372_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.708 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.833    29.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_3[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.313    29.854 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148/O
                         net (fo=1, routed)           0.000    29.854    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1148_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.387 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.387    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.504 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831/CO[3]
                         net (fo=1, routed)           0.000    30.504    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_831_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.621 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614/CO[3]
                         net (fo=1, routed)           0.009    30.630    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_614_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.747 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.747    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_376_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.976 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_176/CO[2]
                         net (fo=23, routed)          0.851    31.827    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_4[0]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.310    32.137 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144/O
                         net (fo=1, routed)           0.000    32.137    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1144_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.687 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    32.687    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.801 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_826_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.915 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589/CO[3]
                         net (fo=1, routed)           0.000    32.915    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_589_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380/CO[3]
                         net (fo=1, routed)           0.009    33.038    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_380_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.266 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.894    34.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_5[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.313    34.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039/O
                         net (fo=1, routed)           0.000    34.474    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1039_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821/CO[3]
                         net (fo=1, routed)           0.000    35.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_821_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000    35.138    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_584_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.252    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_344_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.480 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.825    36.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_6[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.313    36.618 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1136_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.168 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    37.168    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1030_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.282 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    37.282    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_820_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.396 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000    37.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_583_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.510 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.510    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_343_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.738 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_168/CO[2]
                         net (fo=23, routed)          0.815    38.553    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_7[0]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.313    38.866 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156/O
                         net (fo=1, routed)           0.000    38.866    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1156_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.416 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    39.416    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1051_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.530 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836/CO[3]
                         net (fo=1, routed)           0.000    39.530    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_836_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.644 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594/CO[3]
                         net (fo=1, routed)           0.000    39.644    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_594_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.758 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.758    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_352_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.986 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_170/CO[2]
                         net (fo=23, routed)          0.797    40.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_8[0]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.313    41.095 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160/O
                         net (fo=1, routed)           0.000    41.095    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1160_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.628 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    41.628    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.745 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841/CO[3]
                         net (fo=1, routed)           0.000    41.745    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_841_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.862 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000    41.862    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_599_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.979 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360/CO[3]
                         net (fo=1, routed)           0.000    41.979    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_360_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.208 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_172/CO[2]
                         net (fo=23, routed)          0.836    43.044    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_9[0]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.310    43.354 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115/O
                         net (fo=1, routed)           0.000    43.354    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1115_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.904 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928/CO[3]
                         net (fo=1, routed)           0.000    43.904    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_928_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.018 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.018    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_846_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.132 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000    44.132    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_604_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.246 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    44.246    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_364_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.474 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_173/CO[2]
                         net (fo=23, routed)          0.854    45.328    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_10[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.313    45.641 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936/O
                         net (fo=1, routed)           0.000    45.641    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_936_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.191 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697/CO[3]
                         net (fo=1, routed)           0.000    46.191    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_697_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    46.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_692_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.419 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623/CO[3]
                         net (fo=1, routed)           0.000    46.419    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_623_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.533 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    46.533    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_391_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.761 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_180/CO[2]
                         net (fo=23, routed)          0.650    47.411    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_11[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.313    47.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927/O
                         net (fo=1, routed)           0.000    47.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_927_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.274 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    48.274    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_683_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.388 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458/CO[3]
                         net (fo=1, routed)           0.000    48.388    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_458_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.502 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453/CO[3]
                         net (fo=1, routed)           0.000    48.502    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_453_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.616 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.616    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_395_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.844 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_181/CO[2]
                         net (fo=23, routed)          0.489    49.333    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_12[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.313    49.646 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919/O
                         net (fo=1, routed)           0.000    49.646    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_919_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.196 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    50.196    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_677_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447/CO[3]
                         net (fo=1, routed)           0.000    50.310    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_447_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    50.424    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_235_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    50.538    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_231_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.766 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_182/CO[2]
                         net (fo=23, routed)          0.718    51.484    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_13[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.313    51.797 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681/O
                         net (fo=1, routed)           0.000    51.797    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_681_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.329 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    52.329    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_442_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226/CO[3]
                         net (fo=1, routed)           0.000    52.443    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_226_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    52.557    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_97_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.785 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_96/CO[2]
                         net (fo=23, routed)          0.675    53.459    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_14[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.313    53.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906/O
                         net (fo=1, routed)           0.000    53.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_906_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.305 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    54.305    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_671_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.422 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441/CO[3]
                         net (fo=1, routed)           0.000    54.422    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_441_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.539 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    54.539    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_225_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.656 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.656    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_95_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.885 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.799    55.684    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_15[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.310    55.994 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945/O
                         net (fo=1, routed)           0.000    55.994    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_945_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.544 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711/CO[3]
                         net (fo=1, routed)           0.000    56.544    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_711_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.658 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.658    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_469_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.772 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242/CO[3]
                         net (fo=1, routed)           0.000    56.772    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_242_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.886 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    56.886    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_105_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.114 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_46/CO[2]
                         net (fo=23, routed)          0.685    57.799    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_16[0]
    SLICE_X58Y78         LUT5 (Prop_lut5_I1_O)        0.313    58.112 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949/O
                         net (fo=1, routed)           0.000    58.112    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_949_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.645 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716/CO[3]
                         net (fo=1, routed)           0.000    58.645    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_716_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.762 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474/CO[3]
                         net (fo=1, routed)           0.000    58.762    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_474_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.879 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    58.879    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_247_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.996 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.996    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_113_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.225 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_48/CO[2]
                         net (fo=23, routed)          0.835    60.061    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_17[0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.310    60.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953/O
                         net (fo=1, routed)           0.000    60.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_953_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.921 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    60.921    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_721_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479/CO[3]
                         net (fo=1, routed)           0.000    61.035    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_479_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.149 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    61.149    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_252_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.263 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    61.263    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_117_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_49/CO[2]
                         net (fo=23, routed)          0.666    62.156    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_18[0]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.313    62.469 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    62.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1088_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.019 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883/CO[3]
                         net (fo=1, routed)           0.000    63.019    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_883_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651/CO[3]
                         net (fo=1, routed)           0.000    63.133    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_651_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.247    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_421_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.361 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    63.361    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_205_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.589 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_86/CO[2]
                         net (fo=23, routed)          0.691    64.280    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_19[0]
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.313    64.593 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092/O
                         net (fo=1, routed)           0.000    64.593    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1092_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.143 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.143    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_888_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.257 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656/CO[3]
                         net (fo=1, routed)           0.000    65.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_656_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.371 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    65.371    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_426_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.485 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    65.485    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_209_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.713 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_87/CO[2]
                         net (fo=23, routed)          0.680    66.393    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_20[0]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.313    66.706 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096/O
                         net (fo=1, routed)           0.000    66.706    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1096_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.239 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_893_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_661_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_431_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_217_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.507    68.326    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_21[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.310    68.636 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100/O
                         net (fo=1, routed)           0.000    68.636    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_1100_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898/CO[3]
                         net (fo=1, routed)           0.000    69.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_898_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    69.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_666_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436/CO[3]
                         net (fo=1, routed)           0.000    69.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_436_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.528 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    69.528    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_221_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.756 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_90/CO[2]
                         net (fo=23, routed)          0.712    70.468    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_22[0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I1_O)        0.313    70.781 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371/O
                         net (fo=1, routed)           0.000    70.781    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_371_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.331 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279/CO[3]
                         net (fo=1, routed)           0.000    71.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_279_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.445    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_47_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.559    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_38_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.673    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_23_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.901 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.684    72.586    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_0[0]
    SLICE_X54Y83         LUT5 (Prop_lut5_I1_O)        0.313    72.899 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367/O
                         net (fo=1, routed)           0.000    72.899    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_367_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.432 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.432    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_274_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.549 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186/CO[3]
                         net (fo=1, routed)           0.000    73.549    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_186_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.665 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.665    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_33_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.782 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.782    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_19_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    74.011 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.882    74.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_0[0]
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.310    75.204 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363/O
                         net (fo=1, routed)           0.000    75.204    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_363_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.754 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269/CO[3]
                         net (fo=1, routed)           0.000    75.754    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_269_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.868 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181/CO[3]
                         net (fo=1, routed)           0.000    75.868    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_181_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.982 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.982    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_100_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.096 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.096    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_18_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.324 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.944    77.267    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_1[0]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.313    77.580 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359/O
                         net (fo=1, routed)           0.000    77.580    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_359_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.130 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    78.130    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_264_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.244 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176/CO[3]
                         net (fo=1, routed)           0.000    78.244    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_176_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.358 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.358    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_95_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.472 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    78.472    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_43_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.700 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.797    79.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_2[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.313    79.810 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355/O
                         net (fo=1, routed)           0.000    79.810    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_355_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.343 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263/CO[3]
                         net (fo=1, routed)           0.000    80.343    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_263_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.460 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_175_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.577 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94/CO[3]
                         net (fo=1, routed)           0.000    80.577    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_94_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.694 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.694    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_42_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.923 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_13/CO[2]
                         net (fo=24, routed)          0.827    81.750    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_3[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.310    82.060 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37/O
                         net (fo=1, routed)           0.000    82.060    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][4]_i_37_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.610 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.610    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_29_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.724 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.724    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_24_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.838 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.838    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_19_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.952 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.952    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_15_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.180 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.851    84.031    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_0[0]
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.313    84.344 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973/O
                         net (fo=1, routed)           0.000    84.344    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_973_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.894 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742/CO[3]
                         net (fo=1, routed)           0.000    84.894    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_742_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.008 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.008    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_14_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    85.122    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_9_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.236 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.236    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.464 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.492    85.956    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]_0[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.313    86.269 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    86.269    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_969_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.819 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737/CO[3]
                         net (fo=1, routed)           0.000    86.819    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_737_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.933 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495/CO[3]
                         net (fo=1, routed)           0.000    86.933    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_495_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.047 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.047    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_9_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.161 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.161    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.389 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.821    88.209    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]_0[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.313    88.522 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965/O
                         net (fo=1, routed)           0.000    88.522    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_965_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    89.072    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_732_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490/CO[3]
                         net (fo=1, routed)           0.000    89.186    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_490_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263/CO[3]
                         net (fo=1, routed)           0.000    89.300    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_263_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.414    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_5_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.642 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.694    90.336    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.313    90.649 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961/O
                         net (fo=1, routed)           0.000    90.649    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_961_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.199 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727/CO[3]
                         net (fo=1, routed)           0.000    91.199    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_727_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.313 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485/CO[3]
                         net (fo=1, routed)           0.000    91.313    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_485_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.427 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    91.427    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_258_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.541 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000    91.541    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_126_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.769 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_5/CO[2]
                         net (fo=24, routed)          0.652    92.421    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.313    92.734 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730/O
                         net (fo=1, routed)           0.000    92.734    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_730_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.284 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484/CO[3]
                         net (fo=1, routed)           0.000    93.284    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_484_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.398 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    93.398    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_257_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.512 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    93.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_125_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.740 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=24, routed)          0.686    94.426    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.313    94.739 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    94.739    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_987_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.289 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757/CO[3]
                         net (fo=1, routed)           0.000    95.289    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_757_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    95.403    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_513_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    95.517    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_274_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    95.631    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_131_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=24, routed)          0.715    96.574    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.313    96.887 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    96.887    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1009_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.420 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794/CO[3]
                         net (fo=1, routed)           0.000    97.420    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_794_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.537 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    97.537    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_562_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.654 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    97.654    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_317_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.771 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    97.771    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_148_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.000 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_60/CO[2]
                         net (fo=24, routed)          0.869    98.869    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X57Y89         LUT5 (Prop_lut5_I3_O)        0.310    99.179 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990/O
                         net (fo=1, routed)           0.000    99.179    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_990_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762/CO[3]
                         net (fo=1, routed)           0.000    99.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_762_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_523_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    99.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_284_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_136/CO[2]
                         net (fo=24, routed)          0.699   100.884    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X56Y92         LUT5 (Prop_lut5_I3_O)        0.313   101.197 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819/O
                         net (fo=1, routed)           0.000   101.197    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_819_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.729 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578/CO[3]
                         net (fo=1, routed)           0.000   101.729    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_578_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.843 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000   101.843    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_518_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.957 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280/CO[3]
                         net (fo=1, routed)           0.000   101.957    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_280_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.185 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_166/CO[2]
                         net (fo=24, routed)          0.697   102.882    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.313   103.195 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021/O
                         net (fo=1, routed)           0.000   103.195    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1021_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.745 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000   103.745    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_805_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.859 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573/CO[3]
                         net (fo=1, routed)           0.000   103.859    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_573_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.973 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   103.973    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_331_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.087 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.087    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_279_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.315 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_135/CO[2]
                         net (fo=24, routed)          0.680   104.995    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X54Y94         LUT2 (Prop_lut2_I1_O)        0.313   105.308 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000   105.308    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1017_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000   105.841    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_800_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.958 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568/CO[3]
                         net (fo=1, routed)           0.000   105.958    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_568_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   106.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_323_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.192 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158/CO[3]
                         net (fo=1, routed)           0.000   106.192    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_158_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.421 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.536   106.957    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.310   107.267 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000   107.267    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1013_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.817 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799/CO[3]
                         net (fo=1, routed)           0.000   107.817    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_799_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.931 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567/CO[3]
                         net (fo=1, routed)           0.000   107.931    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_567_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.045 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.001   108.046    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_322_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.160 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156/CO[3]
                         net (fo=1, routed)           0.000   108.160    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_156_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.388 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_62/CO[2]
                         net (fo=24, routed)          0.784   109.172    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X60Y97         LUT2 (Prop_lut2_I1_O)        0.313   109.485 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000   109.485    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1124_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.035 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975/CO[3]
                         net (fo=1, routed)           0.000   110.035    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_975_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.149 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000   110.149    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_748_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.263 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501/CO[3]
                         net (fo=1, routed)           0.001   110.264    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_501_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.378 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270/CO[3]
                         net (fo=1, routed)           0.000   110.378    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_270_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.606 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_269/CO[2]
                         net (fo=24, routed)          0.700   111.306    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.313   111.619 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000   111.619    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1120_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.169 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974/CO[3]
                         net (fo=1, routed)           0.000   112.169    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_974_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.283 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747/CO[3]
                         net (fo=1, routed)           0.001   112.283    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_747_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.397 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500/CO[3]
                         net (fo=1, routed)           0.000   112.397    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_500_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.511 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268/CO[3]
                         net (fo=1, routed)           0.000   112.511    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_268_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   112.739 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_130/CO[2]
                         net (fo=24, routed)          0.659   113.398    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.313   113.711 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000   113.711    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1132_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.261 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000   114.261    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_997_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.375 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   114.375    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_781_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.489 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   114.489    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_554_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.603 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550/CO[3]
                         net (fo=1, routed)           0.000   114.603    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_550_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.831 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_316/CO[2]
                         net (fo=24, routed)          0.863   115.694    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.313   116.007 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128/O
                         net (fo=1, routed)           0.000   116.007    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_1128_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.557 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000   116.557    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_992_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.671 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.001   116.672    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_776_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.786 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545/CO[3]
                         net (fo=1, routed)           0.000   116.786    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_545_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.900 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   116.900    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_312_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.128 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_311/CO[2]
                         net (fo=24, routed)          0.857   117.984    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X63Y96         LUT5 (Prop_lut5_I3_O)        0.313   118.297 r  design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995/O
                         net (fo=1, routed)           0.000   118.297    design_1_i/nn_axi_v4_0/out_vector[0][15]_i_995_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.847 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000   118.847    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_771_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.961 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540/CO[3]
                         net (fo=1, routed)           0.000   118.961    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_540_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.075 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310/CO[3]
                         net (fo=1, routed)           0.000   119.075    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_310_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.303 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_143/CO[2]
                         net (fo=24, routed)          0.500   119.804    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X62Y98         LUT2 (Prop_lut2_I1_O)        0.313   120.117 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400/O
                         net (fo=1, routed)           0.000   120.117    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_400_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.650 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309/CO[3]
                         net (fo=1, routed)           0.000   120.650    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_309_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.767 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212/CO[3]
                         net (fo=1, routed)           0.001   120.767    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_212_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.884 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532/CO[3]
                         net (fo=1, routed)           0.000   120.884    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_532_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.001 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000   121.001    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_302_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.230 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_301/CO[2]
                         net (fo=24, routed)          0.787   122.017    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.310   122.327 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396/O
                         net (fo=1, routed)           0.000   122.327    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_396_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.877 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304/CO[3]
                         net (fo=1, routed)           0.000   122.877    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_304_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.991 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207/CO[3]
                         net (fo=1, routed)           0.000   122.991    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_207_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.105 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117/CO[3]
                         net (fo=1, routed)           0.000   123.105    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_117_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.219 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   123.219    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_297_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.447 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_141/CO[2]
                         net (fo=24, routed)          0.749   124.196    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.313   124.509 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392/O
                         net (fo=1, routed)           0.000   124.509    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_392_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.042 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299/CO[3]
                         net (fo=1, routed)           0.001   125.042    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_299_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.159 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202/CO[3]
                         net (fo=1, routed)           0.000   125.159    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_202_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.276 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112/CO[3]
                         net (fo=1, routed)           0.000   125.276    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_112_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.393 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55/CO[3]
                         net (fo=1, routed)           0.000   125.393    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_55_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.622 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=25, routed)          0.788   126.410    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.310   126.720 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388/O
                         net (fo=1, routed)           0.000   126.720    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_388_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.270 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298/CO[3]
                         net (fo=1, routed)           0.001   127.271    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_298_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.385 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201/CO[3]
                         net (fo=1, routed)           0.000   127.385    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_201_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.499 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111/CO[3]
                         net (fo=1, routed)           0.000   127.499    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_111_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.613 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000   127.613    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_54_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.841 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_17/CO[2]
                         net (fo=23, routed)          1.071   128.911    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X61Y93         LUT2 (Prop_lut2_I1_O)        0.313   129.224 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408/O
                         net (fo=1, routed)           0.000   129.224    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_408_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.774 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319/CO[3]
                         net (fo=1, routed)           0.000   129.774    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_319_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.888 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217/CO[3]
                         net (fo=1, routed)           0.000   129.888    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_217_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.002 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122/CO[3]
                         net (fo=1, routed)           0.000   130.002    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_122_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.116 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64/CO[3]
                         net (fo=1, routed)           0.000   130.116    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_64_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   130.344 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_19/CO[2]
                         net (fo=23, routed)          0.782   131.127    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.313   131.440 r  design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430/O
                         net (fo=1, routed)           0.000   131.440    design_1_i/nn_axi_v4_0/out_vector[0][5]_i_430_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.953 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409/CO[3]
                         net (fo=1, routed)           0.000   131.953    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_409_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.070 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324/CO[3]
                         net (fo=1, routed)           0.000   132.070    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_324_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.187 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222/CO[3]
                         net (fo=1, routed)           0.000   132.187    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_222_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.304 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127/CO[3]
                         net (fo=1, routed)           0.000   132.304    design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_127_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   132.461 f  design_1_i/nn_axi_v4_0/out_vector_reg[0][5]_i_68/CO[1]
                         net (fo=2, routed)           0.330   132.790    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__0_97[0]
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.332   133.122 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59/O
                         net (fo=1, routed)           0.679   133.801    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_59_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   134.381 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.381    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_18_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   134.603 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_142/O[0]
                         net (fo=2, routed)           0.589   135.192    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/arg0[5]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.299   135.491 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291/O
                         net (fo=1, routed)           0.000   135.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_291_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   136.024 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   136.024    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_137_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.141 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138/CO[3]
                         net (fo=1, routed)           0.000   136.141    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]_i_138_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.258 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.258    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.375 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   136.375    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][0]_i_4_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.492 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.492    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]_i_5_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.731 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.502   137.233    design_1_i/nn_axi_v4_0/U0_n_466
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.301   137.534 r  design_1_i/nn_axi_v4_0/out_vector[0][9]_i_4/O
                         net (fo=1, routed)           0.331   137.865    design_1_i/nn_axi_v4_0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   138.372 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.372    design_1_i/nn_axi_v4_0/out_vector_reg[0][9]_i_3_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.486 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   138.486    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_16_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.600 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000   138.600    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_4_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.714 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000   138.714    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_34_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.828 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.828    design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_32_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   139.141 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_33/O[3]
                         net (fo=2, routed)           0.898   140.039    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_129[3]
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306   140.345 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31/O
                         net (fo=1, routed)           0.578   140.923    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_31_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.124   141.047 f  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_7/O
                         net (fo=48, routed)          0.675   141.722    design_1_i/nn_axi_v4_0/U0_n_469
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124   141.846 r  design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.767   142.613    design_1_i/nn_axi_v4_0/out_vector[0][4]_i_9_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.269 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.269    design_1_i/nn_axi_v4_0/out_vector_reg[0][4]_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.383 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.383    design_1_i/nn_axi_v4_0/out_vector_reg[0][8]_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.497    design_1_i/nn_axi_v4_0/out_vector_reg[0][12]_i_3_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.719 r  design_1_i/nn_axi_v4_0/out_vector_reg[0][15]_i_2/O[0]
                         net (fo=2, routed)           0.734   144.453    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/arg__2_118[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.299   144.752 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.159   144.911    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_67_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.124   145.035 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26/O
                         net (fo=1, routed)           0.312   145.347    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_26_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124   145.471 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_6/O
                         net (fo=3, routed)           0.179   145.650    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[0].neu/sig/or_reduce22_out
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124   145.774 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2/O
                         net (fo=15, routed)          0.660   146.434    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][14]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124   146.558 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][5]_i_1/O
                         net (fo=1, routed)           0.000   146.558    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[5]
    SLICE_X60Y95         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         1.540    12.719    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X60Y95         FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                        -146.558    
  -------------------------------------------------------------------
                         slack                               -133.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.786%)  route 0.321ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.640     0.976    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y105        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/Q
                         net (fo=16, routed)          0.321     1.461    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/Q[3]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.868     1.234    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.035     1.199    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.382    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.262%)  route 0.329ns (66.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.640     0.976    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y105        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=16, routed)          0.329     1.469    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/Q[0]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.868     1.234    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.035     1.199    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.382    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.279%)  route 0.193ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.639     0.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y108        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[8]_rep/Q
                         net (fo=19, routed)          0.193     1.309    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/axi_awaddr_reg[17]_rep[5]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.952     1.318    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/CLKARDCLK
                         clock pessimism             -0.285     1.033    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.216    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.640     0.976    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]_rep/Q
                         net (fo=17, routed)          0.169     1.309    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/axi_awaddr_reg[17]_rep[1]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.952     1.318    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/CLKARDCLK
                         clock pessimism             -0.285     1.033    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.216    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.763%)  route 0.333ns (72.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.553     0.889    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X53Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.333     1.350    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_awaddr[17]
    SLICE_X41Y106        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.910     1.276    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y106        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[19]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.016     1.257    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.648%)  route 0.180ns (52.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.640     0.976    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y105        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]_rep/Q
                         net (fo=17, routed)          0.180     1.320    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/axi_awaddr_reg[17]_rep[0]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.952     1.318    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/CLKARDCLK
                         clock pessimism             -0.285     1.033    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.216    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.741%)  route 0.353ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.638     0.974    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y105        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=16, routed)          0.353     1.491    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/Q[2]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.868     1.234    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.035     1.199    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.382    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.436%)  route 0.358ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.639     0.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/Q
                         net (fo=16, routed)          0.358     1.497    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/Q[11]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.868     1.234    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.035     1.199    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.382    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.083%)  route 0.192ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.639     0.975    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y109        FDRE                                         r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[7]_rep/Q
                         net (fo=19, routed)          0.192     1.331    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/axi_awaddr_reg[17]_rep[4]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.952     1.318    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8/CLKARDCLK
                         clock pessimism             -0.285     1.033    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.216    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_8
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.623%)  route 0.482ns (77.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.553     0.889    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[12]/Q
                         net (fo=33, routed)          0.482     1.512    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_araddr[10]
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=838, routed)         0.882     1.248    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/s00_axi_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.035     1.213    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.396    design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y14  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y28  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y26  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y26  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y22  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y22  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y24  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  design_1_i/nn_axi_v4_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg_0_3/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



