{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701927268282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701927268287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:34:28 2023 " "Processing started: Wed Dec 06 22:34:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701927268287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927268287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927268287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701927268978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/basic_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277358 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277358 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277358 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopenr " "Found entity 4: flopenr" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277358 ""} { "Info" "ISGN_ENTITY_NAME" "5 flopr " "Found entity 5: flopr" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Found entity 1: vga_counter" {  } { { "vga_counter.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927277393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bananachine " "Elaborating entity \"bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701927277501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga_counter:vga_counter_i " "Elaborating entity \"vga_counter\" for hierarchy \"vga_counter:vga_counter_i\"" {  } { { "bananachine.v" "vga_counter_i" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:mux8_i " "Elaborating entity \"mux8\" for hierarchy \"mux8:mux8_i\"" {  } { { "bananachine.v" "mux8_i" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:mx_reg " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:mx_reg\"" {  } { { "bananachine.v" "mx_reg" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "bananachine.v" "cpu" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cont\"" {  } { { "cpu.v" "cont" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.v" "dp" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i\"" {  } { { "datapath.v" "pc_counter_i" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:cpu\|datapath:dp\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:cpu\|datapath:dp\|reg_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277526 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file reg_file.v(19) " "Verilog HDL Display System Task info at reg_file.v(19): Loading register file" {  } { { "reg_file.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/reg_file.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277527 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load reg_file.v(21) " "Verilog HDL Display System Task info at reg_file.v(21): done with RF load" {  } { { "reg_file.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/reg_file.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277527 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|datapath:dp\|flopr:reg_A_flopr " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopr:reg_A_flopr\"" {  } { { "datapath.v" "reg_A_flopr" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i " "Elaborating entity \"alu_rf\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\"" {  } { { "datapath.v" "alu_rf_i" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277539 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(33) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(33) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(33) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(33) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(33) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(33) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(33) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(33) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(33) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(33) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(33) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(33) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(33) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(33) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(33) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(33) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(33) " "Inferred latch for \"n_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(33) " "Inferred latch for \"z_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(33) " "Inferred latch for \"l_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(33) " "Inferred latch for \"f_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(33) " "Inferred latch for \"c_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277541 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i " "Elaborating entity \"instruction_reg\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\"" {  } { { "datapath.v" "instruction_reg_i" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/datapath.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr\"" {  } { { "instruction_reg.v" "op_code_flopr" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/instruction_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem " "Elaborating entity \"mem\" for hierarchy \"mem:mem\"" {  } { { "bananachine.v" "mem" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mem mem:mem\|basic_mem:mem " "Elaborating entity \"basic_mem\" for hierarchy \"mem:mem\|basic_mem:mem\"" {  } { { "mem.v" "mem" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/mem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927277557 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory basic_mem.v(23) " "Verilog HDL Display System Task info at basic_mem.v(23): Loading memory" {  } { { "basic_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/basic_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277773 "|bananachine|mem:mem|basic_mem:mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "173 0 65535 basic_mem.v(24) " "Verilog HDL warning at basic_mem.v(24): number of words (173) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "basic_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/basic_mem.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701927277782 "|bananachine|mem:mem|basic_mem:mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading basic_mem.v(25) " "Verilog HDL Display System Task info at basic_mem.v(25): done loading" {  } { { "basic_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/basic_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927277782 "|bananachine|mem:mem|basic_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "bananachine.v" "vga" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen vga:vga\|bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"vga:vga\|bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:vga\|bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(44) " "Verilog HDL assignment warning at vga_control.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(74) " "Inferred latch for \"v_sync\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360904 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame vga_control.v(74) " "Inferred latch for \"frame\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360905 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(58) " "Inferred latch for \"h_sync\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360905 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line vga_control.v(58) " "Inferred latch for \"line\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360905 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\"" {  } { { "bit_gen.v" "sprite_f" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701927360908 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360909 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'real_banana.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'real_banana.mem'." {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360910 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360914 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360914 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360914 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\"" {  } { { "bit_gen.v" "sprite_f2" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360922 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360922 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360922 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360922 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701927360922 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360923 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360924 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360927 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360927 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360927 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\"" {  } { { "bit_gen.v" "sprite_f3" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360936 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360937 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360937 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701927360937 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701927360937 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360938 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_m.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_m.mem'." {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360939 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360941 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360941 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701927360941 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bit_gen.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927360949 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360950 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927360950 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem:mem\|basic_mem:mem\|ram_rtl_0 " "Inferred dual-clock RAM node \"mem:mem\|basic_mem:mem\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701927361343 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701927361345 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701927361345 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701927361346 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701927361346 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:mem\|basic_mem:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:mem\|basic_mem:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701927362108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701927362108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701927362108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem\|basic_mem:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:mem\|basic_mem:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927362186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem\|basic_mem:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:mem\|basic_mem:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927362186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701927362186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is12 " "Found entity 1: altsyncram_is12" {  } { { "db/altsyncram_is12.tdf" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/altsyncram_is12.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927362264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927362264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362657 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362663 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362724 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362728 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362788 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362792 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362857 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362861 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362921 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362925 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362983 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927362987 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927363047 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927363051 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927363112 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/alu_rf.ram0_basic_mem_2e2e5ae0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701927363116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927363238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927363238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927363289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927363289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927363343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927363343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927363363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701927363363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701927363363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6n1 " "Found entity 1: altsyncram_d6n1" {  } { { "db/altsyncram_d6n1.tdf" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/db/altsyncram_d6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701927363415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927363415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701927363621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[15\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|z_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|z_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:ext_op_code_flopr\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:ext_op_code_flopr\|q\[0\]" {  } { { "muxes.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/muxes.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|c_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|c_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|n_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|n_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[2\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|f_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|f_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[14\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[13\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[0\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[1\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[2\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[3\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363644 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[4\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[5\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[6\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[7\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[8\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[9\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[10\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[11\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[12\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701927363645 ""}  } { { "alu_rf.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701927363645 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701927364424 "|bananachine|vga_blue[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701927364424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701927364549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701927366034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701927366365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701927366365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1550 " "Implemented 1550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701927366512 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701927366512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1356 " "Implemented 1356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701927366512 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701927366512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701927366512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701927366537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:36:06 2023 " "Processing ended: Wed Dec 06 22:36:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701927366537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701927366537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701927366537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701927366537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701927367762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701927367767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:36:07 2023 " "Processing started: Wed Dec 06 22:36:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701927367767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701927367767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701927367767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701927367897 ""}
{ "Info" "0" "" "Project  = alu_rf" {  } {  } 0 0 "Project  = alu_rf" 0 0 "Fitter" 0 0 1701927367897 ""}
{ "Info" "0" "" "Revision = alu_rf" {  } {  } 0 0 "Revision = alu_rf" 0 0 "Fitter" 0 0 1701927367898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701927368068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_rf 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_rf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701927368098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701927368139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701927368139 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701927368510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701927368532 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701927368828 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701927368868 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701927378607 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 612 global CLKCTRL_G6 " "clk~inputCLKENA0 with 612 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701927378715 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701927378715 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927378716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701927378736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701927378737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701927378740 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701927378743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701927378743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701927378744 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701927379555 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701927379557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701927379559 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datae  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datac  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datae  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927379574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701927379574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701927379589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701927379589 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701927379590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701927379750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701927379752 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701927379752 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927379897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701927383936 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701927384447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927414778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701927447358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701927455511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927455511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701927457000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701927468680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701927468680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701927653877 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701927653877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:14 " "Fitter routing operations ending: elapsed time is 00:03:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927653888 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.54 " "Total time spent on timing analysis during the Fitter is 6.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701927656718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701927656839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701927657853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701927657855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701927658808 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701927662820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/output_files/alu_rf.fit.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/output_files/alu_rf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701927663258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7923 " "Peak virtual memory: 7923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701927664216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:41:04 2023 " "Processing ended: Wed Dec 06 22:41:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701927664216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701927664216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701927664216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701927664216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701927665281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701927665287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:41:05 2023 " "Processing started: Wed Dec 06 22:41:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701927665287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701927665287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701927665287 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701927672375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701927672763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:41:12 2023 " "Processing ended: Wed Dec 06 22:41:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701927672763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701927672763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701927672763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701927672763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701927673455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701927674016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701927674022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:41:13 2023 " "Processing started: Wed Dec 06 22:41:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701927674022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701927674022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701927674022 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701927674165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701927675100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927675142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927675142 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701927675701 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701927675775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927675778 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701927675800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701927675800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\] " "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701927675800 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701927675800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927675818 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701927675818 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701927675828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701927675943 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701927675946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701927675955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701927676353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701927676353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.783 " "Worst-case setup slack is -15.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.783            -304.711 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -15.783            -304.711 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.709          -23023.751 clk  " "   -7.709          -23023.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.634            -781.175 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.634            -781.175 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927676355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.165 " "Worst-case hold slack is -2.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165              -2.874 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.165              -2.874 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -1.597 clk  " "   -0.845              -1.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.441               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927676385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927676389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927676392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.434 " "Worst-case minimum pulse width slack is -2.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434            -179.425 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.434            -179.425 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25286.390 clk  " "   -2.174          -25286.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404            -118.881 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.404            -118.881 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927676396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927676396 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701927676459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701927676493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701927678139 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927678363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701927678363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701927678489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701927678577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701927678577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.515 " "Worst-case setup slack is -15.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.515            -300.271 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -15.515            -300.271 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.794            -789.271 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.794            -789.271 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.236          -22225.290 clk  " "   -7.236          -22225.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927678580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.081 " "Worst-case hold slack is -2.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081              -2.760 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.081              -2.760 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -2.166 clk  " "   -0.935              -2.166 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.431               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927678608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927678610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927678613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.372 " "Worst-case minimum pulse width slack is -2.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372            -187.512 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -2.372            -187.512 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25258.623 clk  " "   -2.174          -25258.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -115.046 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394            -115.046 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927678618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927678618 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701927678683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701927678850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701927680333 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927680534 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701927680534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701927680651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701927680679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701927680679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.702 " "Worst-case setup slack is -9.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.702            -185.782 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -9.702            -185.782 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301          -13019.403 clk  " "   -5.301          -13019.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149            -440.749 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -4.149            -440.749 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927680682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.544 " "Worst-case hold slack is -1.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -2.293 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.544              -2.293 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -1.100 clk  " "   -0.533              -1.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.134               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927680708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927680711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927680713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25055.989 clk  " "   -2.174          -25055.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -71.648 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.311             -71.648 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -3.564 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.158              -3.564 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927680718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927680718 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701927680783 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout " "Cell: cpu\|cont\|Selector10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout " "Cell: cpu\|cont\|Selector11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701927681032 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701927681032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701927681149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701927681174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701927681174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.704 " "Worst-case setup slack is -8.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.704            -167.466 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -8.704            -167.466 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460          -11228.600 clk  " "   -4.460          -11228.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.888            -422.227 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.888            -422.227 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927681176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.324 " "Worst-case hold slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -1.952 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.324              -1.952 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -1.747 clk  " "   -0.620              -1.747 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.135               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927681203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927681206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701927681208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25074.468 clk  " "   -2.174          -25074.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103             -58.209 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.103             -58.209 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -1.051 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.080              -1.051 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701927681214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701927681214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701927682625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701927682626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701927682696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:41:22 2023 " "Processing ended: Wed Dec 06 22:41:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701927682696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701927682696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701927682696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701927682696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701927683726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701927683730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:41:23 2023 " "Processing started: Wed Dec 06 22:41:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701927683730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701927683730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701927683730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_rf.vo C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/ simulation " "Generated file alu_rf.vo in folder \"C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701927685289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701927685353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:41:25 2023 " "Processing ended: Wed Dec 06 22:41:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701927685353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701927685353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701927685353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701927685353 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701927686024 ""}
