

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Mon May  6 14:34:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.782 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295229436|  6.737 ns|  28.937 sec|    1|  4295229436|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        2|    65538|  13.474 ns|  0.442 ms|    2|  65538|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_772_1  |        0|  4295229435|  5 ~ 65541|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0 = alloca i32 1"   --->   Operation 6 'alloca' 'boxVCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0 = alloca i32 1"   --->   Operation 7 'alloca' 'boxHCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %boxColorB_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%boxColorB_val_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %boxColorB_val"   --->   Operation 9 'read' 'boxColorB_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %boxColorG_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "%boxColorG_val_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %boxColorG_val"   --->   Operation 11 'read' 'boxColorG_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %boxColorR_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.39ns)   --->   "%boxColorR_val_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %boxColorR_val"   --->   Operation 13 'read' 'boxColorR_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.39ns)   --->   "%boxSize_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %boxSize_val"   --->   Operation 15 'read' 'boxSize_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.39ns)   --->   "%crossHairY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairY_val"   --->   Operation 17 'read' 'crossHairY_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.39ns)   --->   "%crossHairX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairX_val"   --->   Operation 19 'read' 'crossHairX_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.39ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 21 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val17_c, i8 %colorFormat_val_read"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.39ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 25 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.39ns)   --->   "%maskId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %maskId_val"   --->   Operation 27 'read' 'maskId_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.39ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 29 'read' 'patternId_val_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.39ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 31 'read' 'loopWidth' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %width_val7_c, i13 %empty"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.39ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 36 'read' 'loopHeight' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_93 = trunc i16 %loopHeight"   --->   Operation 37 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_val4_c, i12 %empty_93"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %ovrlayYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %bckgndYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%tobool = icmp_eq  i8 %maskId_val_read, i8 0"   --->   Operation 42 'icmp' 'tobool' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%cmp31_i = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 43 'icmp' 'cmp31_i' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.60ns)   --->   "%pixOut = select i1 %cmp31_i, i12 3840, i12 2048"   --->   Operation 44 'select' 'pixOut' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.30ns)   --->   "%hMax = sub i16 %loopWidth, i16 %boxSize_val_read"   --->   Operation 45 'sub' 'hMax' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.30ns)   --->   "%vMax = sub i16 %loopHeight, i16 %boxSize_val_read"   --->   Operation 46 'sub' 'vMax' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_94 = trunc i8 %maskId_val_read"   --->   Operation 47 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%and4_i = and i1 %cmp31_i, i1 %empty_94"   --->   Operation 48 'and' 'and4_i' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 1"   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%and10_i = and i1 %cmp31_i, i1 %tmp"   --->   Operation 50 'and' 'and10_i' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 2"   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%and26_i = and i1 %cmp31_i, i1 %tmp_2"   --->   Operation 52 'and' 'and26_i' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormat_val_read, i32 1, i32 7"   --->   Operation 53 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.27ns)   --->   "%icmp = icmp_ne  i7 %tmp_3, i7 0"   --->   Operation 54 'icmp' 'icmp' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_val_read, i1 0"   --->   Operation 55 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%boxHCoord_load = load i16 %boxHCoord" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'load' 'boxHCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%boxVCoord_load = load i16 %boxVCoord" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'load' 'boxVCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln1889 = store i16 %boxHCoord_load, i16 %boxHCoord_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 58 'store' 'store_ln1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln1901 = store i16 %boxVCoord_load, i16 %boxVCoord_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 59 'store' 'store_ln1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%store_ln763 = store i16 0, i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 60 'store' 'store_ln763' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 61 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 62 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln772 = icmp_eq  i16 %y_1, i16 %loopHeight" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 63 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%y_2 = add i16 %y_1, i16 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 64 'add' 'y_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %icmp_ln772, void %VITIS_LOOP_774_2.split, void %for.end18.loopexit" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 65 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_load = load i16 %boxVCoord_loc_0"   --->   Operation 66 'load' 'boxVCoord_loc_0_load' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_load = load i16 %boxHCoord_loc_0"   --->   Operation 67 'load' 'boxHCoord_loc_0_load' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.30ns)   --->   "%cmp2_i = icmp_eq  i16 %y_1, i16 %crossHairY_val_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 68 'icmp' 'cmp2_i' <Predicate = (!icmp_ln772)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_95 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_95' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln763 = store i16 %y_2, i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 70 'store' 'store_ln763' <Predicate = (!icmp_ln772)> <Delay = 0.84>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln811 = ret" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:811]   --->   Operation 71 'ret' 'ret_ln811' <Predicate = (icmp_ln772)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.84>
ST_3 : Operation 72 [2/2] (0.84ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %boxHCoord_loc_0_load, i16 %boxVCoord_loc_0_load, i16 %loopWidth, i12 %boxColorB_val_read, i12 %pixOut, i12 %boxColorR_val_read, i1 %and4_i, i1 %and26_i, i1 %tobool, i1 %and10_i, i36 %ovrlayYUV, i36 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i8 %motionSpeed_val_read, i16 %vMax, i16 %hMax, i9 %shl_i, i1 %icmp, i12 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxHCoord, i16 %boxVCoord, i1 %vDir, i1 %hDir, i12 %whiYuv_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 72 'call' 'call_ln772' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln772 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 74 'specloopname' 'specloopname_ln772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %boxHCoord_loc_0_load, i16 %boxVCoord_loc_0_load, i16 %loopWidth, i12 %boxColorB_val_read, i12 %pixOut, i12 %boxColorR_val_read, i1 %and4_i, i1 %and26_i, i1 %tobool, i1 %and10_i, i36 %ovrlayYUV, i36 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i8 %motionSpeed_val_read, i16 %vMax, i16 %hMax, i9 %shl_i, i1 %icmp, i12 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxHCoord, i16 %boxVCoord, i1 %vDir, i1 %hDir, i12 %whiYuv_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 75 'call' 'call_ln772' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 76 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val17_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxHCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ boxVCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                       (alloca           ) [ 01111]
boxVCoord_loc_0         (alloca           ) [ 01111]
boxHCoord_loc_0         (alloca           ) [ 01111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorB_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorG_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorR_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxSize_val_read        (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
crossHairY_val_read     (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
crossHairX_val_read     (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
colorFormat_val_read    (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
motionSpeed_val_read    (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
maskId_val_read         (read             ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
patternId_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
loopWidth               (read             ) [ 00111]
empty                   (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
loopHeight              (read             ) [ 00111]
empty_93                (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
tobool                  (icmp             ) [ 00111]
cmp31_i                 (icmp             ) [ 00000]
pixOut                  (select           ) [ 00111]
hMax                    (sub              ) [ 00111]
vMax                    (sub              ) [ 00111]
empty_94                (trunc            ) [ 00000]
and4_i                  (and              ) [ 00111]
tmp                     (bitselect        ) [ 00000]
and10_i                 (and              ) [ 00111]
tmp_2                   (bitselect        ) [ 00000]
and26_i                 (and              ) [ 00111]
tmp_3                   (partselect       ) [ 00000]
icmp                    (icmp             ) [ 00111]
shl_i                   (bitconcatenate   ) [ 00111]
boxHCoord_load          (load             ) [ 00000]
boxVCoord_load          (load             ) [ 00000]
store_ln1889            (store            ) [ 00000]
store_ln1901            (store            ) [ 00000]
store_ln763             (store            ) [ 00000]
br_ln772                (br               ) [ 00000]
y_1                     (load             ) [ 00011]
icmp_ln772              (icmp             ) [ 00111]
y_2                     (add              ) [ 00000]
br_ln772                (br               ) [ 00000]
boxVCoord_loc_0_load    (load             ) [ 00011]
boxHCoord_loc_0_load    (load             ) [ 00011]
cmp2_i                  (icmp             ) [ 00011]
empty_95                (wait             ) [ 00000]
store_ln763             (store            ) [ 00000]
ret_ln811               (ret              ) [ 00000]
speclooptripcount_ln763 (speclooptripcount) [ 00000]
specloopname_ln772      (specloopname     ) [ 00000]
call_ln772              (call             ) [ 00000]
br_ln772                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bckgndYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patternId_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="maskId_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colorFormat_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crossHairX_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crossHairY_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boxSize_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="boxColorR_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="boxColorG_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="boxColorB_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="height_val4_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="width_val7_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat_val17_c">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val17_c"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="boxHCoord">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="boxVCoord">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vDir">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hDir">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="whiYuv_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgForeground_Pipeline_VITIS_LOOP_774_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="y_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="boxVCoord_loc_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxVCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="boxHCoord_loc_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxHCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="boxColorB_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="boxColorG_val_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="boxColorR_val_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="boxSize_val_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="crossHairY_val_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="crossHairX_val_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="colorFormat_val_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln0_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="motionSpeed_val_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="maskId_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="patternId_val_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="loopWidth_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="13" slack="0"/>
<pin id="205" dir="0" index="2" bw="13" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="loopHeight_read_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln0_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="2"/>
<pin id="225" dir="0" index="2" bw="16" slack="2"/>
<pin id="226" dir="0" index="3" bw="16" slack="2"/>
<pin id="227" dir="0" index="4" bw="12" slack="2"/>
<pin id="228" dir="0" index="5" bw="12" slack="2"/>
<pin id="229" dir="0" index="6" bw="12" slack="2"/>
<pin id="230" dir="0" index="7" bw="1" slack="2"/>
<pin id="231" dir="0" index="8" bw="1" slack="2"/>
<pin id="232" dir="0" index="9" bw="1" slack="2"/>
<pin id="233" dir="0" index="10" bw="1" slack="2"/>
<pin id="234" dir="0" index="11" bw="36" slack="0"/>
<pin id="235" dir="0" index="12" bw="36" slack="0"/>
<pin id="236" dir="0" index="13" bw="8" slack="2"/>
<pin id="237" dir="0" index="14" bw="16" slack="2"/>
<pin id="238" dir="0" index="15" bw="16" slack="1"/>
<pin id="239" dir="0" index="16" bw="8" slack="2"/>
<pin id="240" dir="0" index="17" bw="16" slack="2"/>
<pin id="241" dir="0" index="18" bw="16" slack="2"/>
<pin id="242" dir="0" index="19" bw="9" slack="2"/>
<pin id="243" dir="0" index="20" bw="1" slack="2"/>
<pin id="244" dir="0" index="21" bw="12" slack="2"/>
<pin id="245" dir="0" index="22" bw="16" slack="2"/>
<pin id="246" dir="0" index="23" bw="1" slack="1"/>
<pin id="247" dir="0" index="24" bw="8" slack="2"/>
<pin id="248" dir="0" index="25" bw="16" slack="2"/>
<pin id="249" dir="0" index="26" bw="16" slack="2"/>
<pin id="250" dir="0" index="27" bw="16" slack="0"/>
<pin id="251" dir="0" index="28" bw="16" slack="0"/>
<pin id="252" dir="0" index="29" bw="1" slack="0"/>
<pin id="253" dir="0" index="30" bw="1" slack="0"/>
<pin id="254" dir="0" index="31" bw="12" slack="0"/>
<pin id="255" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln772/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_93_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tobool_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="cmp31_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31_i/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="pixOut_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="0" index="2" bw="12" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="hMax_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="hMax/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="vMax_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vMax/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="empty_94_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_94/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and4_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and4_i/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and10_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and10_i/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and26_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and26_i/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="4" slack="0"/>
<pin id="349" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="boxHCoord_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="boxVCoord_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_load/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln1889_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1889/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln1901_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1901/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln763_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="y_1_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln772_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln772/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="y_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="boxVCoord_loc_0_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_loc_0_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="boxHCoord_loc_0_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_loc_0_load/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="cmp2_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln763_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="y_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="428" class="1005" name="boxVCoord_loc_0_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_0 "/>
</bind>
</comp>

<comp id="435" class="1005" name="boxHCoord_loc_0_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_0 "/>
</bind>
</comp>

<comp id="442" class="1005" name="boxColorB_val_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="2"/>
<pin id="444" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="boxColorB_val_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="boxColorG_val_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="2"/>
<pin id="449" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_val_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="boxColorR_val_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="2"/>
<pin id="454" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="boxColorR_val_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="boxSize_val_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="2"/>
<pin id="459" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_val_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="crossHairY_val_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairY_val_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="crossHairX_val_read_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="2"/>
<pin id="469" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="crossHairX_val_read "/>
</bind>
</comp>

<comp id="472" class="1005" name="colorFormat_val_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2"/>
<pin id="474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="motionSpeed_val_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="482" class="1005" name="patternId_val_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="2"/>
<pin id="484" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="487" class="1005" name="loopWidth_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="2"/>
<pin id="489" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="492" class="1005" name="loopHeight_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="497" class="1005" name="tobool_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="2"/>
<pin id="499" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tobool "/>
</bind>
</comp>

<comp id="502" class="1005" name="pixOut_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="2"/>
<pin id="504" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="pixOut "/>
</bind>
</comp>

<comp id="507" class="1005" name="hMax_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="2"/>
<pin id="509" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="hMax "/>
</bind>
</comp>

<comp id="512" class="1005" name="vMax_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="2"/>
<pin id="514" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="vMax "/>
</bind>
</comp>

<comp id="517" class="1005" name="and4_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="2"/>
<pin id="519" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and4_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="and10_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and10_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="and26_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and26_i "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="537" class="1005" name="shl_i_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="2"/>
<pin id="539" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_i "/>
</bind>
</comp>

<comp id="542" class="1005" name="y_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="boxVCoord_loc_0_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="2"/>
<pin id="552" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_0_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="boxHCoord_loc_0_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="2"/>
<pin id="557" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_0_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="cmp2_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="256"><net_src comp="102" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="222" pin=11"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="222" pin=12"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="222" pin=27"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="222" pin=28"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="222" pin=29"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="222" pin=30"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="222" pin=31"/></net>

<net id="267"><net_src comp="196" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="272"><net_src comp="209" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="278"><net_src comp="184" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="78" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="164" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="82" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="196" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="146" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="209" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="146" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="184" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="280" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="184" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="280" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="184" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="280" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="164" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="90" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="178" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="94" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="368" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="372" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="391" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="415"><net_src comp="391" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="399" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="116" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="431"><net_src comp="120" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="222" pin=26"/></net>

<net id="438"><net_src comp="124" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="222" pin=25"/></net>

<net id="445"><net_src comp="128" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="450"><net_src comp="134" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="222" pin=21"/></net>

<net id="455"><net_src comp="140" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="222" pin=6"/></net>

<net id="460"><net_src comp="146" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="222" pin=14"/></net>

<net id="465"><net_src comp="152" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="470"><net_src comp="158" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="222" pin=22"/></net>

<net id="475"><net_src comp="164" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="222" pin=24"/></net>

<net id="480"><net_src comp="178" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="222" pin=16"/></net>

<net id="485"><net_src comp="190" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="222" pin=13"/></net>

<net id="490"><net_src comp="196" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="495"><net_src comp="209" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="500"><net_src comp="274" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="222" pin=9"/></net>

<net id="505"><net_src comp="286" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="510"><net_src comp="294" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="222" pin=18"/></net>

<net id="515"><net_src comp="300" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="222" pin=17"/></net>

<net id="520"><net_src comp="310" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="222" pin=7"/></net>

<net id="525"><net_src comp="324" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="222" pin=10"/></net>

<net id="530"><net_src comp="338" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="222" pin=8"/></net>

<net id="535"><net_src comp="354" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="222" pin=20"/></net>

<net id="540"><net_src comp="360" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="222" pin=19"/></net>

<net id="545"><net_src comp="391" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=15"/></net>

<net id="553"><net_src comp="405" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="558"><net_src comp="408" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="563"><net_src comp="411" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="222" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {3 4 }
	Port: height_val4_c | {1 }
	Port: width_val7_c | {1 }
	Port: colorFormat_val17_c | {1 }
	Port: boxHCoord | {3 4 }
	Port: boxVCoord | {3 4 }
	Port: vDir | {3 4 }
	Port: hDir | {3 4 }
 - Input state : 
	Port: tpgForeground : bckgndYUV | {3 4 }
	Port: tpgForeground : height_val | {1 }
	Port: tpgForeground : width_val | {1 }
	Port: tpgForeground : patternId_val | {1 }
	Port: tpgForeground : maskId_val | {1 }
	Port: tpgForeground : colorFormat_val | {1 }
	Port: tpgForeground : crossHairX_val | {1 }
	Port: tpgForeground : crossHairY_val | {1 }
	Port: tpgForeground : boxSize_val | {1 }
	Port: tpgForeground : boxColorR_val | {1 }
	Port: tpgForeground : boxColorG_val | {1 }
	Port: tpgForeground : boxColorB_val | {1 }
	Port: tpgForeground : motionSpeed_val | {1 }
	Port: tpgForeground : boxHCoord | {1 }
	Port: tpgForeground : boxVCoord | {1 }
	Port: tpgForeground : vDir | {3 4 }
	Port: tpgForeground : hDir | {3 4 }
	Port: tpgForeground : whiYuv_2 | {3 4 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		pixOut : 1
		and4_i : 1
		and10_i : 1
		and26_i : 1
		icmp : 1
		store_ln1889 : 1
		store_ln1901 : 1
		store_ln763 : 1
	State 2
		icmp_ln772 : 1
		y_2 : 1
		br_ln772 : 2
		cmp2_i : 1
		store_ln763 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_222 |  0.844  |   397   |   571   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    tobool_fu_274                   |    0    |    0    |    15   |
|          |                   cmp31_i_fu_280                   |    0    |    0    |    15   |
|   icmp   |                     icmp_fu_354                    |    0    |    0    |    14   |
|          |                  icmp_ln772_fu_394                 |    0    |    0    |    23   |
|          |                    cmp2_i_fu_411                   |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    sub   |                     hMax_fu_294                    |    0    |    0    |    23   |
|          |                     vMax_fu_300                    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    add   |                     y_2_fu_399                     |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|  select  |                    pixOut_fu_286                   |    0    |    0    |    12   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    and4_i_fu_310                   |    0    |    0    |    2    |
|    and   |                   and10_i_fu_324                   |    0    |    0    |    2    |
|          |                   and26_i_fu_338                   |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |           boxColorB_val_read_read_fu_128           |    0    |    0    |    0    |
|          |           boxColorG_val_read_read_fu_134           |    0    |    0    |    0    |
|          |           boxColorR_val_read_read_fu_140           |    0    |    0    |    0    |
|          |            boxSize_val_read_read_fu_146            |    0    |    0    |    0    |
|          |           crossHairY_val_read_read_fu_152          |    0    |    0    |    0    |
|   read   |           crossHairX_val_read_read_fu_158          |    0    |    0    |    0    |
|          |          colorFormat_val_read_read_fu_164          |    0    |    0    |    0    |
|          |          motionSpeed_val_read_read_fu_178          |    0    |    0    |    0    |
|          |             maskId_val_read_read_fu_184            |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_190           |    0    |    0    |    0    |
|          |                loopWidth_read_fu_196               |    0    |    0    |    0    |
|          |               loopHeight_read_fu_209               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               write_ln0_write_fu_170               |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_202               |    0    |    0    |    0    |
|          |               write_ln0_write_fu_215               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    empty_fu_264                    |    0    |    0    |    0    |
|   trunc  |                   empty_93_fu_269                  |    0    |    0    |    0    |
|          |                   empty_94_fu_306                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
| bitselect|                     tmp_fu_316                     |    0    |    0    |    0    |
|          |                    tmp_2_fu_330                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|partselect|                    tmp_3_fu_344                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    shl_i_fu_360                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  0.844  |   397   |   748   |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       and10_i_reg_522      |    1   |
|       and26_i_reg_527      |    1   |
|       and4_i_reg_517       |    1   |
| boxColorB_val_read_reg_442 |   12   |
| boxColorG_val_read_reg_447 |   12   |
| boxColorR_val_read_reg_452 |   12   |
|boxHCoord_loc_0_load_reg_555|   16   |
|   boxHCoord_loc_0_reg_435  |   16   |
|  boxSize_val_read_reg_457  |   16   |
|boxVCoord_loc_0_load_reg_550|   16   |
|   boxVCoord_loc_0_reg_428  |   16   |
|       cmp2_i_reg_560       |    1   |
|colorFormat_val_read_reg_472|    8   |
| crossHairX_val_read_reg_467|   16   |
| crossHairY_val_read_reg_462|   16   |
|        hMax_reg_507        |   16   |
|        icmp_reg_532        |    1   |
|     loopHeight_reg_492     |   16   |
|      loopWidth_reg_487     |   16   |
|motionSpeed_val_read_reg_477|    8   |
| patternId_val_read_reg_482 |    8   |
|       pixOut_reg_502       |   12   |
|        shl_i_reg_537       |    9   |
|       tobool_reg_497       |    1   |
|        vMax_reg_512        |   16   |
|         y_1_reg_542        |   16   |
|          y_reg_421         |   16   |
+----------------------------+--------+
|            Total           |   295  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   397  |   748  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   295  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   692  |   748  |
+-----------+--------+--------+--------+
