

================================================================
== Vivado HLS Report for 'operator_double_div11'
================================================================
* Date:           Fri Aug  3 10:00:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  30.00|    24.311|        3.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    5|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_int_57_div11_fu_73  |int_57_div11  |    4|    4|    4|    4|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     741|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     106|   10074|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      33|
|Register         |        -|      -|     125|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     231|   10848|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-----+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF |  LUT  |
    +------------------------+--------------+---------+-------+-----+-------+
    |grp_int_57_div11_fu_73  |int_57_div11  |        0|      0|  106|  10074|
    +------------------------+--------------+---------+-------+-----+-------+
    |Total                   |              |        0|      0|  106|  10074|
    +------------------------+--------------+---------+-------+-----+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_196_p2              |     +    |      0|  0|   18|           2|          11|
    |xf_V_4_fu_308_p2                 |     +    |      0|  0|   64|           3|          57|
    |new_exp_V_1_fu_134_p2            |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_190_p2                |     -    |      0|  0|   18|           1|          11|
    |ap_block_state2_on_subcall_done  |    and   |      0|  0|    6|           1|           1|
    |sel_tmp4_fu_214_p2               |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_242_p2               |    and   |      0|  0|    6|           1|           1|
    |icmp_fu_184_p2                   |   icmp   |      0|  0|   13|          10|           1|
    |tmp_1_fu_122_p2                  |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_128_p2                  |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_162_p2                  |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_168_p2                  |   icmp   |      0|  0|   13|          11|          11|
    |tmp_fu_108_p2                    |   icmp   |      0|  0|   29|          52|          51|
    |r_V_fu_284_p2                    |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_202_p2      |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_148_p2                  |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_154_p3              |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_140_p3          |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_220_p3              |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_228_p3              |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_248_p3              |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_114_p3      |  select  |      0|  0|    3|           1|           3|
    |xf_V_3_fu_300_p3                 |  select  |      0|  0|   57|           1|          57|
    |xf_V_fu_264_p3                   |  select  |      0|  0|   53|           1|          53|
    |r_V_1_fu_294_p2                  |    shl   |      0|  0|  168|          57|          57|
    |sel_tmp3_fu_208_p2               |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_236_p2               |    xor   |      0|  0|    6|           1|           2|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  741|         248|         435|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_67_p4  |   9|          2|   52|        104|
    |p_Repl2_s_reg_64                   |   9|          2|   52|        104|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  33|          7|  105|        211|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |grp_int_57_div11_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |p_Repl2_1_reg_346                    |  11|   0|   11|          0|
    |p_Repl2_2_reg_332                    |   1|   0|    1|          0|
    |p_Repl2_s_reg_64                     |  52|   0|   52|          0|
    |tmp_1_reg_342                        |   1|   0|    1|          0|
    |xf_V_4_reg_351                       |  57|   0|   57|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 125|   0|  125|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div11 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 17.7>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @operator_double_div1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7177]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6542->test.cpp:7189]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6543->test.cpp:7189]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6544->test.cpp:7189]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6545->test.cpp:7189]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:7194]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.74ns)   --->   "%tmp = icmp ult i52 %new_mant_V, 1688849860263936" [test.cpp:7195]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 4, i11 3" [test.cpp:7195]   --->   Operation 14 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:7197]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:7198]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_cast_cast" [test.cpp:7201]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6568->test.cpp:7222]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_7 = or i1 %tmp_1, %tmp_2" [test.cpp:6568->test.cpp:7222]   --->   Operation 19 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_7, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6568->test.cpp:7222]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7202]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:7203]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:7206]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:7207]   --->   Operation 24 'partselect' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_9, 0" [test.cpp:7207]   --->   Operation 25 'icmp' 'icmp' <Predicate = (!tmp_1)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [test.cpp:7208]   --->   Operation 26 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [test.cpp:7210]   --->   Operation 27 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7203]   --->   Operation 28 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:7203]   --->   Operation 29 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [test.cpp:7207]   --->   Operation 30 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i11 %shift_V, i11 %shift_V_1" [test.cpp:7207]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i11 0, i11 %shift_V_2" [test.cpp:7203]   --->   Operation 32 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:7203]   --->   Operation 33 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:7206]   --->   Operation 34 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:7206]   --->   Operation 35 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:7214]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%xf_V = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_3" [test.cpp:7203]   --->   Operation 37 'select' 'xf_V' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_cast = zext i53 %xf_V to i57" [test.cpp:7203]   --->   Operation 38 'zext' 'p_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_s = zext i11 %shift_V_4 to i57" [test.cpp:7216]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_cast = zext i11 %shift_V_4 to i53" [test.cpp:7216]   --->   Operation 40 'zext' 'tmp_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V = lshr i53 %xf_V, %tmp_cast" [test.cpp:7216]   --->   Operation 41 'lshr' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_cast = zext i53 %r_V to i57" [test.cpp:7216]   --->   Operation 42 'zext' 'r_V_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_1 = shl i57 %p_cast, %tmp_s" [test.cpp:7218]   --->   Operation 43 'shl' 'r_V_1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_3 = select i1 %icmp, i57 %r_V_cast, i57 %r_V_1" [test.cpp:7215]   --->   Operation 44 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V_4 = add i57 5, %xf_V_3" [test.cpp:7219]   --->   Operation 45 'add' 'xf_V_4' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [2/2] (9.79ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div11(i57 %xf_V_4) nounwind" [test.cpp:7173->test.cpp:7220]   --->   Operation 46 'call' 'agg_result_V_i' <Predicate = (!tmp_1)> <Delay = 9.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 23.2>
ST_2 : Operation 47 [1/2] (22.2ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div11(i57 %xf_V_4) nounwind" [test.cpp:7173->test.cpp:7220]   --->   Operation 47 'call' 'agg_result_V_i' <Predicate = (!tmp_1)> <Delay = 22.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i57 %agg_result_V_i to i52" [test.cpp:7220]   --->   Operation 48 'trunc' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7221]   --->   Operation 49 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 50 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6569->test.cpp:7222]   --->   Operation 51 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6570->test.cpp:7222]   --->   Operation 52 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:7223]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap   ) [ 000]
StgValue_4        (specbitsmap   ) [ 000]
StgValue_5        (spectopmodule ) [ 000]
in_read           (read          ) [ 000]
StgValue_7        (speclatency   ) [ 000]
p_Val2_s          (bitcast       ) [ 000]
p_Repl2_2         (bitselect     ) [ 001]
new_exp_V         (partselect    ) [ 000]
new_mant_V        (trunc         ) [ 011]
xf_V_5_cast       (zext          ) [ 000]
tmp               (icmp          ) [ 000]
shift_V_cast_cast (select        ) [ 000]
tmp_1             (icmp          ) [ 011]
tmp_2             (icmp          ) [ 000]
new_exp_V_1       (sub           ) [ 000]
p_new_exp_V_1     (select        ) [ 000]
tmp_7             (or            ) [ 000]
p_Repl2_1         (select        ) [ 001]
StgValue_21       (br            ) [ 011]
tmp_4             (icmp          ) [ 000]
tmp_5             (icmp          ) [ 000]
tmp_9             (partselect    ) [ 000]
icmp              (icmp          ) [ 000]
shift_V           (sub           ) [ 000]
shift_V_1         (add           ) [ 000]
sel_tmp3_demorgan (or            ) [ 000]
sel_tmp3          (xor           ) [ 000]
sel_tmp4          (and           ) [ 000]
shift_V_2         (select        ) [ 000]
shift_V_3         (select        ) [ 000]
sel_tmp7          (xor           ) [ 000]
sel_tmp8          (and           ) [ 000]
shift_V_4         (select        ) [ 000]
tmp_3             (bitconcatenate) [ 000]
xf_V              (select        ) [ 000]
p_cast            (zext          ) [ 000]
tmp_s             (zext          ) [ 000]
tmp_cast          (zext          ) [ 000]
r_V               (lshr          ) [ 000]
r_V_cast          (zext          ) [ 000]
r_V_1             (shl           ) [ 000]
xf_V_3            (select        ) [ 000]
xf_V_4            (add           ) [ 001]
agg_result_V_i    (call          ) [ 000]
new_mant_V_1      (trunc         ) [ 000]
StgValue_49       (br            ) [ 000]
p_Repl2_s         (phi           ) [ 001]
p_Result_s        (bitconcatenate) [ 000]
out               (bitcast       ) [ 000]
StgValue_53       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_57_div11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="p_Repl2_s_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="66" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="p_Repl2_s_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="52" slack="0"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="52" slack="1"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_int_57_div11_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="57" slack="0"/>
<pin id="75" dir="0" index="1" bw="57" slack="0"/>
<pin id="76" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_Repl2_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="new_exp_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="0" index="3" bw="7" slack="0"/>
<pin id="95" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="new_mant_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="xf_V_5_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="52" slack="0"/>
<pin id="106" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="52" slack="0"/>
<pin id="110" dir="0" index="1" bw="52" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="shift_V_cast_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="new_exp_V_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_new_exp_V_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Repl2_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_9_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shift_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shift_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sel_tmp3_demorgan_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sel_tmp3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sel_tmp4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shift_V_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shift_V_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sel_tmp7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sel_tmp8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shift_V_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="53" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="52" slack="0"/>
<pin id="260" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xf_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="53" slack="0"/>
<pin id="267" dir="0" index="2" bw="53" slack="0"/>
<pin id="268" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="53" slack="0"/>
<pin id="274" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="53" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="53" slack="0"/>
<pin id="292" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="r_V_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="53" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xf_V_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="57" slack="0"/>
<pin id="303" dir="0" index="2" bw="57" slack="0"/>
<pin id="304" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xf_V_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="57" slack="0"/>
<pin id="311" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="new_mant_V_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="57" slack="0"/>
<pin id="317" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="1"/>
<pin id="323" dir="0" index="2" bw="11" slack="1"/>
<pin id="324" dir="0" index="3" bw="52" slack="0"/>
<pin id="325" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="out_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_Repl2_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="new_mant_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="52" slack="1"/>
<pin id="339" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_Repl2_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="xf_V_4_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="57" slack="1"/>
<pin id="353" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="58" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="78" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="78" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="100" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="90" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="90" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="90" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="114" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="122" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="122" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="140" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="134" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="90" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="114" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="90" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="78" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="90" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="90" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="162" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="168" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="184" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="190" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="196" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="162" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="162" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="168" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="114" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="228" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="100" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="162" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="104" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="256" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="248" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="248" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="264" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="272" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="276" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="184" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="290" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="318"><net_src comp="73" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="67" pin="4"/><net_sink comp="320" pin=3"/></net>

<net id="331"><net_src comp="320" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="82" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="340"><net_src comp="100" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="345"><net_src comp="122" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="154" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="354"><net_src comp="308" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div11 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 2
		shift_V_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_7 : 5
		p_Repl2_1 : 5
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 4
		tmp_9 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_3 : 2
		xf_V : 3
		p_cast : 4
		tmp_s : 8
		tmp_cast : 8
		r_V : 9
		r_V_cast : 10
		r_V_1 : 9
		xf_V_3 : 11
		xf_V_4 : 12
		agg_result_V_i : 13
	State 2
		new_mant_V_1 : 1
		p_Repl2_s : 2
		p_Result_s : 3
		out : 4
		StgValue_53 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |  grp_int_57_div11_fu_73  |   8.66  |   101   |   9999  |
|----------|--------------------------|---------|---------|---------|
|          | shift_V_cast_cast_fu_114 |    0    |    0    |    11   |
|          |   p_new_exp_V_1_fu_140   |    0    |    0    |    11   |
|          |     p_Repl2_1_fu_154     |    0    |    0    |    11   |
|  select  |     shift_V_2_fu_220     |    0    |    0    |    11   |
|          |     shift_V_3_fu_228     |    0    |    0    |    11   |
|          |     shift_V_4_fu_248     |    0    |    0    |    11   |
|          |        xf_V_fu_264       |    0    |    0    |    53   |
|          |       xf_V_3_fu_300      |    0    |    0    |    57   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_284        |    0    |    0    |   160   |
|----------|--------------------------|---------|---------|---------|
|    shl   |       r_V_1_fu_294       |    0    |    0    |   160   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_108        |    0    |    0    |    29   |
|          |       tmp_1_fu_122       |    0    |    0    |    13   |
|   icmp   |       tmp_2_fu_128       |    0    |    0    |    13   |
|          |       tmp_4_fu_162       |    0    |    0    |    13   |
|          |       tmp_5_fu_168       |    0    |    0    |    13   |
|          |        icmp_fu_184       |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    add   |     shift_V_1_fu_196     |    0    |    0    |    18   |
|          |       xf_V_4_fu_308      |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|    sub   |    new_exp_V_1_fu_134    |    0    |    0    |    18   |
|          |      shift_V_fu_190      |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    or    |       tmp_7_fu_148       |    0    |    0    |    6    |
|          | sel_tmp3_demorgan_fu_202 |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp3_fu_208     |    0    |    0    |    6    |
|          |      sel_tmp7_fu_236     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    and   |      sel_tmp4_fu_214     |    0    |    0    |    6    |
|          |      sel_tmp8_fu_242     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_58    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_82     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      new_exp_V_fu_90     |    0    |    0    |    0    |
|          |       tmp_9_fu_174       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     new_mant_V_fu_100    |    0    |    0    |    0    |
|          |    new_mant_V_1_fu_315   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    xf_V_5_cast_fu_104    |    0    |    0    |    0    |
|          |       p_cast_fu_272      |    0    |    0    |    0    |
|   zext   |       tmp_s_fu_276       |    0    |    0    |    0    |
|          |      tmp_cast_fu_280     |    0    |    0    |    0    |
|          |      r_V_cast_fu_290     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_3_fu_256       |    0    |    0    |    0    |
|          |     p_Result_s_fu_320    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |   8.66  |   101   |  10743  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|new_mant_V_reg_337|   52   |
| p_Repl2_1_reg_346|   11   |
| p_Repl2_2_reg_332|    1   |
| p_Repl2_s_reg_64 |   52   |
|   tmp_1_reg_342  |    1   |
|  xf_V_4_reg_351  |   57   |
+------------------+--------+
|       Total      |   174  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_int_57_div11_fu_73 |  p1  |   2  |  57  |   114  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   114  ||  1.061  ||    9    |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |   101  |  10743 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   174  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   275  |  10752 |
+-----------+--------+--------+--------+
