0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/lucas/OneDrive/PhD/NexysDDR4 tutorial/2015_2_artix7_sources/lab1/lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v,1510760943,verilog,,,,glbl;lab1,,,,,,,,
C:/Users/lucas/OneDrive/PhD/NexysDDR4 tutorial/2015_2_artix7_sources/lab1/lab1_tb.v,1374174548,verilog,,,,lab1_tb,,,,,,,,
