0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/display/vga_clk_generator/vga_clk_generator.v,1679411106,verilog,,,,vga_clk_generator,,,../../../../../ips/display/vga_clk_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/display/vga_clk_generator/vga_clk_generator_clk_wiz.v,1679411106,verilog,,C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/display/vga_clk_generator/vga_clk_generator.v,,vga_clk_generator_clk_wiz,,,../../../../../ips/display/vga_clk_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/ram/bram_disp/sim/bram_disp.v,1679660233,verilog,,C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/ips/display/vga_clk_generator/vga_clk_generator_clk_wiz.v,,bram_disp,,,../../../../../ips/display/vga_clk_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/global/constants.vhd,1679671183,vhdl,C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/storage/bram_disp_controller.vhd;C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd;C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/vga/vga_controller.vhd;C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/vga/vga_timing_generator.vhd,,,constants,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/storage/bram_disp_controller.vhd,1679667544,vhdl,,,,bram_disp_controller,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd,1679660669,vhdl,,,,top_module,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/vga/vga_controller.vhd,1679660373,vhdl,,,,vga_controller,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/vga/vga_timing_generator.vhd,1679660129,vhdl,,,,vga_timing_generator,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/top_module_tb.vhd,1679602976,vhdl,,,,top_module_tb,,,,,,,,
