Analysis & Synthesis report for polyFill
Wed Dec 03 18:19:32 2014
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fp_GfxChip|stage
 12. State Machine - |fp_GfxChip|drawPolygon:draw0|sn2
 13. State Machine - |fp_GfxChip|drawPolygon:draw0|sn1
 14. State Machine - |fp_GfxChip|drawPolygon:draw0|sn0
 15. State Machine - |fp_GfxChip|drawPolygon:draw0|op_state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ANIM_DATA:rom0|altsyncram:altsyncram_component|altsyncram_0je1:auto_generated
 21. Source assignments for VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated
 22. Source assignments for VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated
 23. Parameter Settings for User Entity Instance: ANIM_DATA:rom0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: drawPolygon:draw0
 28. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult3
 29. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult10
 31. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult11
 32. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult8
 33. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult12
 34. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult6
 35. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult15
 36. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult7
 37. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult16
 38. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult9
 39. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult14
 40. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult13
 41. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult5
 42. Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult4
 43. altsyncram Parameter Settings by Entity Instance
 44. altpll Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 03 18:19:32 2014          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; polyFill                                       ;
; Top-level Entity Name              ; fp_GfxChip                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,482                                          ;
;     Total combinational functions  ; 3,413                                          ;
;     Dedicated logic registers      ; 916                                            ;
; Total registers                    ; 916                                            ;
; Total pins                         ; 32                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,021,040                                      ;
; Embedded Multiplier 9-bit elements ; 75                                             ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; fp_GfxChip         ; polyFill           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+
; drawPolygon.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/drawPolygon.vhd        ;
; fp_GfxChip.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/fp_GfxChip.vhd         ;
; PLL_VGA.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd            ;
; VGA_Sync.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Sync.vhd           ;
; VGA_Controller.vhd               ; yes             ; User VHDL File                         ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/VGA_Controller.vhd     ;
; RAM_VIDEO_PAGE.vhd               ; yes             ; User Wizard-Generated File             ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd     ;
; ANIM_DATA.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd          ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;
; aglobal111.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                    ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                        ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                        ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                      ;
; db/altsyncram_0je1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_0je1.tdf ;
; rom.hex                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/rom.hex                ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                        ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;
; db/pll_vga_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/pll_vga_altpll.v    ;
; db/altsyncram_krj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/altsyncram_krj1.tdf ;
; db/decode_5ua.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/decode_5ua.tdf      ;
; db/decode_u9a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/decode_u9a.tdf      ;
; db/mux_0qb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mux_0qb.tdf         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.inc                      ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                      ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                      ;
; db/mult_76t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_76t.tdf        ;
; db/mult_96t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_96t.tdf        ;
; db/mult_p4t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/db/mult_p4t.tdf        ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,482     ;
;                                             ;           ;
; Total combinational functions               ; 3413      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 990       ;
;     -- 3 input functions                    ; 1943      ;
;     -- <=2 input functions                  ; 480       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1772      ;
;     -- arithmetic mode                      ; 1641      ;
;                                             ;           ;
; Total registers                             ; 916       ;
;     -- Dedicated logic registers            ; 916       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
; Total memory bits                           ; 2021040   ;
; Embedded Multiplier 9-bit elements          ; 75        ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1572      ;
; Total fan-out                               ; 27455     ;
; Average fan-out                             ; 5.27      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fp_GfxChip                                  ; 3413 (742)        ; 916 (223)    ; 2021040     ; 75           ; 3       ; 36        ; 32   ; 0            ; |fp_GfxChip                                                                                                                                         ;              ;
;    |ANIM_DATA:rom0|                          ; 0 (0)             ; 0 (0)        ; 177840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|ANIM_DATA:rom0                                                                                                                          ;              ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 177840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|ANIM_DATA:rom0|altsyncram:altsyncram_component                                                                                          ;              ;
;          |altsyncram_0je1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 177840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|ANIM_DATA:rom0|altsyncram:altsyncram_component|altsyncram_0je1:auto_generated                                                           ;              ;
;    |VGA_Controller:vga0|                     ; 348 (128)         ; 79 (47)      ; 1843200     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0                                                                                                                     ;              ;
;       |PLL_VGA:pll0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|PLL_VGA:pll0                                                                                                        ;              ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component                                                                                ;              ;
;             |PLL_VGA_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component|PLL_VGA_altpll:auto_generated                                                  ;              ;
;       |RAM_VIDEO_PAGE:vga_buffer_0|          ; 84 (0)            ; 0 (0)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0                                                                                         ;              ;
;          |altsyncram:altsyncram_component|   ; 84 (0)            ; 0 (0)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component                                                         ;              ;
;             |altsyncram_krj1:auto_generated| ; 84 (0)            ; 0 (0)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated                          ;              ;
;                |decode_5ua:decode2|          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|decode_5ua:decode2       ;              ;
;                |mux_0qb:mux3|                ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|mux_0qb:mux3             ;              ;
;       |RAM_VIDEO_PAGE:vga_buffer_1|          ; 92 (0)            ; 8 (0)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1                                                                                         ;              ;
;          |altsyncram:altsyncram_component|   ; 92 (0)            ; 8 (0)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component                                                         ;              ;
;             |altsyncram_krj1:auto_generated| ; 92 (0)            ; 8 (8)        ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated                          ;              ;
;                |decode_5ua:decode2|          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|decode_5ua:decode2       ;              ;
;                |decode_u9a:rden_decode_b|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|decode_u9a:rden_decode_b ;              ;
;                |mux_0qb:mux3|                ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|mux_0qb:mux3             ;              ;
;       |VGA_Sync:sync0|                       ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fp_GfxChip|VGA_Controller:vga0|VGA_Sync:sync0                                                                                                      ;              ;
;    |drawPolygon:draw0|                       ; 2323 (1939)       ; 614 (614)    ; 0           ; 75           ; 3       ; 36        ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0                                                                                                                       ;              ;
;       |lpm_mult:Mult0|                       ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult0                                                                                                        ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult0|mult_76t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult10|                      ; 8 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult10                                                                                                       ;              ;
;          |mult_96t:auto_generated|           ; 8 (8)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult10|mult_96t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult11|                      ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult11                                                                                                       ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult11|mult_76t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult12|                      ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult12                                                                                                       ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult12|mult_76t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult13|                      ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult13                                                                                                       ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult13|mult_76t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult14|                      ; 24 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult14                                                                                                       ;              ;
;          |mult_p4t:auto_generated|           ; 24 (24)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult14|mult_p4t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult15|                      ; 8 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult15                                                                                                       ;              ;
;          |mult_96t:auto_generated|           ; 8 (8)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult15|mult_96t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult16|                      ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult16                                                                                                       ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult16|mult_76t:auto_generated                                                                               ;              ;
;       |lpm_mult:Mult3|                       ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult3                                                                                                        ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult3|mult_76t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult4|                       ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult4                                                                                                        ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult4|mult_76t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult5|                       ; 24 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult5                                                                                                        ;              ;
;          |mult_p4t:auto_generated|           ; 24 (24)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult5|mult_p4t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult6|                       ; 8 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult6                                                                                                        ;              ;
;          |mult_96t:auto_generated|           ; 8 (8)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult6|mult_96t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult7|                       ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult7                                                                                                        ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult7|mult_76t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult8|                       ; 32 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult8                                                                                                        ;              ;
;          |mult_76t:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult8|mult_76t:auto_generated                                                                                ;              ;
;       |lpm_mult:Mult9|                       ; 24 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult9                                                                                                        ;              ;
;          |mult_p4t:auto_generated|           ; 24 (24)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |fp_GfxChip|drawPolygon:draw0|lpm_mult:Mult9|mult_p4t:auto_generated                                                                                ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+
; ANIM_DATA:rom0|altsyncram:altsyncram_component|altsyncram_0je1:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 360          ; 494          ; --           ; --           ; 177840 ; C:\Users\Zamaster\Academic\Spring 2014\FPGA Files\Project\rom.hex ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 12           ; 76800        ; 12           ; 921600 ; None                                                              ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 12           ; 76800        ; 12           ; 921600 ; None                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 36          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 75          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 9           ;
; Mixed Sign Embedded Multipliers       ; 24          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |fp_GfxChip|ANIM_DATA:rom0                                  ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/ANIM_DATA.vhd      ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |fp_GfxChip|VGA_Controller:vga0|PLL_VGA:pll0                ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/PLL_VGA.vhd        ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0 ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |fp_GfxChip|VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1 ; C:/Users/Zamaster/Academic/Spring 2014/FPGA Files/Project/RAM_VIDEO_PAGE.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |fp_GfxChip|stage                                       ;
+----------------------+-------------+----------------------+-------------+
; Name                 ; stage.stall ; stage.draw_triangles ; stage.clear ;
+----------------------+-------------+----------------------+-------------+
; stage.clear          ; 0           ; 0                    ; 0           ;
; stage.draw_triangles ; 0           ; 1                    ; 1           ;
; stage.stall          ; 1           ; 0                    ; 1           ;
+----------------------+-------------+----------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |fp_GfxChip|drawPolygon:draw0|sn2 ;
+-------+-------+-------+---------------------------+
; Name  ; sn2.n ; sn2.p ; sn2.z                     ;
+-------+-------+-------+---------------------------+
; sn2.z ; 0     ; 0     ; 0                         ;
; sn2.p ; 0     ; 1     ; 1                         ;
; sn2.n ; 1     ; 0     ; 1                         ;
+-------+-------+-------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |fp_GfxChip|drawPolygon:draw0|sn1 ;
+-------+-------+-------+---------------------------+
; Name  ; sn1.n ; sn1.p ; sn1.z                     ;
+-------+-------+-------+---------------------------+
; sn1.z ; 0     ; 0     ; 0                         ;
; sn1.p ; 0     ; 1     ; 1                         ;
; sn1.n ; 1     ; 0     ; 1                         ;
+-------+-------+-------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |fp_GfxChip|drawPolygon:draw0|sn0 ;
+-------+-------+-------+---------------------------+
; Name  ; sn0.n ; sn0.p ; sn0.z                     ;
+-------+-------+-------+---------------------------+
; sn0.z ; 0     ; 0     ; 0                         ;
; sn0.p ; 0     ; 1     ; 1                         ;
; sn0.n ; 1     ; 0     ; 1                         ;
+-------+-------+-------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fp_GfxChip|drawPolygon:draw0|op_state                                                                                                  ;
+--------------------+-------------------+------------------+------------------+--------------------+------------------+------------------+---------------+
; Name               ; op_state.complete ; op_state.draw_lo ; op_state.prep_lo ; op_state.adjust_lo ; op_state.draw_hi ; op_state.prep_hi ; op_state.init ;
+--------------------+-------------------+------------------+------------------+--------------------+------------------+------------------+---------------+
; op_state.init      ; 0                 ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0             ;
; op_state.prep_hi   ; 0                 ; 0                ; 0                ; 0                  ; 0                ; 1                ; 1             ;
; op_state.draw_hi   ; 0                 ; 0                ; 0                ; 0                  ; 1                ; 0                ; 1             ;
; op_state.adjust_lo ; 0                 ; 0                ; 0                ; 1                  ; 0                ; 0                ; 1             ;
; op_state.prep_lo   ; 0                 ; 0                ; 1                ; 0                  ; 0                ; 0                ; 1             ;
; op_state.draw_lo   ; 0                 ; 1                ; 0                ; 0                  ; 0                ; 0                ; 1             ;
; op_state.complete  ; 1                 ; 0                ; 0                ; 0                  ; 0                ; 0                ; 1             ;
+--------------------+-------------------+------------------+------------------+--------------------+------------------+------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; clr_data[1..11]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                          ;
; clr_data[0]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                          ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[3]     ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[3]     ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[2]     ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[2]     ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[1]     ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[1]     ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[0]     ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|address_reg_b[0]     ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[3] ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[3] ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[2] ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[2] ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[1] ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[1] ;
; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[0] ; Merged with VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|out_address_reg_b[0] ;
; drawPolygon:draw0|x0_base2[25]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[25]                                                                                                      ;
; drawPolygon:draw0|x0_base2[24]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[24]                                                                                                      ;
; drawPolygon:draw0|x0_base2[23]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[23]                                                                                                      ;
; drawPolygon:draw0|x0_base2[22]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[22]                                                                                                      ;
; drawPolygon:draw0|x0_base2[21]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[21]                                                                                                      ;
; drawPolygon:draw0|x0_base2[20]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[20]                                                                                                      ;
; drawPolygon:draw0|x0_base2[19]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[19]                                                                                                      ;
; drawPolygon:draw0|x0_base2[18]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[18]                                                                                                      ;
; drawPolygon:draw0|x0_base2[17]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[17]                                                                                                      ;
; drawPolygon:draw0|x0_base2[16]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[16]                                                                                                      ;
; drawPolygon:draw0|x0_base2[15]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[15]                                                                                                      ;
; drawPolygon:draw0|x0_base2[14]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[14]                                                                                                      ;
; drawPolygon:draw0|x0_base2[13]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[13]                                                                                                      ;
; drawPolygon:draw0|x0_base2[12]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[12]                                                                                                      ;
; drawPolygon:draw0|x0_base2[11]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[11]                                                                                                      ;
; drawPolygon:draw0|x0_base2[10]                                                                                                      ; Merged with drawPolygon:draw0|x0_base0[10]                                                                                                      ;
; drawPolygon:draw0|x0_base2[9]                                                                                                       ; Merged with drawPolygon:draw0|x0_base0[9]                                                                                                       ;
; drawPolygon:draw0|x0_base2[8]                                                                                                       ; Merged with drawPolygon:draw0|x0_base0[8]                                                                                                       ;
; drawPolygon:draw0|x0_base2[0]                                                                                                       ; Merged with drawPolygon:draw0|x0_base0[0]                                                                                                       ;
; Total Number of Removed Registers = 39                                                                                              ;                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 916   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 869   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reset_draw                             ; 21      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; |fp_GfxChip|drawPolygon:draw0|xlimit_r[8]  ;                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; |fp_GfxChip|drawPolygon:draw0|draw_addr[2] ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |fp_GfxChip|clear_pxl[11]                  ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |fp_GfxChip|drawPolygon:draw0|xscan_rs[7]  ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |fp_GfxChip|drawPolygon:draw0|yscan[13]    ;                            ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; |fp_GfxChip|drawPolygon:draw0|xldy[12]     ;                            ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; |fp_GfxChip|drawPolygon:draw0|xm_l[0]      ;                            ;
; 13:1               ; 52 bits   ; 416 LEs       ; 156 LEs              ; 260 LEs                ; |fp_GfxChip|x2[2]                          ;                            ;
; 13:1               ; 12 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |fp_GfxChip|poly_col[10]                   ;                            ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; |fp_GfxChip|drawPolygon:draw0|xrdy[7]      ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; |fp_GfxChip|drawPolygon:draw0|xlimit[8]    ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; |fp_GfxChip|drawPolygon:draw0|xscan[8]     ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; |fp_GfxChip|half_complete                  ;                            ;
; 12:1               ; 18 bits   ; 144 LEs       ; 36 LEs               ; 108 LEs                ; |fp_GfxChip|drawPolygon:draw0|xscan_ls[13] ;                            ;
; 14:1               ; 26 bits   ; 234 LEs       ; 52 LEs               ; 182 LEs                ; |fp_GfxChip|drawPolygon:draw0|xm_r[21]     ;                            ;
; 19:1               ; 52 bits   ; 624 LEs       ; 208 LEs              ; 416 LEs                ; |fp_GfxChip|y0[18]                         ;                            ;
; 19:1               ; 52 bits   ; 624 LEs       ; 260 LEs              ; 364 LEs                ; |fp_GfxChip|x1[13]                         ;                            ;
; 16:1               ; 18 bits   ; 180 LEs       ; 36 LEs               ; 144 LEs                ; |fp_GfxChip|drawPolygon:draw0|xscan_rs[25] ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |fp_GfxChip|drawPolygon:draw0|sn2          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |fp_GfxChip|VGA_Controller:vga0|VGA_R[5]   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |fp_GfxChip|drawPolygon:draw0|full_adjust  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |fp_GfxChip|drawPolygon:draw0|sn2          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |fp_GfxChip|drawPolygon:draw0|sn1          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |fp_GfxChip|drawPolygon:draw0|sn0          ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |fp_GfxChip|Selector19                     ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |fp_GfxChip|drawPolygon:draw0|op_state     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ANIM_DATA:rom0|altsyncram:altsyncram_component|altsyncram_0je1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANIM_DATA:rom0|altsyncram:altsyncram_component                             ;
+------------------------------------+-------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                             ; Type           ;
+------------------------------------+-------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                               ; Untyped        ;
; WIDTH_A                            ; 494                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 9                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 360                                                               ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                 ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                              ; Untyped        ;
; INIT_FILE                          ; C:\Users\Zamaster\Academic\Spring 2014\FPGA Files\Project\rom.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0je1                                                   ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------+
; Parameter Name                ; Value                     ; Type                                      ;
+-------------------------------+---------------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                   ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_VGA ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                   ;
; LOCK_HIGH                     ; 1                         ; Untyped                                   ;
; LOCK_LOW                      ; 1                         ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                   ;
; SKIP_VCO                      ; OFF                       ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                   ;
; BANDWIDTH                     ; 0                         ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                   ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                   ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                   ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                   ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                   ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                   ;
; VCO_MIN                       ; 0                         ; Untyped                                   ;
; VCO_MAX                       ; 0                         ; Untyped                                   ;
; VCO_CENTER                    ; 0                         ; Untyped                                   ;
; PFD_MIN                       ; 0                         ; Untyped                                   ;
; PFD_MAX                       ; 0                         ; Untyped                                   ;
; M_INITIAL                     ; 0                         ; Untyped                                   ;
; M                             ; 0                         ; Untyped                                   ;
; N                             ; 1                         ; Untyped                                   ;
; M2                            ; 1                         ; Untyped                                   ;
; N2                            ; 1                         ; Untyped                                   ;
; SS                            ; 1                         ; Untyped                                   ;
; C0_HIGH                       ; 0                         ; Untyped                                   ;
; C1_HIGH                       ; 0                         ; Untyped                                   ;
; C2_HIGH                       ; 0                         ; Untyped                                   ;
; C3_HIGH                       ; 0                         ; Untyped                                   ;
; C4_HIGH                       ; 0                         ; Untyped                                   ;
; C5_HIGH                       ; 0                         ; Untyped                                   ;
; C6_HIGH                       ; 0                         ; Untyped                                   ;
; C7_HIGH                       ; 0                         ; Untyped                                   ;
; C8_HIGH                       ; 0                         ; Untyped                                   ;
; C9_HIGH                       ; 0                         ; Untyped                                   ;
; C0_LOW                        ; 0                         ; Untyped                                   ;
; C1_LOW                        ; 0                         ; Untyped                                   ;
; C2_LOW                        ; 0                         ; Untyped                                   ;
; C3_LOW                        ; 0                         ; Untyped                                   ;
; C4_LOW                        ; 0                         ; Untyped                                   ;
; C5_LOW                        ; 0                         ; Untyped                                   ;
; C6_LOW                        ; 0                         ; Untyped                                   ;
; C7_LOW                        ; 0                         ; Untyped                                   ;
; C8_LOW                        ; 0                         ; Untyped                                   ;
; C9_LOW                        ; 0                         ; Untyped                                   ;
; C0_INITIAL                    ; 0                         ; Untyped                                   ;
; C1_INITIAL                    ; 0                         ; Untyped                                   ;
; C2_INITIAL                    ; 0                         ; Untyped                                   ;
; C3_INITIAL                    ; 0                         ; Untyped                                   ;
; C4_INITIAL                    ; 0                         ; Untyped                                   ;
; C5_INITIAL                    ; 0                         ; Untyped                                   ;
; C6_INITIAL                    ; 0                         ; Untyped                                   ;
; C7_INITIAL                    ; 0                         ; Untyped                                   ;
; C8_INITIAL                    ; 0                         ; Untyped                                   ;
; C9_INITIAL                    ; 0                         ; Untyped                                   ;
; C0_MODE                       ; BYPASS                    ; Untyped                                   ;
; C1_MODE                       ; BYPASS                    ; Untyped                                   ;
; C2_MODE                       ; BYPASS                    ; Untyped                                   ;
; C3_MODE                       ; BYPASS                    ; Untyped                                   ;
; C4_MODE                       ; BYPASS                    ; Untyped                                   ;
; C5_MODE                       ; BYPASS                    ; Untyped                                   ;
; C6_MODE                       ; BYPASS                    ; Untyped                                   ;
; C7_MODE                       ; BYPASS                    ; Untyped                                   ;
; C8_MODE                       ; BYPASS                    ; Untyped                                   ;
; C9_MODE                       ; BYPASS                    ; Untyped                                   ;
; C0_PH                         ; 0                         ; Untyped                                   ;
; C1_PH                         ; 0                         ; Untyped                                   ;
; C2_PH                         ; 0                         ; Untyped                                   ;
; C3_PH                         ; 0                         ; Untyped                                   ;
; C4_PH                         ; 0                         ; Untyped                                   ;
; C5_PH                         ; 0                         ; Untyped                                   ;
; C6_PH                         ; 0                         ; Untyped                                   ;
; C7_PH                         ; 0                         ; Untyped                                   ;
; C8_PH                         ; 0                         ; Untyped                                   ;
; C9_PH                         ; 0                         ; Untyped                                   ;
; L0_HIGH                       ; 1                         ; Untyped                                   ;
; L1_HIGH                       ; 1                         ; Untyped                                   ;
; G0_HIGH                       ; 1                         ; Untyped                                   ;
; G1_HIGH                       ; 1                         ; Untyped                                   ;
; G2_HIGH                       ; 1                         ; Untyped                                   ;
; G3_HIGH                       ; 1                         ; Untyped                                   ;
; E0_HIGH                       ; 1                         ; Untyped                                   ;
; E1_HIGH                       ; 1                         ; Untyped                                   ;
; E2_HIGH                       ; 1                         ; Untyped                                   ;
; E3_HIGH                       ; 1                         ; Untyped                                   ;
; L0_LOW                        ; 1                         ; Untyped                                   ;
; L1_LOW                        ; 1                         ; Untyped                                   ;
; G0_LOW                        ; 1                         ; Untyped                                   ;
; G1_LOW                        ; 1                         ; Untyped                                   ;
; G2_LOW                        ; 1                         ; Untyped                                   ;
; G3_LOW                        ; 1                         ; Untyped                                   ;
; E0_LOW                        ; 1                         ; Untyped                                   ;
; E1_LOW                        ; 1                         ; Untyped                                   ;
; E2_LOW                        ; 1                         ; Untyped                                   ;
; E3_LOW                        ; 1                         ; Untyped                                   ;
; L0_INITIAL                    ; 1                         ; Untyped                                   ;
; L1_INITIAL                    ; 1                         ; Untyped                                   ;
; G0_INITIAL                    ; 1                         ; Untyped                                   ;
; G1_INITIAL                    ; 1                         ; Untyped                                   ;
; G2_INITIAL                    ; 1                         ; Untyped                                   ;
; G3_INITIAL                    ; 1                         ; Untyped                                   ;
; E0_INITIAL                    ; 1                         ; Untyped                                   ;
; E1_INITIAL                    ; 1                         ; Untyped                                   ;
; E2_INITIAL                    ; 1                         ; Untyped                                   ;
; E3_INITIAL                    ; 1                         ; Untyped                                   ;
; L0_MODE                       ; BYPASS                    ; Untyped                                   ;
; L1_MODE                       ; BYPASS                    ; Untyped                                   ;
; G0_MODE                       ; BYPASS                    ; Untyped                                   ;
; G1_MODE                       ; BYPASS                    ; Untyped                                   ;
; G2_MODE                       ; BYPASS                    ; Untyped                                   ;
; G3_MODE                       ; BYPASS                    ; Untyped                                   ;
; E0_MODE                       ; BYPASS                    ; Untyped                                   ;
; E1_MODE                       ; BYPASS                    ; Untyped                                   ;
; E2_MODE                       ; BYPASS                    ; Untyped                                   ;
; E3_MODE                       ; BYPASS                    ; Untyped                                   ;
; L0_PH                         ; 0                         ; Untyped                                   ;
; L1_PH                         ; 0                         ; Untyped                                   ;
; G0_PH                         ; 0                         ; Untyped                                   ;
; G1_PH                         ; 0                         ; Untyped                                   ;
; G2_PH                         ; 0                         ; Untyped                                   ;
; G3_PH                         ; 0                         ; Untyped                                   ;
; E0_PH                         ; 0                         ; Untyped                                   ;
; E1_PH                         ; 0                         ; Untyped                                   ;
; E2_PH                         ; 0                         ; Untyped                                   ;
; E3_PH                         ; 0                         ; Untyped                                   ;
; M_PH                          ; 0                         ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                   ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                   ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                   ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                   ;
; CBXI_PARAMETER                ; PLL_VGA_altpll            ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                   ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                            ;
+-------------------------------+---------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_krj1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_krj1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawPolygon:draw0 ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; ufei_mantissa    ; 18    ; Signed Integer                      ;
; ufei_exponent    ; 8     ; Signed Integer                      ;
; video_width_bits ; 9     ; Signed Integer                      ;
; video_width      ; 320   ; Signed Integer                      ;
; video_size_bits  ; 17    ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult10  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 44           ; Untyped             ;
; LPM_WIDTHR                                     ; 44           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_96t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult11  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult8   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult12  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult6   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 44           ; Untyped             ;
; LPM_WIDTHR                                     ; 44           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_96t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult15  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 44           ; Untyped             ;
; LPM_WIDTHR                                     ; 44           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_96t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult7   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult16  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult9   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 35           ; Untyped             ;
; LPM_WIDTHR                                     ; 35           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult14  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 35           ; Untyped             ;
; LPM_WIDTHR                                     ; 35           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult13  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult5   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 35           ; Untyped             ;
; LPM_WIDTHR                                     ; 35           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawPolygon:draw0|lpm_mult:Mult4   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 52           ; Untyped             ;
; LPM_WIDTHR                                     ; 52           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                               ;
; Entity Instance                           ; ANIM_DATA:rom0|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 494                                                                             ;
;     -- NUMWORDS_A                         ; 360                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 12                                                                              ;
;     -- NUMWORDS_A                         ; 76800                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 12                                                                              ;
;     -- NUMWORDS_B                         ; 76800                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 12                                                                              ;
;     -- NUMWORDS_A                         ; 76800                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 12                                                                              ;
;     -- NUMWORDS_B                         ; 76800                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 15                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 18                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 18                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 18                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 35                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 35                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 35                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; drawPolygon:draw0|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 26                                ;
;     -- LPM_WIDTHB                     ; 26                                ;
;     -- LPM_WIDTHP                     ; 52                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Dec 03 18:19:14 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off polyFill -c polyFill
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file drawpolygon.vhd
    Info (12022): Found design unit 1: drawPolygon-behv
    Info (12023): Found entity 1: drawPolygon
Info (12021): Found 2 design units, including 1 entities, in source file fp_gfxchip.vhd
    Info (12022): Found design unit 1: fp_GfxChip-behv
    Info (12023): Found entity 1: fp_GfxChip
Info (12021): Found 2 design units, including 1 entities, in source file pll_vga.vhd
    Info (12022): Found design unit 1: pll_vga-SYN
    Info (12023): Found entity 1: PLL_VGA
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_Sync-behv
    Info (12023): Found entity 1: VGA_Sync
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-behv
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 2 design units, including 1 entities, in source file ram_video_page.vhd
    Info (12022): Found design unit 1: ram_video_page-SYN
    Info (12023): Found entity 1: RAM_VIDEO_PAGE
Info (12021): Found 2 design units, including 1 entities, in source file anim_data.vhd
    Info (12022): Found design unit 1: anim_data-SYN
    Info (12023): Found entity 1: ANIM_DATA
Info (12127): Elaborating entity "fp_GfxChip" for the top level hierarchy
Info (12128): Elaborating entity "ANIM_DATA" for hierarchy "ANIM_DATA:rom0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANIM_DATA:rom0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ANIM_DATA:rom0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ANIM_DATA:rom0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:\Users\Zamaster\Academic\Spring 2014\FPGA Files\Project\rom.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "360"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "494"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0je1.tdf
    Info (12023): Found entity 1: altsyncram_0je1
Info (12128): Elaborating entity "altsyncram_0je1" for hierarchy "ANIM_DATA:rom0|altsyncram:altsyncram_component|altsyncram_0je1:auto_generated"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:vga0"
Info (12128): Elaborating entity "PLL_VGA" for hierarchy "VGA_Controller:vga0|PLL_VGA:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_VGA"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info (12023): Found entity 1: PLL_VGA_altpll
Info (12128): Elaborating entity "PLL_VGA_altpll" for hierarchy "VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component|PLL_VGA_altpll:auto_generated"
Info (12128): Elaborating entity "VGA_Sync" for hierarchy "VGA_Controller:vga0|VGA_Sync:sync0"
Info (12128): Elaborating entity "RAM_VIDEO_PAGE" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "numwords_b" = "76800"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krj1.tdf
    Info (12023): Found entity 1: altsyncram_krj1
Info (12128): Elaborating entity "altsyncram_krj1" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua
Info (12128): Elaborating entity "decode_5ua" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|decode_5ua:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a
Info (12128): Elaborating entity "decode_u9a" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|decode_u9a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0qb.tdf
    Info (12023): Found entity 1: mux_0qb
Info (12128): Elaborating entity "mux_0qb" for hierarchy "VGA_Controller:vga0|RAM_VIDEO_PAGE:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_krj1:auto_generated|mux_0qb:mux3"
Info (12128): Elaborating entity "drawPolygon" for hierarchy "drawPolygon:draw0"
Warning (10540): VHDL Signal Declaration warning at drawPolygon.vhd(43): used explicit default value for signal "ufei_OneHalf" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at drawPolygon.vhd(44): used explicit default value for signal "ufei_One" because signal was never assigned a value
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 15 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult10"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult11"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult12"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult15"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult16"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult14"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult13"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "drawPolygon:draw0|Mult4"
Info (12130): Elaborated megafunction instantiation "drawPolygon:draw0|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "drawPolygon:draw0|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "52"
    Info (12134): Parameter "LPM_WIDTHR" = "52"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t
Info (12130): Elaborated megafunction instantiation "drawPolygon:draw0|lpm_mult:Mult10"
Info (12133): Instantiated megafunction "drawPolygon:draw0|lpm_mult:Mult10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "44"
    Info (12134): Parameter "LPM_WIDTHR" = "44"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_96t.tdf
    Info (12023): Found entity 1: mult_96t
Info (12130): Elaborated megafunction instantiation "drawPolygon:draw0|lpm_mult:Mult9"
Info (12133): Instantiated megafunction "drawPolygon:draw0|lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf
    Info (12023): Found entity 1: mult_p4t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult4|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult4|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult13|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult13|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult16|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult16|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult7|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult7|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult12|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult12|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult8|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult8|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult11|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult11|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult0|mult_76t:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "drawPolygon:draw0|lpm_mult:Mult3|mult_76t:auto_generated|mac_out8"
Info (13014): Ignored 1107 buffer(s)
    Info (13019): Ignored 1107 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "VGA_Controller:vga0|PLL_VGA:pll0|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1"
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mode"
Info (21057): Implemented 4518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 3676 logic cells
    Info (21064): Implemented 734 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 75 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 539 megabytes
    Info: Processing ended: Wed Dec 03 18:19:32 2014
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


