
# PicoRV32 RISC-V Processor Verification

## Project Overview
Complete verification of PicoRV32 RISC-V processor arithmetic and logical instruction set using Vivado simulation.

## Key Achievements
✅ All arithmetic tests passed successfully
✅ Comprehensive test infrastructure created
✅ Automated reporting system
✅ Memory operations verified

## Test Coverage
- Arithmetic Operations (ADD, SUB, MUL, DIV)
- Logical Operations (AND, OR, XOR)
- Shift Operations (SLL, SRA, SRL)
- Memory Operations (Load/Store)
- Control Flow (Branches, Loops)

## Files Structure
- `index.html` - Main HTML report
- `README.md` - This file
- `simulation_logs/` - Complete simulation output
- `test_bench/` - Testbench source files
- `scripts/` - Automation scripts
- `report.html` - Links to all the Materials

## How to View Results
1. Open `report.html` in any web browser
2. View the comprehensive test report
3. Check detailed results for each test category

## Test Results Summary
- Success Code: 0x12345678 written to memory
- Instructions Executed: 616
- Errors Detected: 0
- Simulation Time: 25.1 µs
