{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:45:27 2015 " "Info: Processing started: Fri Nov 13 16:45:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CONTADOR_30SEG:TIMER\|clk1s " "Info: Detected ripple clock \"CONTADOR_30SEG:TIMER\|clk1s\" as buffer" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CONTADORES_RELATED.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTADOR_30SEG:TIMER\|clk1s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk " "Info: Detected ripple clock \"DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk\" as buffer" {  } { { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\] register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C 43.21 MHz 23.144 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 43.21 MHz between source register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\]\" and destination register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C\" (period= 23.144 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.435 ns + Longest register register " "Info: + Longest register to register delay is 22.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\] 1 REG LC_X14_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y8_N1; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.747 ns) 3.343 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12 2 COMB LC_X12_Y10_N7 2 " "Info: 2: + IC(2.596 ns) + CELL(0.747 ns) = 3.343 ns; Loc. = LC_X12_Y10_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.466 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22 3 COMB LC_X12_Y10_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.466 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.865 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27 4 COMB LC_X12_Y10_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.865 ns; Loc. = LC_X12_Y10_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.111 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~47 5 COMB LC_X13_Y10_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 4.111 ns; Loc. = LC_X13_Y10_N4; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.460 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~72 6 COMB LC_X13_Y10_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 4.460 ns; Loc. = LC_X13_Y10_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~72'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.706 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~97 7 COMB LC_X14_Y10_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 4.706 ns; Loc. = LC_X14_Y10_N4; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~97'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.681 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~115 8 COMB LC_X14_Y10_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 5.681 ns; Loc. = LC_X14_Y10_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~115'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.914 ns) 9.158 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~4 9 COMB LC_X13_Y9_N6 2 " "Info: 9: + IC(2.563 ns) + CELL(0.914 ns) = 9.158 ns; Loc. = LC_X13_Y9_N6; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 10.429 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~5 10 COMB LC_X13_Y9_N3 1 " "Info: 10: + IC(0.760 ns) + CELL(0.511 ns) = 10.429 ns; Loc. = LC_X13_Y9_N3; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle3~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 11.348 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan12~0 11 COMB LC_X13_Y9_N1 8 " "Info: 11: + IC(0.719 ns) + CELL(0.200 ns) = 11.348 ns; Loc. = LC_X13_Y9_N1; Fanout = 8; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan12~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.559 ns) + CELL(0.511 ns) 17.418 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan6~6 12 COMB LC_X15_Y9_N0 1 " "Info: 12: + IC(5.559 ns) + CELL(0.511 ns) = 17.418 ns; Loc. = LC_X15_Y9_N0; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan6~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 18.702 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~4 13 COMB LC_X15_Y9_N5 4 " "Info: 13: + IC(0.773 ns) + CELL(0.511 ns) = 18.702 ns; Loc. = LC_X15_Y9_N5; Fanout = 4; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|B~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.740 ns) 21.539 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C~6 14 COMB LC_X15_Y7_N3 1 " "Info: 14: + IC(2.097 ns) + CELL(0.740 ns) = 21.539 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 22.435 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C 15 REG LC_X15_Y7_N4 2 " "Info: 15: + IC(0.305 ns) + CELL(0.591 ns) = 22.435 ns; Loc. = LC_X15_Y7_N4; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.063 ns ( 31.48 % ) " "Info: Total cell delay = 7.063 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.372 ns ( 68.52 % ) " "Info: Total interconnect delay = 15.372 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.435 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.435 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C {} } { 0.000ns 2.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.563ns 0.760ns 0.719ns 5.559ns 0.773ns 2.097ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.975ns 0.914ns 0.511ns 0.200ns 0.511ns 0.511ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C 2 REG LC_X15_Y7_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y7_N4; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|C'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\] 2 REG LC_X14_Y8_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y8_N1; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.435 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.435 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~47 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~72 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~115 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle3~5 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan12~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C~6 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C {} } { 0.000ns 2.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.563ns 0.760ns 0.719ns 5.559ns 0.773ns 2.097ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.975ns 0.914ns 0.511ns 0.200ns 0.511ns 0.511ns 0.740ns 0.591ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk66 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk66\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg CONTADOR_30SEG:TIMER\|a2\[0\] clk66 4.323 ns " "Info: Found hold time violation between source  pin or register \"MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg\" and destination pin or register \"CONTADOR_30SEG:TIMER\|a2\[0\]\" for clock \"clk66\" (Hold time is 4.323 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.452 ns + Largest " "Info: + Largest clock skew is 6.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 10.271 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CONTADOR_30SEG:TIMER\|clk1s 2 REG LC_X6_Y8_N5 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y8_N5; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER\|clk1s'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CONTADORES_RELATED.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.158 ns) + CELL(0.918 ns) 10.271 ns CONTADOR_30SEG:TIMER\|a2\[0\] 3 REG LC_X9_Y6_N4 11 " "Info: 3: + IC(5.158 ns) + CELL(0.918 ns) = 10.271 ns; Loc. = LC_X9_Y6_N4; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.86 % ) " "Info: Total cell delay = 3.375 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.896 ns ( 67.14 % ) " "Info: Total interconnect delay = 6.896 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.158ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 2 REG LC_X9_Y6_N1 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N1; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.158ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MONITORADOR.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.974 ns - Shortest register register " "Info: - Shortest register to register delay is 1.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 1 REG LC_X9_Y6_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N1; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(1.061 ns) 1.974 ns CONTADOR_30SEG:TIMER\|a2\[0\] 2 REG LC_X9_Y6_N4 11 " "Info: 2: + IC(0.913 ns) + CELL(1.061 ns) = 1.974 ns; Loc. = LC_X9_Y6_N4; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 53.75 % ) " "Info: Total cell delay = 1.061 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 46.25 % ) " "Info: Total interconnect delay = 0.913 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.974 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.913ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.000ns 1.738ns 5.158ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.974 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[0] {} } { 0.000ns 0.913ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\] botao5 clk66 1.917 ns register " "Info: tsu for register \"FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\]\" (data pin = \"botao5\", clock pin = \"clk66\") is 1.917 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.403 ns + Longest pin register " "Info: + Longest pin to register delay is 5.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns botao5 1 PIN PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'botao5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao5 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.680 ns) + CELL(0.591 ns) 5.403 ns FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\] 2 REG LC_X1_Y10_N2 3 " "Info: 2: + IC(3.680 ns) + CELL(0.591 ns) = 5.403 ns; Loc. = LC_X1_Y10_N2; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { botao5 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 31.89 % ) " "Info: Total cell delay = 1.723 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.680 ns ( 68.11 % ) " "Info: Total interconnect delay = 3.680 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { botao5 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.403 ns" { botao5 {} botao5~combout {} FILTRO_BOTAO:FILTRO_B5|shift_reg[7] {} } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\] 2 REG LC_X1_Y10_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y10_N2; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B5\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B5|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { botao5 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.403 ns" { botao5 {} botao5~combout {} FILTRO_BOTAO:FILTRO_B5|shift_reg[7] {} } { 0.000ns 0.000ns 3.680ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B5|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B5|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 ADC_CNTRL_DATA ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 14.313 ns register " "Info: tco from clock \"clk66\" to destination pin \"ADC_CNTRL_DATA\" through register \"ADC_INTERFACE:ADC\|ADC_CNTRL_DATA\" is 14.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 9.653 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 9.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk 2 REG LC_X10_Y6_N6 34 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 34; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.540 ns) + CELL(0.918 ns) 9.653 ns ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 3 REG LC_X4_Y4_N4 5 " "Info: 3: + IC(4.540 ns) + CELL(0.918 ns) = 9.653 ns; Loc. = LC_X4_Y4_N4; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.96 % ) " "Info: Total cell delay = 3.375 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.278 ns ( 65.04 % ) " "Info: Total interconnect delay = 6.278 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 4.540ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.284 ns + Longest register pin " "Info: + Longest register to pin delay is 4.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_INTERFACE:ADC\|ADC_CNTRL_DATA 1 REG LC_X4_Y4_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 5; REG Node = 'ADC_INTERFACE:ADC\|ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(2.322 ns) 4.284 ns ADC_CNTRL_DATA 2 PIN PIN_M3 0 " "Info: 2: + IC(1.962 ns) + CELL(2.322 ns) = 4.284 ns; Loc. = PIN_M3; Fanout = 0; PIN Node = 'ADC_CNTRL_DATA'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 54.20 % ) " "Info: Total cell delay = 2.322 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.962 ns ( 45.80 % ) " "Info: Total interconnect delay = 1.962 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 1.962ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} } { 0.000ns 0.000ns 1.738ns 4.540ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA ADC_CNTRL_DATA } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { ADC_INTERFACE:ADC|ADC_CNTRL_DATA {} ADC_CNTRL_DATA {} } { 0.000ns 1.962ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] ADC_SSTRB clk66 4.413 ns register " "Info: th for register \"ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk66\") is 4.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 9.653 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 9.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 429 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 429; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk 2 REG LC_X10_Y6_N6 34 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N6; Fanout = 34; REG Node = 'DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.540 ns) + CELL(0.918 ns) 9.653 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 3 REG LC_X5_Y6_N3 1 " "Info: 3: + IC(4.540 ns) + CELL(0.918 ns) = 9.653 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.96 % ) " "Info: Total cell delay = 3.375 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.278 ns ( 65.04 % ) " "Info: Total interconnect delay = 6.278 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 4.540ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.461 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_N7; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/CIRCUITO_FINAL.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.049 ns) + CELL(0.280 ns) 5.461 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 2 REG LC_X5_Y6_N3 1 " "Info: 2: + IC(4.049 ns) + CELL(0.280 ns) = 5.461 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.86 % ) " "Info: Total cell delay = 1.412 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.049 ns ( 74.14 % ) " "Info: Total interconnect delay = 4.049 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.049ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { clk66 DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { clk66 {} clk66~combout {} DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 4.540ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.049ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno-Isl/Desktop/Alarme 2.5/TOP_ENTITY.tan.smsg " "Info: Generated suppressed messages file C:/Users/Aluno-Isl/Desktop/Alarme 2.5/TOP_ENTITY.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:45:29 2015 " "Info: Processing ended: Fri Nov 13 16:45:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
