head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.12
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.10
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.8
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.6
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.4
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.3.0.2
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.2.0.8
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.6
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.4
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.2
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.1.2.1
	binutils-csl-sourcerygxx-4_1-32:1.1.2.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1.2.1
	binutils-csl-coldfire-4_1-30:1.1.2.1
	binutils-csl-sourcerygxx-4_1-30:1.1.2.1
	binutils-csl-coldfire-4_1-28:1.1.2.1
	binutils-csl-sourcerygxx-4_1-29:1.1.2.1
	binutils-csl-sourcerygxx-4_1-28:1.1.2.1
	binutils-csl-arm-2006q3-27:1.1.2.1
	binutils-csl-sourcerygxx-4_1-27:1.1.2.1
	binutils-csl-arm-2006q3-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-25:1.1.2.1
	binutils-csl-sourcerygxx-4_1-24:1.1.2.1
	binutils-csl-sourcerygxx-4_1-23:1.1.2.1
	binutils-csl-sourcerygxx-4_1-21:1.1.2.1
	binutils-csl-arm-2006q3-21:1.1.2.1
	binutils-csl-sourcerygxx-4_1-22:1.1.2.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1.2.1
	binutils_latest_snapshot:1.3
	binutils-csl-2_17-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.3
date	2009.07.07.16.15.32;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2006.09.26.12.04.45;	author jsm28;	state Exp;
branches;
next	1.1;

1.1
date	2006.09.19.18.44.37;	author jsm28;	state dead;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2006.09.19.18.44.37;	author jsm28;	state Exp;
branches;
next	;


desc
@@


1.3
log
@gas/
    * config/tc-arm.c (insns): Fix encoding for torvsc.

gas/testsuite/
    * gas/arm/iwmmxt2.d: Fix insn pattern for torvsc,
    add patterns for waddsubhx.
    * gas/arm/iwmmxt2.s: Add tests for waddsubhx.

opcodes/
    * arm-dis.c (coprocessor_opcodes): Fix mask for waddbhus.
@
text
@	.text
	.global iwmmxt2
iwmmxt2:

	waddhc		wr4, wr5, wr6
	waddwc		wr7, wr8, wr9

	wmadduxgt	wr4, wr5, wr6
	wmadduneq	wr7, wr8, wr9
	wmaddsxne	wr4, wr5, wr6
	wmaddsnge	wr7, wr8, wr9

	wmulumr		wr1, wr2, wr3
	wmulsmr		wr1, wr2, wr3

	torvscbgt	r15
	torvschne	r15
	torvscweq	r15

	wabsb		wr1, wr2
	wabsh		wr3, wr4
	wabsw		wr5, wr6
	wabsbgt		wr1, wr2

	wabsdiffb	wr1, wr2, wr3
	wabsdiffh	wr4, wr5, wr6
	wabsdiffw	wr7, wr8, wr9
	wabsdiffbgt	wr1, wr2, wr3

	waddbhusm	wr1, wr2, wr3
	waddbhusl	wr4, wr5, wr6
	waddbhusmgt	wr1, wr2, wr3
	waddbhuslgt	wr4, wr5, wr6

	waddsubhx	wr1, wr2, wr3
	waddsubhxlt	wr4, wr5, wr6
	waddsubhxeq	wr1, wr2, wr3
	waddsubhxgt	wr4, wr5, wr6

	wavg4		wr1, wr2, wr3
	wavg4gt		wr4, wr5, wr6
	wavg4r		wr1, wr2, wr3
	wavg4rgt	wr4, wr5, wr6

	wldrd		wr1, [r1], -r2
	wldrd		wr2, [r1], -r2,lsl #3
	wldrd		wr3, [r1], +r2
	wldrd		wr4, [r1], +r2,lsl #4
	wldrd		wr5, [r1, -r2]
	wldrd		wr6, [r1, -r2,lsl #3]
	wldrd		wr7, [r1, +r2]
	wldrd		wr8, [r1, +r2,lsl #4]
	wldrd		wr9, [r1, -r2]!
	wldrd		wr10, [r1, -r2,lsl #3]!
	wldrd		wr11, [r1, +r2]!
	wldrd		wr12, [r1, +r2,lsl #4]!

	wmerge		wr1, wr2, wr3, #4
	wmergegt	wr1, wr2, wr3, #4

	wmiatteq	wr1, wr2, wr3
	wmiatbgt	wr1, wr2, wr3
	wmiabtne	wr1, wr2, wr3
	wmiabbgt	wr1, wr2, wr3
	wmiattneq	wr1, wr2, wr3
	wmiatbnne	wr1, wr2, wr3
	wmiabtngt	wr1, wr2, wr3
	wmiabbneq	wr1, wr2, wr3

	wmiawtteq	wr1, wr2, wr3
	wmiawtbgt	wr1, wr2, wr3
	wmiawbtne	wr1, wr2, wr3
	wmiawbbgt	wr1, wr2, wr3
	wmiawttnne	wr1, wr2, wr3
	wmiawtbngt	wr1, wr2, wr3
	wmiawbtneq	wr1, wr2, wr3
	wmiawbbnne	wr1, wr2, wr3

	wmulwumeq	wr1, wr2, wr3
	wmulwumrgt	wr1, wr2, wr3
	wmulwsmne	wr1, wr2, wr3
	wmulwsmreq	wr1, wr2, wr3
	wmulwlgt	wr1, wr2, wr3
	wmulwlge	wr1, wr2, wr3

	wqmiattne	wr1, wr2, wr3
	wqmiattneq	wr1, wr2, wr3
	wqmiatbgt	wr1, wr2, wr3
	wqmiatbnge	wr1, wr2, wr3
	wqmiabtne	wr1, wr2, wr3
	wqmiabtneq	wr1, wr2, wr3
	wqmiabbgt	wr1, wr2, wr3
	wqmiabbnne	wr1, wr2, wr3

	wqmulmgt	wr1, wr2, wr3
	wqmulmreq	wr1, wr2, wr3

	wqmulwmgt	wr1, wr2, wr3
	wqmulwmreq	wr1, wr2, wr3

	wstrd		wr1, [r1], -r2
	wstrd		wr2, [r1], -r2,lsl #3
	wstrd		wr3, [r1], +r2
	wstrd		wr4, [r1], +r2,lsl #4
	wstrd		wr5, [r1, -r2]
	wstrd		wr6, [r1, -r2,lsl #3]
	wstrd		wr7, [r1, +r2]
	wstrd		wr8, [r1, +r2,lsl #4]
	wstrd		wr9, [r1, -r2]!
	wstrd		wr10, [r1, -r2,lsl #3]!
	wstrd		wr11, [r1, +r2]!
	wstrd		wr12, [r1, +r2,lsl #4]!

	wsubaddhxgt	wr1, wr2, wr3

	wrorh		wr1, wr2, #0
	wrorw		wr1, wr2, #0
	wrord		wr1, wr2, #0
	wrorh		wr1, wr2, #21
	wrorw		wr1, wr2, #13
	wrord		wr1, wr2, #14

	wsllh		wr1, wr2, #0
	wsllw		wr1, wr2, #0
	wslld		wr1, wr2, #0
	wsllh		wr2, wr9, #11
	wsllw		wr3, wr5, #13
	wslld		wr3, wr8, #15

	wsrah		wr1, wr2, #0
	wsraw		wr1, wr2, #0
	wsrad		wr1, wr2, #0
	wsrah		wr2, wr9, #12
	wsraw		wr3, wr5, #14
	wsrad		wr3, wr8, #16

	wsrlh		wr1, wr2, #0
	wsrlw		wr1, wr2, #0
	wsrld		wr1, wr2, #0
	wsrlh		wr2, wr9, #12
	wsrlw		wr3, wr5, #14
	wsrld		wr3, wr8, #16
@


1.2
log
@bfd/
2006-09-26  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	* archures.c: Add definition for bfd_mach_arm_iWMMXt2.
	* cpu-arm.c (processors): Add bfd_mach_arm_iWMMXt2.
	(arch_info_struct, bfd_arm_update_notes): Likewise.
	(architectures): Likewise.
	(bfd_arm_merge_machines): Check for iWMMXt2.
	* bfd-in2.h: Rebuild.

gas/
2006-09-26  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	* config/tc-arm.c (arm_cext_iwmmxt2): New.
	(enum operand_parse_code): New code OP_RIWR_I32z.
	(parse_operands): Handle OP_RIWR_I32z.
	(do_iwmmxt_wmerge): New function.
	(do_iwmmxt_wldstd): Handle iwmmxt2 case where second operand is
	a register.
	(do_iwmmxt_wrwrwr_or_imm5): New function.
	(insns): Mark instructions as RIWR_I32z as appropriate.
	Also add torvsc<b,h,w>, wabs<b,h,w>, wabsdiff<b,h,w>,
	waddbhus<l,m>, waddhc, waddwc, waddsubhx, wavg4{r}, wmaddu{x,n},
	wmadds{x,n}, wmerge, wmiaxy{n}, wmiawxy{n}, wmul<sm,um>{r},
	wmulw<um,sm,l>{r}, wqmiaxy{n}, wqmulm{r}, wqmulwm{r}, wsubaddhx.
	(md_begin): Handle IWMMXT2.
	(arm_cpus): Add iwmmxt2.
	(arm_extensions): Likewise.
	(arm_archs): Likewise.

gas/testsuite/
2006-09-26  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	* gas/arm/iwmmxt2.s: New file.
	* gas/arm/iwmmxt2.d: New file.

include/opcode/
2006-09-26  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	* arm.h (ARM_CEXT_IWMMXT2, ARM_ARCH_IWMMXT2): Define.

opcodes/
2006-09-26  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	* arm-dis.c (coprocessor_opcodes): The X-qualifier to WMADD may
	only be used with the default multiply-add operation, so if N is
	set, don't bother printing X.  Add new iwmmxt instructions.
	(IWMMXT_INSN_COUNT): Update.
	(iwmmxt_wwssnames): Qualify "wwss" names at index 2, 6, 10 and 14
	with a 'c' suffix.
	(print_insn_coprocessor): Check for iWMMXt2.  Handle format
	specifiers 'r', 'i'.
@
text
@d35 5
@


1.1
log
@file iwmmxt2.s was initially added on branch binutils-csl-2_17-branch.
@
text
@d1 137
@


1.1.2.1
log
@2006-09-19  Mark Shinwell  <shinwell@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Ian Lance Taylor  <ian@@wasabisystems.com>
            Ben Elliston  <bje@@wasabisystems.com>

	bfd/
	* archures.c: Add definition for bfd_mach_arm_iWMMXt2.
	* cpu-arm.c (processors): Add bfd_mach_arm_iWMMXt2.
	(arch_info_struct, bfd_arm_update_notes): Likewise.
	(architectures): Likewise.
	(bfd_arm_merge_machines): Check for iWMMXt2.
	* bfd-in2.h: Rebuild.

	gas/
	* config/tc-arm.c (enum operand_parse_code): New code OP_RIWR_I32z.
	(parse_operands): Handle OP_RIWR_I32z.
	(do_iwmmxt_wmerge): New function.
	(do_iwmmxt_wldstd): Handle iwmmxt2 case where second operand is
	a register.
	(do_iwmmxt_wrwrwr_or_imm5): New function.
	(insns): Mark instructions as RIWR_I32z as appropriate.
	Also add torvsc<b,h,w>, wabs<b,h,w>, wabsdiff<b,h,w>,
	waddbhus<l,m>, waddhc, waddwc, waddsubhx, wavg4{r}, wmaddu{x,n},
	wmadds{x,n}, wmerge, wmiaxy{n}, wmiawxy{n}, wmul<sm,um>{r},
	wmulw<um,sm,l>{r}, wqmiaxy{n}, wqmulm{r}, wqmulwm{r}, wsubaddhx.
	(md_begin): Handle IWMMXT2.
	(arm_cpus): Add iwmmxt2.
	(arm_extensions): Likewise.
	(arm_archs): Likewise.

	gas/testsuite/
	* gas/arm/iwmmxt2.s: New file.
	* gas/arm/iwmmxt2.d: New file.

	opcodes/
	* arm-dis.c (coprocessor_opcodes): The X-qualifier to WMADD may
	only be used with the default multiply-add operation, so if N is
	set, don't bother printing X.  Add new iwmmxt instructions.
	(IWMMXT_INSN_COUNT): Update.
	(iwmmxt_wwssnames): Qualify "wwss" names at index 2, 6, 10 and 14
	with a 'c' suffix.
	(print_insn_coprocessor): Check for iWMMXt2.  Handle format
	specifiers 'r', 'i'.
@
text
@a0 137
	.text
	.global iwmmxt2
iwmmxt2:

	waddhc		wr4, wr5, wr6
	waddwc		wr7, wr8, wr9

	wmadduxgt	wr4, wr5, wr6
	wmadduneq	wr7, wr8, wr9
	wmaddsxne	wr4, wr5, wr6
	wmaddsnge	wr7, wr8, wr9

	wmulumr		wr1, wr2, wr3
	wmulsmr		wr1, wr2, wr3

	torvscbgt	r15
	torvschne	r15
	torvscweq	r15

	wabsb		wr1, wr2
	wabsh		wr3, wr4
	wabsw		wr5, wr6
	wabsbgt		wr1, wr2

	wabsdiffb	wr1, wr2, wr3
	wabsdiffh	wr4, wr5, wr6
	wabsdiffw	wr7, wr8, wr9
	wabsdiffbgt	wr1, wr2, wr3

	waddbhusm	wr1, wr2, wr3
	waddbhusl	wr4, wr5, wr6
	waddbhusmgt	wr1, wr2, wr3
	waddbhuslgt	wr4, wr5, wr6

	wavg4		wr1, wr2, wr3
	wavg4gt		wr4, wr5, wr6
	wavg4r		wr1, wr2, wr3
	wavg4rgt	wr4, wr5, wr6

	wldrd		wr1, [r1], -r2
	wldrd		wr2, [r1], -r2,lsl #3
	wldrd		wr3, [r1], +r2
	wldrd		wr4, [r1], +r2,lsl #4
	wldrd		wr5, [r1, -r2]
	wldrd		wr6, [r1, -r2,lsl #3]
	wldrd		wr7, [r1, +r2]
	wldrd		wr8, [r1, +r2,lsl #4]
	wldrd		wr9, [r1, -r2]!
	wldrd		wr10, [r1, -r2,lsl #3]!
	wldrd		wr11, [r1, +r2]!
	wldrd		wr12, [r1, +r2,lsl #4]!

	wmerge		wr1, wr2, wr3, #4
	wmergegt	wr1, wr2, wr3, #4

	wmiatteq	wr1, wr2, wr3
	wmiatbgt	wr1, wr2, wr3
	wmiabtne	wr1, wr2, wr3
	wmiabbgt	wr1, wr2, wr3
	wmiattneq	wr1, wr2, wr3
	wmiatbnne	wr1, wr2, wr3
	wmiabtngt	wr1, wr2, wr3
	wmiabbneq	wr1, wr2, wr3

	wmiawtteq	wr1, wr2, wr3
	wmiawtbgt	wr1, wr2, wr3
	wmiawbtne	wr1, wr2, wr3
	wmiawbbgt	wr1, wr2, wr3
	wmiawttnne	wr1, wr2, wr3
	wmiawtbngt	wr1, wr2, wr3
	wmiawbtneq	wr1, wr2, wr3
	wmiawbbnne	wr1, wr2, wr3

	wmulwumeq	wr1, wr2, wr3
	wmulwumrgt	wr1, wr2, wr3
	wmulwsmne	wr1, wr2, wr3
	wmulwsmreq	wr1, wr2, wr3
	wmulwlgt	wr1, wr2, wr3
	wmulwlge	wr1, wr2, wr3

	wqmiattne	wr1, wr2, wr3
	wqmiattneq	wr1, wr2, wr3
	wqmiatbgt	wr1, wr2, wr3
	wqmiatbnge	wr1, wr2, wr3
	wqmiabtne	wr1, wr2, wr3
	wqmiabtneq	wr1, wr2, wr3
	wqmiabbgt	wr1, wr2, wr3
	wqmiabbnne	wr1, wr2, wr3

	wqmulmgt	wr1, wr2, wr3
	wqmulmreq	wr1, wr2, wr3

	wqmulwmgt	wr1, wr2, wr3
	wqmulwmreq	wr1, wr2, wr3

	wstrd		wr1, [r1], -r2
	wstrd		wr2, [r1], -r2,lsl #3
	wstrd		wr3, [r1], +r2
	wstrd		wr4, [r1], +r2,lsl #4
	wstrd		wr5, [r1, -r2]
	wstrd		wr6, [r1, -r2,lsl #3]
	wstrd		wr7, [r1, +r2]
	wstrd		wr8, [r1, +r2,lsl #4]
	wstrd		wr9, [r1, -r2]!
	wstrd		wr10, [r1, -r2,lsl #3]!
	wstrd		wr11, [r1, +r2]!
	wstrd		wr12, [r1, +r2,lsl #4]!

	wsubaddhxgt	wr1, wr2, wr3

	wrorh		wr1, wr2, #0
	wrorw		wr1, wr2, #0
	wrord		wr1, wr2, #0
	wrorh		wr1, wr2, #21
	wrorw		wr1, wr2, #13
	wrord		wr1, wr2, #14

	wsllh		wr1, wr2, #0
	wsllw		wr1, wr2, #0
	wslld		wr1, wr2, #0
	wsllh		wr2, wr9, #11
	wsllw		wr3, wr5, #13
	wslld		wr3, wr8, #15

	wsrah		wr1, wr2, #0
	wsraw		wr1, wr2, #0
	wsrad		wr1, wr2, #0
	wsrah		wr2, wr9, #12
	wsraw		wr3, wr5, #14
	wsrad		wr3, wr8, #16

	wsrlh		wr1, wr2, #0
	wsrlw		wr1, wr2, #0
	wsrld		wr1, wr2, #0
	wsrlh		wr2, wr9, #12
	wsrlw		wr3, wr5, #14
	wsrld		wr3, wr8, #16
@

