Classic Timing Analyzer report for microprogram_calculate
Sat Mar 30 17:18:05 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                    ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.243 ns                        ; S2                                                      ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst ; --         ; CPR2     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 23.984 ns                        ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ; up8                                                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 23.899 ns                        ; S2                                                      ; up8                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.514 ns                         ; u7                                                      ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 115.02 MHz ( period = 8.694 ns ) ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                         ;                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR0            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                        ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 115.02 MHz ( period = 8.694 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 8.157 ns                ;
; N/A   ; 117.29 MHz ( period = 8.526 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.989 ns                ;
; N/A   ; 119.63 MHz ( period = 8.359 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.822 ns                ;
; N/A   ; 121.62 MHz ( period = 8.222 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.685 ns                ;
; N/A   ; 124.77 MHz ( period = 8.015 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.723 ns                ;
; N/A   ; 127.08 MHz ( period = 7.869 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.577 ns                ;
; N/A   ; 127.89 MHz ( period = 7.819 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.527 ns                ;
; N/A   ; 130.14 MHz ( period = 7.684 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.147 ns                ;
; N/A   ; 132.36 MHz ( period = 7.555 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.263 ns                ;
; N/A   ; 132.87 MHz ( period = 7.526 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.234 ns                ;
; N/A   ; 133.05 MHz ( period = 7.516 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 6.979 ns                ;
; N/A   ; 133.14 MHz ( period = 7.511 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 7.219 ns                ;
; N/A   ; 133.49 MHz ( period = 7.491 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.903 ns                ;
; N/A   ; 134.50 MHz ( period = 7.435 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 6.847 ns                ;
; N/A   ; 134.57 MHz ( period = 7.431 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 6.843 ns                ;
; N/A   ; 136.56 MHz ( period = 7.323 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.735 ns                ;
; N/A   ; 139.74 MHz ( period = 7.156 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.568 ns                ;
; N/A   ; 140.85 MHz ( period = 7.100 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 6.512 ns                ;
; N/A   ; 140.92 MHz ( period = 7.096 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 6.508 ns                ;
; N/A   ; 142.47 MHz ( period = 7.019 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.431 ns                ;
; N/A   ; 143.62 MHz ( period = 6.963 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 6.375 ns                ;
; N/A   ; 143.70 MHz ( period = 6.959 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 6.371 ns                ;
; N/A   ; 146.80 MHz ( period = 6.812 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.469 ns                ;
; N/A   ; 148.02 MHz ( period = 6.756 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 6.413 ns                ;
; N/A   ; 148.10 MHz ( period = 6.752 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 150.02 MHz ( period = 6.666 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.323 ns                ;
; N/A   ; 151.15 MHz ( period = 6.616 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 151.22 MHz ( period = 6.613 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 6.025 ns                ;
; N/A   ; 151.29 MHz ( period = 6.610 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 151.38 MHz ( period = 6.606 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 6.263 ns                ;
; N/A   ; 152.00 MHz ( period = 6.579 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 6.042 ns                ;
; N/A   ; 154.30 MHz ( period = 6.481 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 5.893 ns                ;
; N/A   ; 155.64 MHz ( period = 6.425 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 5.837 ns                ;
; N/A   ; 155.74 MHz ( period = 6.421 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 5.833 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 6.128 ns                ;
; N/A   ; 155.88 MHz ( period = 6.415 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 6.074 ns                ;
; N/A   ; 157.43 MHz ( period = 6.352 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 6.009 ns                ;
; N/A   ; 158.15 MHz ( period = 6.323 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 5.980 ns                ;
; N/A   ; 158.40 MHz ( period = 6.313 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 5.725 ns                ;
; N/A   ; 158.53 MHz ( period = 6.308 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 5.965 ns                ;
; N/A   ; 158.83 MHz ( period = 6.296 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 5.953 ns                ;
; N/A   ; 158.93 MHz ( period = 6.292 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 5.949 ns                ;
; N/A   ; 159.95 MHz ( period = 6.252 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 5.909 ns                ;
; N/A   ; 160.05 MHz ( period = 6.248 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 5.905 ns                ;
; N/A   ; 164.61 MHz ( period = 6.075 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 5.487 ns                ;
; N/A   ; 165.21 MHz ( period = 6.053 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 5.465 ns                ;
; N/A   ; 166.17 MHz ( period = 6.018 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2   ; CLK        ; CLK      ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 168.18 MHz ( period = 5.946 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 5.603 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 5.559 ns                ;
; N/A   ; 181.32 MHz ( period = 5.515 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 4.927 ns                ;
; N/A   ; 185.67 MHz ( period = 5.386 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 5.043 ns                ;
; N/A   ; 185.84 MHz ( period = 5.381 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 4.793 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 186.88 MHz ( period = 5.351 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2   ; CLK        ; CLK      ; None                        ; None                      ; 5.008 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 4.999 ns                ;
; N/A   ; 203.75 MHz ( period = 4.908 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2   ; CLK        ; CLK      ; None                        ; None                      ; 4.565 ns                ;
; N/A   ; 219.06 MHz ( period = 4.565 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2   ; CLK        ; CLK      ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 219.59 MHz ( period = 4.554 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst   ; CLK        ; CLK      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 227.79 MHz ( period = 4.390 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 3.802 ns                ;
; N/A   ; 238.89 MHz ( period = 4.186 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3  ; CLK        ; CLK      ; None                        ; None                      ; 3.843 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 3.836 ns                ;
; N/A   ; 244.08 MHz ( period = 4.097 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 3.509 ns                ;
; N/A   ; 245.10 MHz ( period = 4.080 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 254.19 MHz ( period = 3.934 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3   ; CLK        ; CLK      ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 254.78 MHz ( period = 3.925 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 3.548 ns                ;
; N/A   ; 261.03 MHz ( period = 3.831 ns )               ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; 275.94 MHz ( period = 3.624 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst     ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 3.281 ns                ;
; N/A   ; 291.12 MHz ( period = 3.435 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3   ; CLK        ; CLK      ; None                        ; None                      ; 3.124 ns                ;
; N/A   ; 294.12 MHz ( period = 3.400 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 3.059 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1   ; CLK        ; CLK      ; None                        ; None                      ; 2.989 ns                ;
; N/A   ; 300.75 MHz ( period = 3.325 ns )               ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 2.982 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.132 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|9   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; ripple_counter_256_advanced:inst|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; ripple_counter_256_advanced:inst|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                              ;
+-------+--------------+------------+------+------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                         ; To Clock ;
+-------+--------------+------------+------+------------------------------------------------------------+----------+
; N/A   ; None         ; 10.243 ns  ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 10.214 ns  ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 10.010 ns  ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 9.623 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 9.040 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 9.011 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 8.984 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 8.980 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 8.955 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 8.951 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 8.807 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 8.751 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 8.747 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 8.609 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 8.580 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 8.420 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 8.376 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 8.364 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 8.360 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 8.196 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 7.989 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 7.987 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 7.815 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 7.636 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 7.485 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 7.453 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 7.427 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 7.406 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 7.377 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 7.350 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 7.346 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 7.321 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 7.317 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 7.255 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 7.220 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 7.173 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 7.117 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 7.113 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 6.893 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 6.858 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 6.786 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 6.730 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 6.726 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 6.562 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 6.353 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 6.282 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 6.226 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 6.222 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 6.181 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 6.002 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 5.876 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 5.867 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 5.851 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 5.819 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 5.793 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 5.779 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 5.664 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 5.621 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 5.586 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 5.570 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 5.316 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 5.281 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 5.259 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 5.224 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 5.046 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 4.684 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 4.648 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 4.592 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 4.588 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 4.242 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 4.233 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 4.145 ns   ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 4.030 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 3.936 ns   ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 3.682 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 3.647 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 3.479 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A   ; None         ; 3.412 ns   ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 3.392 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A   ; None         ; 3.390 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A   ; None         ; 3.050 ns   ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 3.026 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 2.935 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A   ; None         ; 2.913 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A   ; None         ; 2.908 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A   ; None         ; 2.482 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A   ; None         ; 2.215 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A   ; None         ; 1.845 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A   ; None         ; 1.758 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A   ; None         ; 1.756 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A   ; None         ; 1.392 ns   ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 1.313 ns   ; u1   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; CPR0     ;
; N/A   ; None         ; 1.301 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A   ; None         ; 1.279 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A   ; None         ; 1.274 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A   ; None         ; 1.037 ns   ; u1   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; CPR1     ;
; N/A   ; None         ; 0.979 ns   ; u5   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; CPR0     ;
; N/A   ; None         ; 0.863 ns   ; u7   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; CPR0     ;
; N/A   ; None         ; 0.848 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A   ; None         ; 0.841 ns   ; u1   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; CLK      ;
; N/A   ; None         ; 0.825 ns   ; u0   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; CPR0     ;
; N/A   ; None         ; 0.717 ns   ; u2   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; CPR0     ;
; N/A   ; None         ; 0.711 ns   ; u3   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; CPR0     ;
; N/A   ; None         ; 0.699 ns   ; u5   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; CPR1     ;
; N/A   ; None         ; 0.683 ns   ; u4   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; CPR0     ;
; N/A   ; None         ; 0.599 ns   ; u1   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; CLK      ;
; N/A   ; None         ; 0.581 ns   ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A   ; None         ; 0.546 ns   ; u0   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; CPR1     ;
; N/A   ; None         ; 0.521 ns   ; u6   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; CPR0     ;
; N/A   ; None         ; 0.507 ns   ; u5   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; CLK      ;
; N/A   ; None         ; 0.438 ns   ; u2   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; CPR1     ;
; N/A   ; None         ; 0.435 ns   ; u3   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; CPR1     ;
; N/A   ; None         ; 0.403 ns   ; u4   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; CPR1     ;
; N/A   ; None         ; 0.391 ns   ; u7   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; CLK      ;
; N/A   ; None         ; 0.353 ns   ; u0   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; CLK      ;
; N/A   ; None         ; 0.261 ns   ; u5   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; CLK      ;
; N/A   ; None         ; 0.245 ns   ; u2   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; CLK      ;
; N/A   ; None         ; 0.239 ns   ; u3   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; CLK      ;
; N/A   ; None         ; 0.235 ns   ; u6   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; CPR1     ;
; N/A   ; None         ; 0.211 ns   ; u4   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; CLK      ;
; N/A   ; None         ; 0.190 ns   ; u7   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; CPR1     ;
; N/A   ; None         ; 0.108 ns   ; u0   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; CLK      ;
; N/A   ; None         ; 0.049 ns   ; u6   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; CLK      ;
; N/A   ; None         ; 0.000 ns   ; u2   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; CLK      ;
; N/A   ; None         ; -0.003 ns  ; u3   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; CLK      ;
; N/A   ; None         ; -0.035 ns  ; u4   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; CLK      ;
; N/A   ; None         ; -0.203 ns  ; u6   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; CLK      ;
; N/A   ; None         ; -0.248 ns  ; u7   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; CLK      ;
+-------+--------------+------------+------+------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-----+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                       ; To  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-----+------------+
; N/A                                     ; None                                                ; 23.984 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.816 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.649 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.546 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 23.512 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.378 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 23.305 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.211 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 23.159 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.109 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 23.074 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 22.974 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 22.845 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 22.833 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 22.816 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 22.806 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 22.801 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 22.687 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 22.637 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 22.536 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 22.373 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 22.368 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 22.344 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 22.329 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 21.869 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 21.708 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 21.705 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 21.478 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 21.431 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 21.417 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 21.310 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 21.236 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 21.233 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; up8 ; CPR0       ;
; N/A                                     ; None                                                ; 21.143 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 21.082 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 21.040 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 21.006 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.979 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 20.945 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.872 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 20.846 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 20.799 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.738 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.705 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 20.653 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.644 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 20.603 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.592 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.568 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 20.555 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 20.511 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 20.507 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 20.468 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.408 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up5 ; CPR1       ;
; N/A                                     ; None                                                ; 20.407 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.374 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 20.339 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.327 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 20.310 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.300 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.295 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 20.278 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.266 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 20.234 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 20.181 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 20.167 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 20.131 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 20.120 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 20.117 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up4 ; CPR1       ;
; N/A                                     ; None                                                ; 20.073 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up5 ; CPR1       ;
; N/A                                     ; None                                                ; 20.058 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 20.030 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 20.021 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 20.017 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 19.969 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 19.936 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up5 ; CPR1       ;
; N/A                                     ; None                                                ; 19.888 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 19.867 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 19.862 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 19.844 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; up8 ; CLK        ;
; N/A                                     ; None                                                ; 19.844 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 19.838 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 19.836 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 19.823 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 19.806 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 19.762 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 19.707 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 19.695 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up5 ; CPR0       ;
; N/A                                     ; None                                                ; 19.663 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 19.620 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; up3 ; CPR1       ;
; N/A                                     ; None                                                ; 19.579 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up4 ; CPR1       ;
; N/A                                     ; None                                                ; 19.549 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up5 ; CPR0       ;
; N/A                                     ; None                                                ; 19.520 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 19.416 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up4 ; CPR0       ;
; N/A                                     ; None                                                ; 19.406 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; up8 ; CPR1       ;
; N/A                                     ; None                                                ; 19.398 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up5 ; CPR1       ;
; N/A                                     ; None                                                ; 19.391 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 19.372 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up4 ; CPR0       ;
; N/A                                     ; None                                                ; 19.360 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 19.347 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 19.235 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up5 ; CPR0       ;
; N/A                                     ; None                                                ; 19.191 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up5 ; CPR0       ;
; N/A                                     ; None                                                ; 19.132 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; uq2 ; CLK        ;
; N/A                                     ; None                                                ; 19.082 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; up3 ; CPR1       ;
; N/A                                     ; None                                                ; 18.922 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 18.919 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; up3 ; CPR0       ;
; N/A                                     ; None                                                ; 18.875 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; up3 ; CPR0       ;
; N/A                                     ; None                                                ; 18.792 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 18.694 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; uq2 ; CPR1       ;
; N/A                                     ; None                                                ; 18.465 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; uq2 ; CLK        ;
; N/A                                     ; None                                                ; 18.354 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; up5 ; CPR1       ;
; N/A                                     ; None                                                ; 18.332 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 18.294 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; Q0  ; CLK        ;
; N/A                                     ; None                                                ; 18.165 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 18.084 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 18.066 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 18.022 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; uq2 ; CLK        ;
; N/A                                     ; None                                                ; 17.993 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; uq2 ; CPR0       ;
; N/A                                     ; None                                                ; 17.894 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up4 ; CPR1       ;
; N/A                                     ; None                                                ; 17.867 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 17.844 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; Uq1 ; CLK        ;
; N/A                                     ; None                                                ; 17.836 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 17.833 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 17.693 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 17.679 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; uq2 ; CLK        ;
; N/A                                     ; None                                                ; 17.646 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; up7 ; CPR1       ;
; N/A                                     ; None                                                ; 17.628 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; up6 ; CPR1       ;
; N/A                                     ; None                                                ; 17.597 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up5 ; CLK        ;
; N/A                                     ; None                                                ; 17.566 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up4 ; CLK        ;
; N/A                                     ; None                                                ; 17.550 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; uq2 ; CPR0       ;
; N/A                                     ; None                                                ; 17.429 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; up4 ; CPR1       ;
; N/A                                     ; None                                                ; 17.406 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; Uq1 ; CPR1       ;
; N/A                                     ; None                                                ; 17.398 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; up3 ; CPR1       ;
; N/A                                     ; None                                                ; 17.387 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; up7 ; CLK        ;
; N/A                                     ; None                                                ; 17.361 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up4 ; CPR0       ;
; N/A                                     ; None                                                ; 17.345 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; Uq1 ; CLK        ;
; N/A                                     ; None                                                ; 17.337 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up3 ; CLK        ;
; N/A                                     ; None                                                ; 17.311 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up6 ; CLK        ;
; N/A                                     ; None                                                ; 17.241 ns  ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; uq2 ; CPR1       ;
; N/A                                     ; None                                                ; 17.125 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; up5 ; CPR0       ;
; N/A                                     ; None                                                ; 17.094 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; up4 ; CPR0       ;
; N/A                                     ; None                                                ; 16.915 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; up7 ; CPR0       ;
; N/A                                     ; None                                                ; 16.873 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; Uq1 ; CPR0       ;
; N/A                                     ; None                                                ; 16.865 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; up3 ; CPR0       ;
; N/A                                     ; None                                                ; 16.839 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; up6 ; CPR0       ;
; N/A                                     ; None                                                ; 16.755 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q2  ; CLK        ;
; N/A                                     ; None                                                ; 16.660 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; Q0  ; CPR2       ;
; N/A                                     ; None                                                ; 16.510 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q2  ; CLK        ;
; N/A                                     ; None                                                ; 16.428 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q4  ; CLK        ;
; N/A                                     ; None                                                ; 16.423 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q5  ; CLK        ;
; N/A                                     ; None                                                ; 16.350 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q1  ; CLK        ;
; N/A                                     ; None                                                ; 16.344 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q3  ; CLK        ;
; N/A                                     ; None                                                ; 16.194 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; Q6  ; CLK        ;
; N/A                                     ; None                                                ; 16.188 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q5  ; CLK        ;
; N/A                                     ; None                                                ; 16.135 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q4  ; CLK        ;
; N/A                                     ; None                                                ; 16.056 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q3  ; CLK        ;
; N/A                                     ; None                                                ; 15.911 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q6  ; CLK        ;
; N/A                                     ; None                                                ; 15.790 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q0  ; CLK        ;
; N/A                                     ; None                                                ; 15.751 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q2  ; CLK        ;
; N/A                                     ; None                                                ; 15.741 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q3  ; CLK        ;
; N/A                                     ; None                                                ; 15.536 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q1  ; CLK        ;
; N/A                                     ; None                                                ; 15.389 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; Q5  ; CLK        ;
; N/A                                     ; None                                                ; 15.320 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; Q1  ; CLK        ;
; N/A                                     ; None                                                ; 15.121 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q2  ; CPR2       ;
; N/A                                     ; None                                                ; 14.974 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q4  ; CLK        ;
; N/A                                     ; None                                                ; 14.876 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q2  ; CPR2       ;
; N/A                                     ; None                                                ; 14.794 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q4  ; CPR2       ;
; N/A                                     ; None                                                ; 14.789 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q5  ; CPR2       ;
; N/A                                     ; None                                                ; 14.716 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q1  ; CPR2       ;
; N/A                                     ; None                                                ; 14.710 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q3  ; CPR2       ;
; N/A                                     ; None                                                ; 14.560 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; Q6  ; CPR2       ;
; N/A                                     ; None                                                ; 14.554 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q5  ; CPR2       ;
; N/A                                     ; None                                                ; 14.501 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q4  ; CPR2       ;
; N/A                                     ; None                                                ; 14.422 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q3  ; CPR2       ;
; N/A                                     ; None                                                ; 14.277 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q6  ; CPR2       ;
; N/A                                     ; None                                                ; 14.261 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; ro4 ; CLK        ;
; N/A                                     ; None                                                ; 14.156 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; Q0  ; CPR2       ;
; N/A                                     ; None                                                ; 14.117 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; Q2  ; CPR2       ;
; N/A                                     ; None                                                ; 14.107 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; Q3  ; CPR2       ;
; N/A                                     ; None                                                ; 14.081 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; ro3 ; CLK        ;
; N/A                                     ; None                                                ; 13.992 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; ro2 ; CLK        ;
; N/A                                     ; None                                                ; 13.988 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; ro0 ; CLK        ;
; N/A                                     ; None                                                ; 13.902 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; Q1  ; CPR2       ;
; N/A                                     ; None                                                ; 13.798 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; ro1 ; CLK        ;
; N/A                                     ; None                                                ; 13.789 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; ro4 ; CPR0       ;
; N/A                                     ; None                                                ; 13.755 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; Q5  ; CPR2       ;
; N/A                                     ; None                                                ; 13.743 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; ro5 ; CLK        ;
; N/A                                     ; None                                                ; 13.686 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; Q1  ; CPR2       ;
; N/A                                     ; None                                                ; 13.666 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; ro6 ; CLK        ;
; N/A                                     ; None                                                ; 13.609 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; ro3 ; CPR0       ;
; N/A                                     ; None                                                ; 13.520 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; ro2 ; CPR0       ;
; N/A                                     ; None                                                ; 13.516 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; ro0 ; CPR0       ;
; N/A                                     ; None                                                ; 13.340 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; Q4  ; CPR2       ;
; N/A                                     ; None                                                ; 13.326 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; ro1 ; CPR0       ;
; N/A                                     ; None                                                ; 13.271 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; ro5 ; CPR0       ;
; N/A                                     ; None                                                ; 13.194 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; ro6 ; CPR0       ;
; N/A                                     ; None                                                ; 12.856 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; Q6  ; CLK        ;
; N/A                                     ; None                                                ; 12.567 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; ro7 ; CLK        ;
; N/A                                     ; None                                                ; 12.280 ns  ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; Q7  ; CLK        ;
; N/A                                     ; None                                                ; 12.095 ns  ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; ro7 ; CPR0       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                            ;     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-----+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 23.899 ns       ; S2   ; up8   ;
; N/A   ; None              ; 23.870 ns       ; S1   ; up8   ;
; N/A   ; None              ; 23.666 ns       ; S0   ; up8   ;
; N/A   ; None              ; 23.279 ns       ; S3   ; up8   ;
; N/A   ; None              ; 21.393 ns       ; S2   ; up7   ;
; N/A   ; None              ; 21.364 ns       ; S1   ; up7   ;
; N/A   ; None              ; 21.332 ns       ; S2   ; up6   ;
; N/A   ; None              ; 21.303 ns       ; S1   ; up6   ;
; N/A   ; None              ; 21.160 ns       ; S0   ; up7   ;
; N/A   ; None              ; 21.141 ns       ; C0   ; up8   ;
; N/A   ; None              ; 21.099 ns       ; S0   ; up6   ;
; N/A   ; None              ; 20.773 ns       ; S3   ; up7   ;
; N/A   ; None              ; 20.761 ns       ; S2   ; up5   ;
; N/A   ; None              ; 20.732 ns       ; S1   ; up5   ;
; N/A   ; None              ; 20.712 ns       ; S3   ; up6   ;
; N/A   ; None              ; 20.528 ns       ; S0   ; up5   ;
; N/A   ; None              ; 20.504 ns       ; S1   ; up4   ;
; N/A   ; None              ; 20.295 ns       ; S0   ; up4   ;
; N/A   ; None              ; 20.141 ns       ; S3   ; up5   ;
; N/A   ; None              ; 20.123 ns       ; S2   ; up4   ;
; N/A   ; None              ; 20.007 ns       ; S1   ; up3   ;
; N/A   ; None              ; 19.798 ns       ; S0   ; up3   ;
; N/A   ; None              ; 19.761 ns       ; S3   ; up4   ;
; N/A   ; None              ; 19.626 ns       ; S2   ; up3   ;
; N/A   ; None              ; 19.264 ns       ; S3   ; up3   ;
; N/A   ; None              ; 18.700 ns       ; S2   ; uq2   ;
; N/A   ; None              ; 18.635 ns       ; C0   ; up7   ;
; N/A   ; None              ; 18.574 ns       ; C0   ; up6   ;
; N/A   ; None              ; 18.338 ns       ; S3   ; uq2   ;
; N/A   ; None              ; 18.184 ns       ; C0   ; up4   ;
; N/A   ; None              ; 18.055 ns       ; S1   ; Uq1   ;
; N/A   ; None              ; 18.003 ns       ; C0   ; up5   ;
; N/A   ; None              ; 17.846 ns       ; S0   ; Uq1   ;
; N/A   ; None              ; 17.687 ns       ; C0   ; up3   ;
; N/A   ; None              ; 17.347 ns       ; S1   ; uq2   ;
; N/A   ; None              ; 17.322 ns       ; S2   ; Uq1   ;
; N/A   ; None              ; 17.144 ns       ; S0   ; uq2   ;
; N/A   ; None              ; 16.960 ns       ; S3   ; Uq1   ;
; N/A   ; None              ; 16.761 ns       ; C0   ; uq2   ;
; N/A   ; None              ; 16.063 ns       ; DM   ; Q0    ;
; N/A   ; None              ; 15.871 ns       ; M    ; up8   ;
; N/A   ; None              ; 15.742 ns       ; M    ; up6   ;
; N/A   ; None              ; 15.700 ns       ; M    ; up4   ;
; N/A   ; None              ; 15.302 ns       ; C0   ; Uq1   ;
; N/A   ; None              ; 15.279 ns       ; M    ; up3   ;
; N/A   ; None              ; 15.266 ns       ; M    ; up7   ;
; N/A   ; None              ; 15.256 ns       ; M    ; up5   ;
; N/A   ; None              ; 15.211 ns       ; M    ; Uq1   ;
; N/A   ; None              ; 14.120 ns       ; RM   ; Q1    ;
; N/A   ; None              ; 14.100 ns       ; DM   ; Q2    ;
; N/A   ; None              ; 13.962 ns       ; M    ; uq2   ;
; N/A   ; None              ; 13.876 ns       ; RM   ; Q0    ;
; N/A   ; None              ; 13.820 ns       ; RM   ; Q3    ;
; N/A   ; None              ; 13.800 ns       ; RM   ; Q2    ;
; N/A   ; None              ; 13.763 ns       ; DM   ; Q5    ;
; N/A   ; None              ; 13.753 ns       ; RM   ; Q6    ;
; N/A   ; None              ; 13.726 ns       ; DM   ; Q4    ;
; N/A   ; None              ; 13.689 ns       ; DM   ; Q1    ;
; N/A   ; None              ; 13.650 ns       ; DM   ; Q3    ;
; N/A   ; None              ; 13.622 ns       ; LM   ; Q1    ;
; N/A   ; None              ; 13.497 ns       ; DM   ; Q6    ;
; N/A   ; None              ; 13.490 ns       ; RM   ; Q5    ;
; N/A   ; None              ; 13.488 ns       ; RM   ; Q4    ;
; N/A   ; None              ; 13.378 ns       ; LM   ; Q0    ;
; N/A   ; None              ; 13.322 ns       ; LM   ; Q3    ;
; N/A   ; None              ; 13.302 ns       ; LM   ; Q2    ;
; N/A   ; None              ; 13.255 ns       ; LM   ; Q6    ;
; N/A   ; None              ; 12.992 ns       ; LM   ; Q5    ;
; N/A   ; None              ; 12.990 ns       ; LM   ; Q4    ;
; N/A   ; None              ; 6.946 ns        ; CLK  ; uRD   ;
; N/A   ; None              ; 6.944 ns        ; CLK  ; CPuIR ;
+-------+-------------------+-----------------+------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                     ;
+---------------+-------------+-----------+------+------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                         ; To Clock ;
+---------------+-------------+-----------+------+------------------------------------------------------------+----------+
; N/A           ; None        ; 0.514 ns  ; u7   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; CLK      ;
; N/A           ; None        ; 0.469 ns  ; u6   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; CLK      ;
; N/A           ; None        ; 0.301 ns  ; u4   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; CLK      ;
; N/A           ; None        ; 0.269 ns  ; u3   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; CLK      ;
; N/A           ; None        ; 0.266 ns  ; u2   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; CLK      ;
; N/A           ; None        ; 0.217 ns  ; u6   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; CLK      ;
; N/A           ; None        ; 0.158 ns  ; u0   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; CLK      ;
; N/A           ; None        ; 0.076 ns  ; u7   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst   ; CPR1     ;
; N/A           ; None        ; 0.055 ns  ; u4   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; CLK      ;
; N/A           ; None        ; 0.031 ns  ; u6   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst1  ; CPR1     ;
; N/A           ; None        ; 0.027 ns  ; u3   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; CLK      ;
; N/A           ; None        ; 0.021 ns  ; u2   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; CLK      ;
; N/A           ; None        ; 0.005 ns  ; u5   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; CLK      ;
; N/A           ; None        ; -0.087 ns ; u0   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; CLK      ;
; N/A           ; None        ; -0.125 ns ; u7   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; CLK      ;
; N/A           ; None        ; -0.137 ns ; u4   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst3  ; CPR1     ;
; N/A           ; None        ; -0.169 ns ; u3   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst    ; CPR1     ;
; N/A           ; None        ; -0.172 ns ; u2   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst1   ; CPR1     ;
; N/A           ; None        ; -0.241 ns ; u5   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; CLK      ;
; N/A           ; None        ; -0.255 ns ; u6   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1  ; CPR0     ;
; N/A           ; None        ; -0.280 ns ; u0   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3   ; CPR1     ;
; N/A           ; None        ; -0.315 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -0.333 ns ; u1   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; CLK      ;
; N/A           ; None        ; -0.417 ns ; u4   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst3  ; CPR0     ;
; N/A           ; None        ; -0.433 ns ; u5   ; register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst2  ; CPR1     ;
; N/A           ; None        ; -0.445 ns ; u3   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst    ; CPR0     ;
; N/A           ; None        ; -0.451 ns ; u2   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst1   ; CPR0     ;
; N/A           ; None        ; -0.559 ns ; u0   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3   ; CPR0     ;
; N/A           ; None        ; -0.575 ns ; u1   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; CLK      ;
; N/A           ; None        ; -0.582 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -0.597 ns ; u7   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst   ; CPR0     ;
; N/A           ; None        ; -0.713 ns ; u5   ; register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst2  ; CPR0     ;
; N/A           ; None        ; -0.771 ns ; u1   ; register-8_with_CLR:inst5|register-4_with_CLR:inst|inst2   ; CPR1     ;
; N/A           ; None        ; -1.008 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -1.013 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -1.035 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -1.047 ns ; u1   ; register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2   ; CPR0     ;
; N/A           ; None        ; -1.126 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -1.157 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -1.259 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -1.490 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -1.492 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -1.579 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -1.949 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A           ; None        ; -2.216 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -2.224 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -2.247 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -2.565 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -2.642 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -2.647 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -2.669 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -2.760 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -2.784 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -2.791 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A           ; None        ; -2.841 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -2.865 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -2.893 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A           ; None        ; -3.124 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -3.125 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -3.126 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -3.134 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -3.146 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -3.195 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -3.213 ns ; M    ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -3.230 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -3.330 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -3.336 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -3.341 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -3.381 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -3.403 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -3.416 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -3.545 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -3.562 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -3.614 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -3.670 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -3.683 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -3.815 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CLK      ;
; N/A           ; None        ; -3.848 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -3.858 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -3.879 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CLK      ;
; N/A           ; None        ; -3.881 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -3.892 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -3.976 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CLK      ;
; N/A           ; None        ; -4.046 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -4.185 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -4.199 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -4.245 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -4.322 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CLK      ;
; N/A           ; None        ; -4.326 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -4.382 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CLK      ;
; N/A           ; None        ; -4.418 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -4.475 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -4.499 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -4.603 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -4.667 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CLK      ;
; N/A           ; None        ; -4.759 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -4.768 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -4.780 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -4.804 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CLK      ;
; N/A           ; None        ; -4.829 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -4.864 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -4.964 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -4.970 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -4.975 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -5.015 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -5.037 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -5.050 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -5.179 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -5.196 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -5.248 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -5.304 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -5.317 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -5.449 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst1  ; CPR2     ;
; N/A           ; None        ; -5.482 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -5.513 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst3  ; CPR2     ;
; N/A           ; None        ; -5.526 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -5.585 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CLK      ;
; N/A           ; None        ; -5.610 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst   ; CPR2     ;
; N/A           ; None        ; -5.680 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -5.819 ns ; S3   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -5.879 ns ; S0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A           ; None        ; -5.956 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 ; CPR2     ;
; N/A           ; None        ; -5.960 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -6.016 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst1 ; CPR2     ;
; N/A           ; None        ; -6.237 ns ; S1   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
; N/A           ; None        ; -6.301 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 ; CPR2     ;
; N/A           ; None        ; -6.438 ns ; S2   ; register-8_with_CLR:inst10|register-4_with_CLR:inst|inst2  ; CPR2     ;
; N/A           ; None        ; -7.219 ns ; C0   ; register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst  ; CPR2     ;
+---------------+-------------+-----------+------+------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Mar 30 17:18:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "CPR2" is an undefined clock
    Info: Assuming node "CPR0" is an undefined clock
    Info: Assuming node "CPR1" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst8" as buffer
    Info: Detected gated clock "inst7" as buffer
    Info: Detected gated clock "inst9" as buffer
Info: Clock "CLK" has Internal fmax of 115.02 MHz between source register "register-8_with_CLR:inst5|register-4_with_CLR:inst|inst" and destination register "register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst" (period= 8.694 ns)
    Info: + Longest register to register delay is 8.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst|inst'
        Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74181:inst|51~17'
        Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~84'
        Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~85'
        Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|75~107'
        Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~157'
        Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~160'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.157 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst'
        Info: Total cell delay = 1.762 ns ( 21.60 % )
        Info: Total interconnect delay = 6.395 ns ( 78.40 % )
    Info: - Smallest clock skew is -0.273 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 7.680 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(2.969 ns) + CELL(0.505 ns) = 4.624 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'
            Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 6.089 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'
            Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 7.680 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst'
            Info: Total cell delay = 2.321 ns ( 30.22 % )
            Info: Total interconnect delay = 5.359 ns ( 69.78 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.953 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'
            Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'
            Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst|inst'
            Info: Total cell delay = 2.321 ns ( 29.18 % )
            Info: Total interconnect delay = 5.632 ns ( 70.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "CPR2"
Info: No valid register-to-register data paths exist for clock "CPR0"
Info: No valid register-to-register data paths exist for clock "CPR1"
Info: tsu for register "register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst" (data pin = "S2", clock pin = "CPR2") is 10.243 ns
    Info: + Longest pin to register delay is 16.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'
        Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74181:inst|48~51'
        Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~84'
        Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~85'
        Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|75~107'
        Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~157'
        Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~160'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 16.329 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst'
        Info: Total cell delay = 3.556 ns ( 21.78 % )
        Info: Total interconnect delay = 12.773 ns ( 78.22 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CPR2" to destination register is 6.046 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'
        Info: 2: + IC(1.800 ns) + CELL(0.206 ns) = 2.990 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'
        Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 4.455 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'
        Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 6.046 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst'
        Info: Total cell delay = 1.856 ns ( 30.70 % )
        Info: Total interconnect delay = 4.190 ns ( 69.30 % )
Info: tco from clock "CLK" to destination pin "up8" through register "register-8_with_CLR:inst5|register-4_with_CLR:inst|inst" is 23.984 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'
        Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst|inst'
        Info: Total cell delay = 2.321 ns ( 29.18 % )
        Info: Total interconnect delay = 5.632 ns ( 70.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 15.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst|inst'
        Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74181:inst|51~17'
        Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~84'
        Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~85'
        Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|75~107'
        Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~157'
        Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~160'
        Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 15.727 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'
        Info: Total cell delay = 4.760 ns ( 30.27 % )
        Info: Total interconnect delay = 10.967 ns ( 69.73 % )
Info: Longest tpd from source pin "S2" to destination pin "up8" is 23.899 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'
    Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74181:inst|48~51'
    Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~84'
    Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3|74182:inst2|31~85'
    Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|75~107'
    Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~157'
    Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3|74181:inst1|77~160'
    Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 23.899 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'
    Info: Total cell delay = 6.554 ns ( 27.42 % )
    Info: Total interconnect delay = 17.345 ns ( 72.58 % )
Info: th for register "register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst" (data pin = "u7", clock pin = "CLK") is 0.514 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'
        Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst'
        Info: Total cell delay = 2.321 ns ( 29.18 % )
        Info: Total interconnect delay = 5.632 ns ( 70.82 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'u7'
        Info: 2: + IC(6.310 ns) + CELL(0.460 ns) = 7.745 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst'
        Info: Total cell delay = 1.435 ns ( 18.53 % )
        Info: Total interconnect delay = 6.310 ns ( 81.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Sat Mar 30 17:18:05 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


