
---------- Begin Simulation Statistics ----------
final_tick                                 3625184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728936                       # Number of bytes of host memory used
host_op_rate                                   284486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    80.97                       # Real time elapsed on the host
host_tick_rate                               44772113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753748                       # Number of instructions simulated
sim_ops                                      23034729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003625                       # Number of seconds simulated
sim_ticks                                  3625184000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12255870                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9751116                       # number of cc regfile writes
system.cpu.committedInsts                    11753748                       # Number of Instructions Simulated
system.cpu.committedOps                      23034729                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.616856                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.616856                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463827                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332320                       # number of floating regfile writes
system.cpu.idleCycles                          128488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122017                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2441786                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.507412                       # Inst execution rate
system.cpu.iew.exec_refs                      4913554                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534595                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  473046                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4682996                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9806                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               716899                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27243710                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4378959                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            274739                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25430031                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    400                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 68058                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116749                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 68899                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            311                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41499                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80518                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33969548                       # num instructions consuming a value
system.cpu.iew.wb_count                      25268255                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626534                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21283087                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.485099                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25320523                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31877953                       # number of integer regfile reads
system.cpu.int_regfile_writes                19246652                       # number of integer regfile writes
system.cpu.ipc                               1.621124                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.621124                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165848      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17465909     67.95%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18967      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630577      2.45%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198418      0.77%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324149      1.26%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55479      0.22%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98704      0.38%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49224      0.19%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550086      9.92%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370457      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866276      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178969      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25704770                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4606163                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9129847                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510608                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5034394                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      175847                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006841                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   79990     45.49%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.16%     45.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.04%     45.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    91      0.05%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  10779      6.13%     51.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1326      0.75%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             79714     45.33%     97.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3596      2.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21108606                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49587478                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20757647                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26418568                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27241459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25704770                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2251                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4208975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10057                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2052                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6264167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7121881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.609267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.335086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1325304     18.61%     18.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              338742      4.76%     23.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              464524      6.52%     29.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              940510     13.21%     43.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1187000     16.67%     59.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1241882     17.44%     77.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              988357     13.88%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              356598      5.01%     96.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              278964      3.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7121881                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.545305                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282712                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236215                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4682996                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              716899                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9801185                       # number of misc regfile reads
system.cpu.numCycles                          7250369                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        72082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       146203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2047                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2656                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9406                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       300992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       300992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4703                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5710500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24914500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67036                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          878                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1895                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        65142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215657                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                220322                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       177280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8973952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9151232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            74122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001444                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74015     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    107      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          141970500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108340999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2841499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                69317                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69415                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data               69317                       # number of overall hits
system.l2.overall_hits::total                   69415                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4705                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1795                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4705                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    141193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    223370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364563500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    141193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    223370500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364563500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.948230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.040290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.948230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.040290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78659.052925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76759.621993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77484.272051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78659.052925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76759.621993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77484.272051                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    317474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    317474000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.948230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.040276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.948230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.040276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68664.623955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66765.555174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67490.221088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68664.623955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66765.555174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67490.221088                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          877                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              877                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          877                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          877                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4429                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4429                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2656                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    200579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     200579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.374876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75519.390060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75519.390060                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    174019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    174019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.374876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65519.390060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65519.390060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    141193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.948230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.948230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78659.052925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78659.052925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.948230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68664.623955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68664.623955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        65142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         65142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89728.346457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89728.346457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79847.826087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79847.826087                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4117.604472                       # Cycle average of tags in use
system.l2.tags.total_refs                      146095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4703                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.064214                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1609.724561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2507.879910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.098250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.153069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.251319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4620                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.287048                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    589091                       # Number of tag accesses
system.l2.tags.data_accesses                   589091                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4703                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  300992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     83.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3625095000                       # Total gap between requests
system.mem_ctrls.avgGap                     770804.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31671771.694898795336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 51356289.777291305363                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49508000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     74916250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27596.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25753.27                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        300992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31671772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     51356290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         83028061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31671772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31671772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31671772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     51356290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        83028061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4703                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36243000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          124424250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7706.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26456.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3867                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.511515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   230.382396                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   321.456840                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          230     27.88%     27.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          166     20.12%     48.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           94     11.39%     59.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           91     11.03%     70.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           69      8.36%     78.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           40      4.85%     83.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           27      3.27%     86.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      2.55%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           87     10.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               83.028061                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2548980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14144340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 285807600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    265303080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1168657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1737790170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.366060                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3035708500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    120900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    468575500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3420060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1802625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19435080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 285807600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    301634880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1138062720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1750162965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.779071                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2955835000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    120900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    548449000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116749                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   988772                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  569693                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            710                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4512991                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                932966                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28301632                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1384                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 337047                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 156842                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 266355                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27315                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37083170                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69032230                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36623999                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6953252                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6684809                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2147898                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       750291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           750291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       750291                       # number of overall hits
system.cpu.icache.overall_hits::total          750291                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2854                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2854                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2854                       # number of overall misses
system.cpu.icache.overall_misses::total          2854                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195898500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195898500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195898500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195898500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       753145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       753145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68639.978977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68639.978977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68639.978977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68639.978977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          877                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.812500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          878                       # number of writebacks
system.cpu.icache.writebacks::total               878                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          959                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1895                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1895                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1895                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145104500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145104500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76572.295515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76572.295515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76572.295515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76572.295515                       # average overall mshr miss latency
system.cpu.icache.replacements                    878                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       750291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          750291                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2854                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2854                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195898500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195898500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       753145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68639.978977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68639.978977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76572.295515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76572.295515                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           991.606298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1894                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            397.140971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   991.606298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          946                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3014474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3014474                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82715                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  597966                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  659                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 311                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262325                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  339                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4471815                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535266                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           332                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           273                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753606                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           622                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   730051                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1441280                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4358743                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                475058                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116749                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387224                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2821                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28937740                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11827                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31502431                       # The number of ROB reads
system.cpu.rob.writes                        54966382                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4238765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4238765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4240870                       # number of overall hits
system.cpu.dcache.overall_hits::total         4240870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       602184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         602184                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       602783                       # number of overall misses
system.cpu.dcache.overall_misses::total        602783                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5440362999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5440362999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5440362999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5440362999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4840949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4840949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124394                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124448                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9034.386498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9034.386498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9025.408810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9025.408810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8005                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.574637                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67991                       # number of writebacks
system.cpu.dcache.writebacks::total             67991                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       530371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       530371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       530371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       530371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1057577999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1057577999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1062615499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1062615499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14726.832175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14726.832175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14712.164412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14712.164412                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3790613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3790613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5174823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5174823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.135689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.135689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8695.807721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8695.807721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       530365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       530365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    799241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    799241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12347.494940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12347.494940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    265539999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    265539999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37452.750212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37452.750212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    258336999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    258336999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36467.673490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36467.673490                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.221524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.221524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5037500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5037500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12167.874396                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12167.874396                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.653348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4313097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.715854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.653348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19446839                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19446839                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3625184000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3062496                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2899794                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117358                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2517941                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2513874                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.838479                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37104                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11916                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3150                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4154164                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115015                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6536283                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.524133                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.461675                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1990536     30.45%     30.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1040474     15.92%     46.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          495143      7.58%     53.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          295696      4.52%     58.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          289967      4.44%     62.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           80662      1.23%     64.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           56099      0.86%     65.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84539      1.29%     66.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2203167     33.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6536283                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753748                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034729                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539604                       # Number of memory references committed
system.cpu.commit.loads                       4085030                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257234                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467831                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134212      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318559     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245128      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286823      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034729                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2203167                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753748                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034729                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             840020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15783127                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3062496                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2559744                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6159122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  419                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2779                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    753147                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20901                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7121881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.225196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.383287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1665231     23.38%     23.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65965      0.93%     24.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1816621     25.51%     49.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134798      1.89%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   155096      2.18%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114011      1.60%     55.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177647      2.49%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   208677      2.93%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2783835     39.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7121881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.422392                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.176872                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
