INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sim_1/new/Full_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
