# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../rtl/common/iot_sensor_pkg.sv" \
"../../../../../rtl/sensor_interfaces/humidity_sensor_interface.sv" \
"../../../../../rtl/sensor_interfaces/i2c_master.sv" \
"../../../../../rtl/iot_sensor_controller.sv" \
"../../../../../rtl/sensor_interfaces/motion_sensor_interface.sv" \
"../../../../../rtl/packet_framer/packet_framer.sv" \
"../../../../../rtl/power_controller/power_controller.sv" \
"../../../../../rtl/common/priority_arbiter.sv" \
"../../../../../rtl/packet_framer/serial_transmitter.sv" \
"../../../../../rtl/sensor_interfaces/spi_master.sv" \
"../../../../../rtl/sensor_interfaces/temperature_sensor_interface.sv" \
"../../../../../testbench/integration_tests/tb_iot_sensor_controller.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
