<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/gregor/Documents/FPGA/FPGA-wave-equation/fpga_project/src/constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 17 23:55:44 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2642</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2668</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1217</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">32.579(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-8979.159</td>
<td>1217</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.694</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_131_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.688</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_99_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.288</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.688</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_579_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.288</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.546</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_515_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.546</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_547_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.542</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_35_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.542</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_483_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-10.535</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_163_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.535</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_323_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.518</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.518</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_67_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.446</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_46_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.444</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_110_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.444</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_590_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.443</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.443</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_78_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-10.443</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_302_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-10.377</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_227_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-10.377</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_387_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-10.367</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_192_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-10.354</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_195_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-10.348</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_291_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-10.274</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_237_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.274</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_301_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.274</td>
<td>i_u_1_s0/Q</td>
<td>du_arr_365_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.874</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>T1/U/clock_counter_7_s3/Q</td>
<td>T1/U/clock_counter_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>T1/current_byte_24_s0/Q</td>
<td>T1/current_byte_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>T1/current_byte_26_s0/Q</td>
<td>T1/current_byte_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>T1/current_byte_27_s0/Q</td>
<td>T1/current_byte_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>T1/current_byte_30_s0/Q</td>
<td>T1/current_byte_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>iter_0_s0/Q</td>
<td>iter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>T1/U/clock_counter_3_s3/Q</td>
<td>T1/U/clock_counter_3_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>T1/U/clock_counter_4_s3/Q</td>
<td>T1/U/clock_counter_4_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>T1/current_byte_10_s0/Q</td>
<td>T1/current_byte_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>T1/current_byte_15_s0/Q</td>
<td>T1/current_byte_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>T1/current_byte_19_s0/Q</td>
<td>T1/current_byte_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>T1/current_byte_20_s0/Q</td>
<td>T1/current_byte_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>i_u_7_s0/Q</td>
<td>i_u_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>T1/U/clock_counter_1_s3/Q</td>
<td>T1/U/clock_counter_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>T1/current_byte_9_s0/Q</td>
<td>T1/current_byte_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>T1/current_byte_11_s0/Q</td>
<td>T1/current_byte_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>T1/current_byte_17_s0/Q</td>
<td>T1/current_byte_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>i_u_5_s0/Q</td>
<td>i_u_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>T1/U/clock_counter_0_s3/Q</td>
<td>T1/U/clock_counter_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>T1/transmit_byte_s1/Q</td>
<td>T1/transmit_byte_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>T1/current_byte_5_s0/Q</td>
<td>T1/current_byte_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>i_u_6_s0/Q</td>
<td>i_u_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>T1/current_byte_6_s6/Q</td>
<td>T1/current_byte_6_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>i_u_0_s0/Q</td>
<td>i_u_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.717</td>
<td>T1/U/counter_0_s1/Q</td>
<td>T1/U/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_638_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_636_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_632_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_624_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_608_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_576_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_512_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_336_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_arr_80_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>du_arr_176_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_131_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.626</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">du_arr_131_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>du_arr_131_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>du_arr_131_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.730%; route: 17.800, 58.757%; tC2Q: 0.458, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_99_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.620</td>
<td>4.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">du_arr_99_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>du_arr_99_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>du_arr_99_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.738%; route: 17.794, 58.749%; tC2Q: 0.458, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_579_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.620</td>
<td>4.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">du_arr_579_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>du_arr_579_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>du_arr_579_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.738%; route: 17.794, 58.749%; tC2Q: 0.458, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_515_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.478</td>
<td>4.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">du_arr_515_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>du_arr_515_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>du_arr_515_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.925%; route: 17.652, 58.554%; tC2Q: 0.458, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_547_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.478</td>
<td>4.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">du_arr_547_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>du_arr_547_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>du_arr_547_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.925%; route: 17.652, 58.554%; tC2Q: 0.458, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.474</td>
<td>4.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">du_arr_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>du_arr_35_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>du_arr_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.931%; route: 17.647, 58.548%; tC2Q: 0.458, 1.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_483_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.474</td>
<td>4.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">du_arr_483_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>du_arr_483_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>du_arr_483_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.931%; route: 17.647, 58.548%; tC2Q: 0.458, 1.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_163_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.467</td>
<td>4.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">du_arr_163_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>du_arr_163_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>du_arr_163_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.940%; route: 17.641, 58.539%; tC2Q: 0.458, 1.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_323_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.467</td>
<td>4.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" font-weight:bold;">du_arr_323_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>du_arr_323_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>du_arr_323_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.940%; route: 17.641, 58.539%; tC2Q: 0.458, 1.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.450</td>
<td>4.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">du_arr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>du_arr_3_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>du_arr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.963%; route: 17.624, 58.516%; tC2Q: 0.458, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.450</td>
<td>4.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">du_arr_67_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>du_arr_67_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>du_arr_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 39.963%; route: 17.624, 58.516%; tC2Q: 0.458, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.378</td>
<td>4.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td style=" font-weight:bold;">du_arr_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>du_arr_46_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>du_arr_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.711%; route: 17.355, 57.763%; tC2Q: 0.458, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_110_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.376</td>
<td>4.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td style=" font-weight:bold;">du_arr_110_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>du_arr_110_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>du_arr_110_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.714%; route: 17.354, 57.761%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_590_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.376</td>
<td>4.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">du_arr_590_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>du_arr_590_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>du_arr_590_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.714%; route: 17.354, 57.761%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.374</td>
<td>4.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">du_arr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>du_arr_14_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>du_arr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.716%; route: 17.352, 57.759%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.374</td>
<td>4.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">du_arr_78_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>du_arr_78_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>du_arr_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.716%; route: 17.352, 57.759%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_302_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>W1/du_new_Z_14_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_14_s/F</td>
</tr>
<tr>
<td>32.374</td>
<td>4.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">du_arr_302_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>du_arr_302_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>du_arr_302_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.716%; route: 17.352, 57.759%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_227_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.309</td>
<td>4.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">du_arr_227_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>du_arr_227_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>du_arr_227_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 40.150%; route: 17.483, 58.321%; tC2Q: 0.458, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_387_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.309</td>
<td>4.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">du_arr_387_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>du_arr_387_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>du_arr_387_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 40.150%; route: 17.483, 58.321%; tC2Q: 0.458, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_192_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.136</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>W1/du_new_Z_0_s/I2</td>
</tr>
<tr>
<td>28.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_0_s/F</td>
</tr>
<tr>
<td>32.299</td>
<td>4.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">du_arr_192_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>du_arr_192_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>du_arr_192_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.509, 41.742%; route: 17.000, 56.729%; tC2Q: 0.458, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_195_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.286</td>
<td>4.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td style=" font-weight:bold;">du_arr_195_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>du_arr_195_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>du_arr_195_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 40.182%; route: 17.460, 58.288%; tC2Q: 0.458, 1.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_291_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>27.132</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>W1/du_new_Z_3_s/I2</td>
</tr>
<tr>
<td>27.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_3_s/F</td>
</tr>
<tr>
<td>32.280</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td style=" font-weight:bold;">du_arr_291_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>du_arr_291_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>du_arr_291_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.036, 40.190%; route: 17.454, 58.280%; tC2Q: 0.458, 1.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_237_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][B]</td>
<td>W1/du_new_Z_13_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_13_s/F</td>
</tr>
<tr>
<td>32.206</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">du_arr_237_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>du_arr_237_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>du_arr_237_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.946%; route: 17.184, 57.520%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_301_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][B]</td>
<td>W1/du_new_Z_13_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_13_s/F</td>
</tr>
<tr>
<td>32.206</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">du_arr_301_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>du_arr_301_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>du_arr_301_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.946%; route: 17.184, 57.520%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>du_arr_365_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>i_u_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">i_u_1_s0/Q</td>
</tr>
<tr>
<td>3.622</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>n5305_s4/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">n5305_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>n5303_s4/I2</td>
</tr>
<tr>
<td>6.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">n5303_s4/F</td>
</tr>
<tr>
<td>8.522</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>uR_20_s33/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" background: #97FFFF;">uR_20_s33/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>uR_20_s29/I3</td>
</tr>
<tr>
<td>10.664</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s29/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>uR_20_s25/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">uR_20_s25/F</td>
</tr>
<tr>
<td>12.446</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>uR_20_s21/I3</td>
</tr>
<tr>
<td>13.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">uR_20_s21/F</td>
</tr>
<tr>
<td>16.668</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td>W1/n48_s/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">W1/n48_s/COUT</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[2][A]</td>
<td>W1/n47_s/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">W1/n47_s/COUT</td>
</tr>
<tr>
<td>17.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[2][B]</td>
<td>W1/n46_s/CIN</td>
</tr>
<tr>
<td>17.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">W1/n46_s/COUT</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][A]</td>
<td>W1/n45_s/CIN</td>
</tr>
<tr>
<td>17.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">W1/n45_s/COUT</td>
</tr>
<tr>
<td>17.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td>W1/n44_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">W1/n44_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>W1/n43_s/CIN</td>
</tr>
<tr>
<td>18.009</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">W1/n43_s/SUM</td>
</tr>
<tr>
<td>19.298</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td>W1/tmp1_19_s/I0</td>
</tr>
<tr>
<td>20.256</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_19_s/COUT</td>
</tr>
<tr>
<td>20.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td>W1/tmp1_20_s/CIN</td>
</tr>
<tr>
<td>20.313</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_20_s/COUT</td>
</tr>
<tr>
<td>20.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td>W1/tmp1_21_s/CIN</td>
</tr>
<tr>
<td>20.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_21_s/COUT</td>
</tr>
<tr>
<td>20.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td>W1/tmp1_22_s/CIN</td>
</tr>
<tr>
<td>20.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_22_s/COUT</td>
</tr>
<tr>
<td>20.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][B]</td>
<td>W1/tmp1_23_s/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_23_s/COUT</td>
</tr>
<tr>
<td>20.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][A]</td>
<td>W1/tmp1_24_s/CIN</td>
</tr>
<tr>
<td>20.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_24_s/COUT</td>
</tr>
<tr>
<td>20.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td>W1/tmp1_25_s/CIN</td>
</tr>
<tr>
<td>20.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">W1/tmp1_25_s/COUT</td>
</tr>
<tr>
<td>20.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td>W1/tmp1_26_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">W1/tmp1_26_s/SUM</td>
</tr>
<tr>
<td>21.547</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>W1/du_new_Z_31_s3/I2</td>
</tr>
<tr>
<td>22.608</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s3/F</td>
</tr>
<tr>
<td>23.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>W1/du_new_Z_31_s1/I0</td>
</tr>
<tr>
<td>24.088</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s1/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[3][B]</td>
<td>W1/du_new_Z_31_s0/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C7[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_31_s0/F</td>
</tr>
<tr>
<td>26.686</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][B]</td>
<td>W1/du_new_Z_13_s/I2</td>
</tr>
<tr>
<td>27.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C5[3][B]</td>
<td style=" background: #97FFFF;">W1/du_new_Z_13_s/F</td>
</tr>
<tr>
<td>32.206</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">du_arr_365_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>du_arr_365_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>du_arr_365_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 40.946%; route: 17.184, 57.520%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_7_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/n111_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n111_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[1][A]</td>
<td>T1/U/clock_counter_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>T1/current_byte_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_24_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>T1/n18_s3/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">T1/n18_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>T1/current_byte_24_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>T1/current_byte_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>T1/current_byte_26_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_26_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>T1/n16_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">T1/n16_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>T1/current_byte_26_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>T1/current_byte_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>T1/current_byte_27_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_27_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>T1/n15_s3/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">T1/n15_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>T1/current_byte_27_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>T1/current_byte_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>T1/current_byte_30_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_30_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>T1/n12_s3/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">T1/n12_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>T1/current_byte_30_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>T1/current_byte_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>iter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>iter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">iter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>n6619_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" background: #97FFFF;">n6619_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">iter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>iter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>iter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_3_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_3_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/n115_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">T1/U/n115_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_3_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>T1/U/clock_counter_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_4_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_4_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/n114_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n114_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_4_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>T1/U/clock_counter_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>T1/current_byte_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C39[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_10_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>T1/n32_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">T1/n32_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>T1/current_byte_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>T1/current_byte_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>T1/current_byte_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_15_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>T1/n27_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" background: #97FFFF;">T1/n27_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>T1/current_byte_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>T1/current_byte_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>T1/current_byte_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_19_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>T1/n23_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">T1/n23_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>T1/current_byte_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>T1/current_byte_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>T1/current_byte_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_20_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>T1/n22_s3/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" background: #97FFFF;">T1/n22_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>T1/current_byte_20_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>T1/current_byte_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>i_u_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">i_u_7_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>n5301_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" background: #97FFFF;">n5301_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">i_u_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>i_u_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>i_u_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_1_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_1_s3/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/n117_s2/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n117_s2/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_1_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>T1/U/clock_counter_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>T1/current_byte_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_9_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>T1/n33_s3/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">T1/n33_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>T1/current_byte_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>T1/current_byte_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>T1/current_byte_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_11_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>T1/n31_s3/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">T1/n31_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>T1/current_byte_11_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>T1/current_byte_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>T1/current_byte_17_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_17_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>T1/n25_s3/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">T1/n25_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>T1/current_byte_17_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>T1/current_byte_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>i_u_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">i_u_5_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>n5303_s5/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">n5303_s5/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">i_u_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>i_u_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>i_u_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/clock_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/clock_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>T1/U/clock_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_0_s3/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>T1/U/n118_s2/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n118_s2/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">T1/U/clock_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>T1/U/clock_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>T1/U/clock_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/transmit_byte_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/transmit_byte_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>T1/transmit_byte_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">T1/transmit_byte_s1/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>T1/n180_s0/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">T1/n180_s0/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">T1/transmit_byte_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>T1/transmit_byte_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>T1/transmit_byte_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>T1/current_byte_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_5_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>T1/n37_s7/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">T1/n37_s7/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">T1/current_byte_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>T1/current_byte_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>T1/current_byte_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>i_u_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C10[1][A]</td>
<td style=" font-weight:bold;">i_u_6_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>n5302_s3/I2</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td style=" background: #97FFFF;">n5302_s3/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td style=" font-weight:bold;">i_u_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>i_u_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>i_u_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/current_byte_6_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/current_byte_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>T1/current_byte_6_s6/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_6_s6/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>T1/current_byte_6_s10/I2</td>
</tr>
<tr>
<td>2.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">T1/current_byte_6_s10/F</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">T1/current_byte_6_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>T1/current_byte_6_s6/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>T1/current_byte_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_u_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_u_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>i_u_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">i_u_0_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>n5308_s5/I0</td>
</tr>
<tr>
<td>2.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">n5308_s5/F</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">i_u_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>i_u_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>i_u_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>T1/U/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>T1/U/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>T1/U/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">T1/U/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.922</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>T1/U/n71_s2/I0</td>
</tr>
<tr>
<td>2.294</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">T1/U/n71_s2/F</td>
</tr>
<tr>
<td>2.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">T1/U/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1321</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>T1/U/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>T1/U/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_638_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_638_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_638_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_636_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_636_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_636_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_632_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_632_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_632_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_624_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_624_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_624_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_608_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_608_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_608_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_576_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_576_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_576_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_512_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_512_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_512_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_336_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_336_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_336_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_arr_80_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_arr_80_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_arr_80_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>du_arr_176_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>du_arr_176_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>du_arr_176_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1321</td>
<td>clk_d</td>
<td>-10.694</td>
<td>0.262</td>
</tr>
<tr>
<td>131</td>
<td>current_byte[0]</td>
<td>-8.510</td>
<td>4.481</td>
</tr>
<tr>
<td>129</td>
<td>n9588_4</td>
<td>-10.597</td>
<td>4.348</td>
</tr>
<tr>
<td>129</td>
<td>n9908_4</td>
<td>-10.486</td>
<td>4.274</td>
</tr>
<tr>
<td>129</td>
<td>n9972_4</td>
<td>-9.925</td>
<td>4.143</td>
</tr>
<tr>
<td>129</td>
<td>n10068_4</td>
<td>-10.090</td>
<td>4.315</td>
</tr>
<tr>
<td>129</td>
<td>n10132_4</td>
<td>-10.269</td>
<td>4.013</td>
</tr>
<tr>
<td>129</td>
<td>n10100_4</td>
<td>-9.800</td>
<td>4.354</td>
</tr>
<tr>
<td>129</td>
<td>n10004_4</td>
<td>-10.155</td>
<td>4.306</td>
</tr>
<tr>
<td>129</td>
<td>n10036_4</td>
<td>-9.435</td>
<td>4.004</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C11</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C24</td>
<td>93.06%</td>
</tr>
<tr>
<td>R13C21</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C22</td>
<td>93.06%</td>
</tr>
<tr>
<td>R9C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R19C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C19</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
