|qtest
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
LEDG[0] <= M10K_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= M10K_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= M10K_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= M10K_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= M10K_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= M10K_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= M10K_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= M10K_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
LEDR[0] <= led.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
FAN_CTRL <> FAN_CTRL


|qtest|qtestpd:u0
clk_clk => clk_clk.IN2
onchip_memory2_0_s1_address[0] => onchip_memory2_0_s1_address[0].IN1
onchip_memory2_0_s1_address[1] => onchip_memory2_0_s1_address[1].IN1
onchip_memory2_0_s1_address[2] => onchip_memory2_0_s1_address[2].IN1
onchip_memory2_0_s1_address[3] => onchip_memory2_0_s1_address[3].IN1
onchip_memory2_0_s1_address[4] => onchip_memory2_0_s1_address[4].IN1
onchip_memory2_0_s1_address[5] => onchip_memory2_0_s1_address[5].IN1
onchip_memory2_0_s1_address[6] => onchip_memory2_0_s1_address[6].IN1
onchip_memory2_0_s1_clken => onchip_memory2_0_s1_clken.IN1
onchip_memory2_0_s1_chipselect => onchip_memory2_0_s1_chipselect.IN1
onchip_memory2_0_s1_write => onchip_memory2_0_s1_write.IN1
onchip_memory2_0_s1_readdata[0] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[1] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[2] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[3] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[4] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[5] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[6] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[7] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[8] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[9] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[10] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[11] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[12] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[13] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[14] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[15] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[16] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[17] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[18] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[19] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[20] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[21] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[22] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[23] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[24] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[25] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[26] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[27] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[28] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[29] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[30] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[31] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[32] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[33] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[34] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[35] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[36] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[37] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[38] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[39] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[40] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[41] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[42] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[43] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[44] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[45] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[46] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[47] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[48] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[49] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[50] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[51] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[52] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[53] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[54] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[55] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[56] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[57] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[58] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[59] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[60] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[61] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[62] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_readdata[63] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata
onchip_memory2_0_s1_writedata[0] => onchip_memory2_0_s1_writedata[0].IN1
onchip_memory2_0_s1_writedata[1] => onchip_memory2_0_s1_writedata[1].IN1
onchip_memory2_0_s1_writedata[2] => onchip_memory2_0_s1_writedata[2].IN1
onchip_memory2_0_s1_writedata[3] => onchip_memory2_0_s1_writedata[3].IN1
onchip_memory2_0_s1_writedata[4] => onchip_memory2_0_s1_writedata[4].IN1
onchip_memory2_0_s1_writedata[5] => onchip_memory2_0_s1_writedata[5].IN1
onchip_memory2_0_s1_writedata[6] => onchip_memory2_0_s1_writedata[6].IN1
onchip_memory2_0_s1_writedata[7] => onchip_memory2_0_s1_writedata[7].IN1
onchip_memory2_0_s1_writedata[8] => onchip_memory2_0_s1_writedata[8].IN1
onchip_memory2_0_s1_writedata[9] => onchip_memory2_0_s1_writedata[9].IN1
onchip_memory2_0_s1_writedata[10] => onchip_memory2_0_s1_writedata[10].IN1
onchip_memory2_0_s1_writedata[11] => onchip_memory2_0_s1_writedata[11].IN1
onchip_memory2_0_s1_writedata[12] => onchip_memory2_0_s1_writedata[12].IN1
onchip_memory2_0_s1_writedata[13] => onchip_memory2_0_s1_writedata[13].IN1
onchip_memory2_0_s1_writedata[14] => onchip_memory2_0_s1_writedata[14].IN1
onchip_memory2_0_s1_writedata[15] => onchip_memory2_0_s1_writedata[15].IN1
onchip_memory2_0_s1_writedata[16] => onchip_memory2_0_s1_writedata[16].IN1
onchip_memory2_0_s1_writedata[17] => onchip_memory2_0_s1_writedata[17].IN1
onchip_memory2_0_s1_writedata[18] => onchip_memory2_0_s1_writedata[18].IN1
onchip_memory2_0_s1_writedata[19] => onchip_memory2_0_s1_writedata[19].IN1
onchip_memory2_0_s1_writedata[20] => onchip_memory2_0_s1_writedata[20].IN1
onchip_memory2_0_s1_writedata[21] => onchip_memory2_0_s1_writedata[21].IN1
onchip_memory2_0_s1_writedata[22] => onchip_memory2_0_s1_writedata[22].IN1
onchip_memory2_0_s1_writedata[23] => onchip_memory2_0_s1_writedata[23].IN1
onchip_memory2_0_s1_writedata[24] => onchip_memory2_0_s1_writedata[24].IN1
onchip_memory2_0_s1_writedata[25] => onchip_memory2_0_s1_writedata[25].IN1
onchip_memory2_0_s1_writedata[26] => onchip_memory2_0_s1_writedata[26].IN1
onchip_memory2_0_s1_writedata[27] => onchip_memory2_0_s1_writedata[27].IN1
onchip_memory2_0_s1_writedata[28] => onchip_memory2_0_s1_writedata[28].IN1
onchip_memory2_0_s1_writedata[29] => onchip_memory2_0_s1_writedata[29].IN1
onchip_memory2_0_s1_writedata[30] => onchip_memory2_0_s1_writedata[30].IN1
onchip_memory2_0_s1_writedata[31] => onchip_memory2_0_s1_writedata[31].IN1
onchip_memory2_0_s1_writedata[32] => onchip_memory2_0_s1_writedata[32].IN1
onchip_memory2_0_s1_writedata[33] => onchip_memory2_0_s1_writedata[33].IN1
onchip_memory2_0_s1_writedata[34] => onchip_memory2_0_s1_writedata[34].IN1
onchip_memory2_0_s1_writedata[35] => onchip_memory2_0_s1_writedata[35].IN1
onchip_memory2_0_s1_writedata[36] => onchip_memory2_0_s1_writedata[36].IN1
onchip_memory2_0_s1_writedata[37] => onchip_memory2_0_s1_writedata[37].IN1
onchip_memory2_0_s1_writedata[38] => onchip_memory2_0_s1_writedata[38].IN1
onchip_memory2_0_s1_writedata[39] => onchip_memory2_0_s1_writedata[39].IN1
onchip_memory2_0_s1_writedata[40] => onchip_memory2_0_s1_writedata[40].IN1
onchip_memory2_0_s1_writedata[41] => onchip_memory2_0_s1_writedata[41].IN1
onchip_memory2_0_s1_writedata[42] => onchip_memory2_0_s1_writedata[42].IN1
onchip_memory2_0_s1_writedata[43] => onchip_memory2_0_s1_writedata[43].IN1
onchip_memory2_0_s1_writedata[44] => onchip_memory2_0_s1_writedata[44].IN1
onchip_memory2_0_s1_writedata[45] => onchip_memory2_0_s1_writedata[45].IN1
onchip_memory2_0_s1_writedata[46] => onchip_memory2_0_s1_writedata[46].IN1
onchip_memory2_0_s1_writedata[47] => onchip_memory2_0_s1_writedata[47].IN1
onchip_memory2_0_s1_writedata[48] => onchip_memory2_0_s1_writedata[48].IN1
onchip_memory2_0_s1_writedata[49] => onchip_memory2_0_s1_writedata[49].IN1
onchip_memory2_0_s1_writedata[50] => onchip_memory2_0_s1_writedata[50].IN1
onchip_memory2_0_s1_writedata[51] => onchip_memory2_0_s1_writedata[51].IN1
onchip_memory2_0_s1_writedata[52] => onchip_memory2_0_s1_writedata[52].IN1
onchip_memory2_0_s1_writedata[53] => onchip_memory2_0_s1_writedata[53].IN1
onchip_memory2_0_s1_writedata[54] => onchip_memory2_0_s1_writedata[54].IN1
onchip_memory2_0_s1_writedata[55] => onchip_memory2_0_s1_writedata[55].IN1
onchip_memory2_0_s1_writedata[56] => onchip_memory2_0_s1_writedata[56].IN1
onchip_memory2_0_s1_writedata[57] => onchip_memory2_0_s1_writedata[57].IN1
onchip_memory2_0_s1_writedata[58] => onchip_memory2_0_s1_writedata[58].IN1
onchip_memory2_0_s1_writedata[59] => onchip_memory2_0_s1_writedata[59].IN1
onchip_memory2_0_s1_writedata[60] => onchip_memory2_0_s1_writedata[60].IN1
onchip_memory2_0_s1_writedata[61] => onchip_memory2_0_s1_writedata[61].IN1
onchip_memory2_0_s1_writedata[62] => onchip_memory2_0_s1_writedata[62].IN1
onchip_memory2_0_s1_writedata[63] => onchip_memory2_0_s1_writedata[63].IN1
onchip_memory2_0_s1_byteenable[0] => onchip_memory2_0_s1_byteenable[0].IN1
onchip_memory2_0_s1_byteenable[1] => onchip_memory2_0_s1_byteenable[1].IN1
onchip_memory2_0_s1_byteenable[2] => onchip_memory2_0_s1_byteenable[2].IN1
onchip_memory2_0_s1_byteenable[3] => onchip_memory2_0_s1_byteenable[3].IN1
onchip_memory2_0_s1_byteenable[4] => onchip_memory2_0_s1_byteenable[4].IN1
onchip_memory2_0_s1_byteenable[5] => onchip_memory2_0_s1_byteenable[5].IN1
onchip_memory2_0_s1_byteenable[6] => onchip_memory2_0_s1_byteenable[6].IN1
onchip_memory2_0_s1_byteenable[7] => onchip_memory2_0_s1_byteenable[7].IN1
onchip_memory2_0_s2_address[0] => onchip_memory2_0_s2_address[0].IN1
onchip_memory2_0_s2_address[1] => onchip_memory2_0_s2_address[1].IN1
onchip_memory2_0_s2_address[2] => onchip_memory2_0_s2_address[2].IN1
onchip_memory2_0_s2_address[3] => onchip_memory2_0_s2_address[3].IN1
onchip_memory2_0_s2_address[4] => onchip_memory2_0_s2_address[4].IN1
onchip_memory2_0_s2_address[5] => onchip_memory2_0_s2_address[5].IN1
onchip_memory2_0_s2_address[6] => onchip_memory2_0_s2_address[6].IN1
onchip_memory2_0_s2_chipselect => onchip_memory2_0_s2_chipselect.IN1
onchip_memory2_0_s2_clken => onchip_memory2_0_s2_clken.IN1
onchip_memory2_0_s2_write => onchip_memory2_0_s2_write.IN1
onchip_memory2_0_s2_readdata[0] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[1] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[2] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[3] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[4] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[5] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[6] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[7] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[8] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[9] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[10] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[11] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[12] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[13] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[14] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[15] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[16] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[17] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[18] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[19] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[20] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[21] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[22] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[23] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[24] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[25] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[26] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[27] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[28] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[29] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[30] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[31] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[32] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[33] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[34] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[35] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[36] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[37] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[38] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[39] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[40] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[41] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[42] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[43] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[44] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[45] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[46] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[47] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[48] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[49] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[50] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[51] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[52] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[53] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[54] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[55] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[56] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[57] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[58] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[59] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[60] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[61] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[62] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_readdata[63] <= qtestpd_onchip_memory2_0:onchip_memory2_0.readdata2
onchip_memory2_0_s2_writedata[0] => onchip_memory2_0_s2_writedata[0].IN1
onchip_memory2_0_s2_writedata[1] => onchip_memory2_0_s2_writedata[1].IN1
onchip_memory2_0_s2_writedata[2] => onchip_memory2_0_s2_writedata[2].IN1
onchip_memory2_0_s2_writedata[3] => onchip_memory2_0_s2_writedata[3].IN1
onchip_memory2_0_s2_writedata[4] => onchip_memory2_0_s2_writedata[4].IN1
onchip_memory2_0_s2_writedata[5] => onchip_memory2_0_s2_writedata[5].IN1
onchip_memory2_0_s2_writedata[6] => onchip_memory2_0_s2_writedata[6].IN1
onchip_memory2_0_s2_writedata[7] => onchip_memory2_0_s2_writedata[7].IN1
onchip_memory2_0_s2_writedata[8] => onchip_memory2_0_s2_writedata[8].IN1
onchip_memory2_0_s2_writedata[9] => onchip_memory2_0_s2_writedata[9].IN1
onchip_memory2_0_s2_writedata[10] => onchip_memory2_0_s2_writedata[10].IN1
onchip_memory2_0_s2_writedata[11] => onchip_memory2_0_s2_writedata[11].IN1
onchip_memory2_0_s2_writedata[12] => onchip_memory2_0_s2_writedata[12].IN1
onchip_memory2_0_s2_writedata[13] => onchip_memory2_0_s2_writedata[13].IN1
onchip_memory2_0_s2_writedata[14] => onchip_memory2_0_s2_writedata[14].IN1
onchip_memory2_0_s2_writedata[15] => onchip_memory2_0_s2_writedata[15].IN1
onchip_memory2_0_s2_writedata[16] => onchip_memory2_0_s2_writedata[16].IN1
onchip_memory2_0_s2_writedata[17] => onchip_memory2_0_s2_writedata[17].IN1
onchip_memory2_0_s2_writedata[18] => onchip_memory2_0_s2_writedata[18].IN1
onchip_memory2_0_s2_writedata[19] => onchip_memory2_0_s2_writedata[19].IN1
onchip_memory2_0_s2_writedata[20] => onchip_memory2_0_s2_writedata[20].IN1
onchip_memory2_0_s2_writedata[21] => onchip_memory2_0_s2_writedata[21].IN1
onchip_memory2_0_s2_writedata[22] => onchip_memory2_0_s2_writedata[22].IN1
onchip_memory2_0_s2_writedata[23] => onchip_memory2_0_s2_writedata[23].IN1
onchip_memory2_0_s2_writedata[24] => onchip_memory2_0_s2_writedata[24].IN1
onchip_memory2_0_s2_writedata[25] => onchip_memory2_0_s2_writedata[25].IN1
onchip_memory2_0_s2_writedata[26] => onchip_memory2_0_s2_writedata[26].IN1
onchip_memory2_0_s2_writedata[27] => onchip_memory2_0_s2_writedata[27].IN1
onchip_memory2_0_s2_writedata[28] => onchip_memory2_0_s2_writedata[28].IN1
onchip_memory2_0_s2_writedata[29] => onchip_memory2_0_s2_writedata[29].IN1
onchip_memory2_0_s2_writedata[30] => onchip_memory2_0_s2_writedata[30].IN1
onchip_memory2_0_s2_writedata[31] => onchip_memory2_0_s2_writedata[31].IN1
onchip_memory2_0_s2_writedata[32] => onchip_memory2_0_s2_writedata[32].IN1
onchip_memory2_0_s2_writedata[33] => onchip_memory2_0_s2_writedata[33].IN1
onchip_memory2_0_s2_writedata[34] => onchip_memory2_0_s2_writedata[34].IN1
onchip_memory2_0_s2_writedata[35] => onchip_memory2_0_s2_writedata[35].IN1
onchip_memory2_0_s2_writedata[36] => onchip_memory2_0_s2_writedata[36].IN1
onchip_memory2_0_s2_writedata[37] => onchip_memory2_0_s2_writedata[37].IN1
onchip_memory2_0_s2_writedata[38] => onchip_memory2_0_s2_writedata[38].IN1
onchip_memory2_0_s2_writedata[39] => onchip_memory2_0_s2_writedata[39].IN1
onchip_memory2_0_s2_writedata[40] => onchip_memory2_0_s2_writedata[40].IN1
onchip_memory2_0_s2_writedata[41] => onchip_memory2_0_s2_writedata[41].IN1
onchip_memory2_0_s2_writedata[42] => onchip_memory2_0_s2_writedata[42].IN1
onchip_memory2_0_s2_writedata[43] => onchip_memory2_0_s2_writedata[43].IN1
onchip_memory2_0_s2_writedata[44] => onchip_memory2_0_s2_writedata[44].IN1
onchip_memory2_0_s2_writedata[45] => onchip_memory2_0_s2_writedata[45].IN1
onchip_memory2_0_s2_writedata[46] => onchip_memory2_0_s2_writedata[46].IN1
onchip_memory2_0_s2_writedata[47] => onchip_memory2_0_s2_writedata[47].IN1
onchip_memory2_0_s2_writedata[48] => onchip_memory2_0_s2_writedata[48].IN1
onchip_memory2_0_s2_writedata[49] => onchip_memory2_0_s2_writedata[49].IN1
onchip_memory2_0_s2_writedata[50] => onchip_memory2_0_s2_writedata[50].IN1
onchip_memory2_0_s2_writedata[51] => onchip_memory2_0_s2_writedata[51].IN1
onchip_memory2_0_s2_writedata[52] => onchip_memory2_0_s2_writedata[52].IN1
onchip_memory2_0_s2_writedata[53] => onchip_memory2_0_s2_writedata[53].IN1
onchip_memory2_0_s2_writedata[54] => onchip_memory2_0_s2_writedata[54].IN1
onchip_memory2_0_s2_writedata[55] => onchip_memory2_0_s2_writedata[55].IN1
onchip_memory2_0_s2_writedata[56] => onchip_memory2_0_s2_writedata[56].IN1
onchip_memory2_0_s2_writedata[57] => onchip_memory2_0_s2_writedata[57].IN1
onchip_memory2_0_s2_writedata[58] => onchip_memory2_0_s2_writedata[58].IN1
onchip_memory2_0_s2_writedata[59] => onchip_memory2_0_s2_writedata[59].IN1
onchip_memory2_0_s2_writedata[60] => onchip_memory2_0_s2_writedata[60].IN1
onchip_memory2_0_s2_writedata[61] => onchip_memory2_0_s2_writedata[61].IN1
onchip_memory2_0_s2_writedata[62] => onchip_memory2_0_s2_writedata[62].IN1
onchip_memory2_0_s2_writedata[63] => onchip_memory2_0_s2_writedata[63].IN1
onchip_memory2_0_s2_byteenable[0] => onchip_memory2_0_s2_byteenable[0].IN1
onchip_memory2_0_s2_byteenable[1] => onchip_memory2_0_s2_byteenable[1].IN1
onchip_memory2_0_s2_byteenable[2] => onchip_memory2_0_s2_byteenable[2].IN1
onchip_memory2_0_s2_byteenable[3] => onchip_memory2_0_s2_byteenable[3].IN1
onchip_memory2_0_s2_byteenable[4] => onchip_memory2_0_s2_byteenable[4].IN1
onchip_memory2_0_s2_byteenable[5] => onchip_memory2_0_s2_byteenable[5].IN1
onchip_memory2_0_s2_byteenable[6] => onchip_memory2_0_s2_byteenable[6].IN1
onchip_memory2_0_s2_byteenable[7] => onchip_memory2_0_s2_byteenable[7].IN1
reset_reset_n => _.IN1


|qtest|qtestpd:u0|qtestpd_onchip_memory2_0:onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
byteenable[4] => byteenable[4].IN1
byteenable[5] => byteenable[5].IN1
byteenable[6] => byteenable[6].IN1
byteenable[7] => byteenable[7].IN1
byteenable2[0] => byteenable2[0].IN1
byteenable2[1] => byteenable2[1].IN1
byteenable2[2] => byteenable2[2].IN1
byteenable2[3] => byteenable2[3].IN1
byteenable2[4] => byteenable2[4].IN1
byteenable2[5] => byteenable2[5].IN1
byteenable2[6] => byteenable2[6].IN1
byteenable2[7] => byteenable2[7].IN1
chipselect => wren.IN0
chipselect2 => wren2.IN0
clk => clk.IN1
clken => wren.IN1
clken => not_clken.IN1
clken2 => wren2.IN1
clken2 => not_clken2.IN1
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
write2 => wren2.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
writedata[32] => writedata[32].IN1
writedata[33] => writedata[33].IN1
writedata[34] => writedata[34].IN1
writedata[35] => writedata[35].IN1
writedata[36] => writedata[36].IN1
writedata[37] => writedata[37].IN1
writedata[38] => writedata[38].IN1
writedata[39] => writedata[39].IN1
writedata[40] => writedata[40].IN1
writedata[41] => writedata[41].IN1
writedata[42] => writedata[42].IN1
writedata[43] => writedata[43].IN1
writedata[44] => writedata[44].IN1
writedata[45] => writedata[45].IN1
writedata[46] => writedata[46].IN1
writedata[47] => writedata[47].IN1
writedata[48] => writedata[48].IN1
writedata[49] => writedata[49].IN1
writedata[50] => writedata[50].IN1
writedata[51] => writedata[51].IN1
writedata[52] => writedata[52].IN1
writedata[53] => writedata[53].IN1
writedata[54] => writedata[54].IN1
writedata[55] => writedata[55].IN1
writedata[56] => writedata[56].IN1
writedata[57] => writedata[57].IN1
writedata[58] => writedata[58].IN1
writedata[59] => writedata[59].IN1
writedata[60] => writedata[60].IN1
writedata[61] => writedata[61].IN1
writedata[62] => writedata[62].IN1
writedata[63] => writedata[63].IN1
writedata2[0] => writedata2[0].IN1
writedata2[1] => writedata2[1].IN1
writedata2[2] => writedata2[2].IN1
writedata2[3] => writedata2[3].IN1
writedata2[4] => writedata2[4].IN1
writedata2[5] => writedata2[5].IN1
writedata2[6] => writedata2[6].IN1
writedata2[7] => writedata2[7].IN1
writedata2[8] => writedata2[8].IN1
writedata2[9] => writedata2[9].IN1
writedata2[10] => writedata2[10].IN1
writedata2[11] => writedata2[11].IN1
writedata2[12] => writedata2[12].IN1
writedata2[13] => writedata2[13].IN1
writedata2[14] => writedata2[14].IN1
writedata2[15] => writedata2[15].IN1
writedata2[16] => writedata2[16].IN1
writedata2[17] => writedata2[17].IN1
writedata2[18] => writedata2[18].IN1
writedata2[19] => writedata2[19].IN1
writedata2[20] => writedata2[20].IN1
writedata2[21] => writedata2[21].IN1
writedata2[22] => writedata2[22].IN1
writedata2[23] => writedata2[23].IN1
writedata2[24] => writedata2[24].IN1
writedata2[25] => writedata2[25].IN1
writedata2[26] => writedata2[26].IN1
writedata2[27] => writedata2[27].IN1
writedata2[28] => writedata2[28].IN1
writedata2[29] => writedata2[29].IN1
writedata2[30] => writedata2[30].IN1
writedata2[31] => writedata2[31].IN1
writedata2[32] => writedata2[32].IN1
writedata2[33] => writedata2[33].IN1
writedata2[34] => writedata2[34].IN1
writedata2[35] => writedata2[35].IN1
writedata2[36] => writedata2[36].IN1
writedata2[37] => writedata2[37].IN1
writedata2[38] => writedata2[38].IN1
writedata2[39] => writedata2[39].IN1
writedata2[40] => writedata2[40].IN1
writedata2[41] => writedata2[41].IN1
writedata2[42] => writedata2[42].IN1
writedata2[43] => writedata2[43].IN1
writedata2[44] => writedata2[44].IN1
writedata2[45] => writedata2[45].IN1
writedata2[46] => writedata2[46].IN1
writedata2[47] => writedata2[47].IN1
writedata2[48] => writedata2[48].IN1
writedata2[49] => writedata2[49].IN1
writedata2[50] => writedata2[50].IN1
writedata2[51] => writedata2[51].IN1
writedata2[52] => writedata2[52].IN1
writedata2[53] => writedata2[53].IN1
writedata2[54] => writedata2[54].IN1
writedata2[55] => writedata2[55].IN1
writedata2[56] => writedata2[56].IN1
writedata2[57] => writedata2[57].IN1
writedata2[58] => writedata2[58].IN1
writedata2[59] => writedata2[59].IN1
writedata2[60] => writedata2[60].IN1
writedata2[61] => writedata2[61].IN1
writedata2[62] => writedata2[62].IN1
writedata2[63] => writedata2[63].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a
readdata[32] <= altsyncram:the_altsyncram.q_a
readdata[33] <= altsyncram:the_altsyncram.q_a
readdata[34] <= altsyncram:the_altsyncram.q_a
readdata[35] <= altsyncram:the_altsyncram.q_a
readdata[36] <= altsyncram:the_altsyncram.q_a
readdata[37] <= altsyncram:the_altsyncram.q_a
readdata[38] <= altsyncram:the_altsyncram.q_a
readdata[39] <= altsyncram:the_altsyncram.q_a
readdata[40] <= altsyncram:the_altsyncram.q_a
readdata[41] <= altsyncram:the_altsyncram.q_a
readdata[42] <= altsyncram:the_altsyncram.q_a
readdata[43] <= altsyncram:the_altsyncram.q_a
readdata[44] <= altsyncram:the_altsyncram.q_a
readdata[45] <= altsyncram:the_altsyncram.q_a
readdata[46] <= altsyncram:the_altsyncram.q_a
readdata[47] <= altsyncram:the_altsyncram.q_a
readdata[48] <= altsyncram:the_altsyncram.q_a
readdata[49] <= altsyncram:the_altsyncram.q_a
readdata[50] <= altsyncram:the_altsyncram.q_a
readdata[51] <= altsyncram:the_altsyncram.q_a
readdata[52] <= altsyncram:the_altsyncram.q_a
readdata[53] <= altsyncram:the_altsyncram.q_a
readdata[54] <= altsyncram:the_altsyncram.q_a
readdata[55] <= altsyncram:the_altsyncram.q_a
readdata[56] <= altsyncram:the_altsyncram.q_a
readdata[57] <= altsyncram:the_altsyncram.q_a
readdata[58] <= altsyncram:the_altsyncram.q_a
readdata[59] <= altsyncram:the_altsyncram.q_a
readdata[60] <= altsyncram:the_altsyncram.q_a
readdata[61] <= altsyncram:the_altsyncram.q_a
readdata[62] <= altsyncram:the_altsyncram.q_a
readdata[63] <= altsyncram:the_altsyncram.q_a
readdata2[0] <= altsyncram:the_altsyncram.q_b
readdata2[1] <= altsyncram:the_altsyncram.q_b
readdata2[2] <= altsyncram:the_altsyncram.q_b
readdata2[3] <= altsyncram:the_altsyncram.q_b
readdata2[4] <= altsyncram:the_altsyncram.q_b
readdata2[5] <= altsyncram:the_altsyncram.q_b
readdata2[6] <= altsyncram:the_altsyncram.q_b
readdata2[7] <= altsyncram:the_altsyncram.q_b
readdata2[8] <= altsyncram:the_altsyncram.q_b
readdata2[9] <= altsyncram:the_altsyncram.q_b
readdata2[10] <= altsyncram:the_altsyncram.q_b
readdata2[11] <= altsyncram:the_altsyncram.q_b
readdata2[12] <= altsyncram:the_altsyncram.q_b
readdata2[13] <= altsyncram:the_altsyncram.q_b
readdata2[14] <= altsyncram:the_altsyncram.q_b
readdata2[15] <= altsyncram:the_altsyncram.q_b
readdata2[16] <= altsyncram:the_altsyncram.q_b
readdata2[17] <= altsyncram:the_altsyncram.q_b
readdata2[18] <= altsyncram:the_altsyncram.q_b
readdata2[19] <= altsyncram:the_altsyncram.q_b
readdata2[20] <= altsyncram:the_altsyncram.q_b
readdata2[21] <= altsyncram:the_altsyncram.q_b
readdata2[22] <= altsyncram:the_altsyncram.q_b
readdata2[23] <= altsyncram:the_altsyncram.q_b
readdata2[24] <= altsyncram:the_altsyncram.q_b
readdata2[25] <= altsyncram:the_altsyncram.q_b
readdata2[26] <= altsyncram:the_altsyncram.q_b
readdata2[27] <= altsyncram:the_altsyncram.q_b
readdata2[28] <= altsyncram:the_altsyncram.q_b
readdata2[29] <= altsyncram:the_altsyncram.q_b
readdata2[30] <= altsyncram:the_altsyncram.q_b
readdata2[31] <= altsyncram:the_altsyncram.q_b
readdata2[32] <= altsyncram:the_altsyncram.q_b
readdata2[33] <= altsyncram:the_altsyncram.q_b
readdata2[34] <= altsyncram:the_altsyncram.q_b
readdata2[35] <= altsyncram:the_altsyncram.q_b
readdata2[36] <= altsyncram:the_altsyncram.q_b
readdata2[37] <= altsyncram:the_altsyncram.q_b
readdata2[38] <= altsyncram:the_altsyncram.q_b
readdata2[39] <= altsyncram:the_altsyncram.q_b
readdata2[40] <= altsyncram:the_altsyncram.q_b
readdata2[41] <= altsyncram:the_altsyncram.q_b
readdata2[42] <= altsyncram:the_altsyncram.q_b
readdata2[43] <= altsyncram:the_altsyncram.q_b
readdata2[44] <= altsyncram:the_altsyncram.q_b
readdata2[45] <= altsyncram:the_altsyncram.q_b
readdata2[46] <= altsyncram:the_altsyncram.q_b
readdata2[47] <= altsyncram:the_altsyncram.q_b
readdata2[48] <= altsyncram:the_altsyncram.q_b
readdata2[49] <= altsyncram:the_altsyncram.q_b
readdata2[50] <= altsyncram:the_altsyncram.q_b
readdata2[51] <= altsyncram:the_altsyncram.q_b
readdata2[52] <= altsyncram:the_altsyncram.q_b
readdata2[53] <= altsyncram:the_altsyncram.q_b
readdata2[54] <= altsyncram:the_altsyncram.q_b
readdata2[55] <= altsyncram:the_altsyncram.q_b
readdata2[56] <= altsyncram:the_altsyncram.q_b
readdata2[57] <= altsyncram:the_altsyncram.q_b
readdata2[58] <= altsyncram:the_altsyncram.q_b
readdata2[59] <= altsyncram:the_altsyncram.q_b
readdata2[60] <= altsyncram:the_altsyncram.q_b
readdata2[61] <= altsyncram:the_altsyncram.q_b
readdata2[62] <= altsyncram:the_altsyncram.q_b
readdata2[63] <= altsyncram:the_altsyncram.q_b


|qtest|qtestpd:u0|qtestpd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_h312:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h312:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h312:auto_generated.data_a[0]
data_a[1] => altsyncram_h312:auto_generated.data_a[1]
data_a[2] => altsyncram_h312:auto_generated.data_a[2]
data_a[3] => altsyncram_h312:auto_generated.data_a[3]
data_a[4] => altsyncram_h312:auto_generated.data_a[4]
data_a[5] => altsyncram_h312:auto_generated.data_a[5]
data_a[6] => altsyncram_h312:auto_generated.data_a[6]
data_a[7] => altsyncram_h312:auto_generated.data_a[7]
data_a[8] => altsyncram_h312:auto_generated.data_a[8]
data_a[9] => altsyncram_h312:auto_generated.data_a[9]
data_a[10] => altsyncram_h312:auto_generated.data_a[10]
data_a[11] => altsyncram_h312:auto_generated.data_a[11]
data_a[12] => altsyncram_h312:auto_generated.data_a[12]
data_a[13] => altsyncram_h312:auto_generated.data_a[13]
data_a[14] => altsyncram_h312:auto_generated.data_a[14]
data_a[15] => altsyncram_h312:auto_generated.data_a[15]
data_a[16] => altsyncram_h312:auto_generated.data_a[16]
data_a[17] => altsyncram_h312:auto_generated.data_a[17]
data_a[18] => altsyncram_h312:auto_generated.data_a[18]
data_a[19] => altsyncram_h312:auto_generated.data_a[19]
data_a[20] => altsyncram_h312:auto_generated.data_a[20]
data_a[21] => altsyncram_h312:auto_generated.data_a[21]
data_a[22] => altsyncram_h312:auto_generated.data_a[22]
data_a[23] => altsyncram_h312:auto_generated.data_a[23]
data_a[24] => altsyncram_h312:auto_generated.data_a[24]
data_a[25] => altsyncram_h312:auto_generated.data_a[25]
data_a[26] => altsyncram_h312:auto_generated.data_a[26]
data_a[27] => altsyncram_h312:auto_generated.data_a[27]
data_a[28] => altsyncram_h312:auto_generated.data_a[28]
data_a[29] => altsyncram_h312:auto_generated.data_a[29]
data_a[30] => altsyncram_h312:auto_generated.data_a[30]
data_a[31] => altsyncram_h312:auto_generated.data_a[31]
data_a[32] => altsyncram_h312:auto_generated.data_a[32]
data_a[33] => altsyncram_h312:auto_generated.data_a[33]
data_a[34] => altsyncram_h312:auto_generated.data_a[34]
data_a[35] => altsyncram_h312:auto_generated.data_a[35]
data_a[36] => altsyncram_h312:auto_generated.data_a[36]
data_a[37] => altsyncram_h312:auto_generated.data_a[37]
data_a[38] => altsyncram_h312:auto_generated.data_a[38]
data_a[39] => altsyncram_h312:auto_generated.data_a[39]
data_a[40] => altsyncram_h312:auto_generated.data_a[40]
data_a[41] => altsyncram_h312:auto_generated.data_a[41]
data_a[42] => altsyncram_h312:auto_generated.data_a[42]
data_a[43] => altsyncram_h312:auto_generated.data_a[43]
data_a[44] => altsyncram_h312:auto_generated.data_a[44]
data_a[45] => altsyncram_h312:auto_generated.data_a[45]
data_a[46] => altsyncram_h312:auto_generated.data_a[46]
data_a[47] => altsyncram_h312:auto_generated.data_a[47]
data_a[48] => altsyncram_h312:auto_generated.data_a[48]
data_a[49] => altsyncram_h312:auto_generated.data_a[49]
data_a[50] => altsyncram_h312:auto_generated.data_a[50]
data_a[51] => altsyncram_h312:auto_generated.data_a[51]
data_a[52] => altsyncram_h312:auto_generated.data_a[52]
data_a[53] => altsyncram_h312:auto_generated.data_a[53]
data_a[54] => altsyncram_h312:auto_generated.data_a[54]
data_a[55] => altsyncram_h312:auto_generated.data_a[55]
data_a[56] => altsyncram_h312:auto_generated.data_a[56]
data_a[57] => altsyncram_h312:auto_generated.data_a[57]
data_a[58] => altsyncram_h312:auto_generated.data_a[58]
data_a[59] => altsyncram_h312:auto_generated.data_a[59]
data_a[60] => altsyncram_h312:auto_generated.data_a[60]
data_a[61] => altsyncram_h312:auto_generated.data_a[61]
data_a[62] => altsyncram_h312:auto_generated.data_a[62]
data_a[63] => altsyncram_h312:auto_generated.data_a[63]
data_b[0] => altsyncram_h312:auto_generated.data_b[0]
data_b[1] => altsyncram_h312:auto_generated.data_b[1]
data_b[2] => altsyncram_h312:auto_generated.data_b[2]
data_b[3] => altsyncram_h312:auto_generated.data_b[3]
data_b[4] => altsyncram_h312:auto_generated.data_b[4]
data_b[5] => altsyncram_h312:auto_generated.data_b[5]
data_b[6] => altsyncram_h312:auto_generated.data_b[6]
data_b[7] => altsyncram_h312:auto_generated.data_b[7]
data_b[8] => altsyncram_h312:auto_generated.data_b[8]
data_b[9] => altsyncram_h312:auto_generated.data_b[9]
data_b[10] => altsyncram_h312:auto_generated.data_b[10]
data_b[11] => altsyncram_h312:auto_generated.data_b[11]
data_b[12] => altsyncram_h312:auto_generated.data_b[12]
data_b[13] => altsyncram_h312:auto_generated.data_b[13]
data_b[14] => altsyncram_h312:auto_generated.data_b[14]
data_b[15] => altsyncram_h312:auto_generated.data_b[15]
data_b[16] => altsyncram_h312:auto_generated.data_b[16]
data_b[17] => altsyncram_h312:auto_generated.data_b[17]
data_b[18] => altsyncram_h312:auto_generated.data_b[18]
data_b[19] => altsyncram_h312:auto_generated.data_b[19]
data_b[20] => altsyncram_h312:auto_generated.data_b[20]
data_b[21] => altsyncram_h312:auto_generated.data_b[21]
data_b[22] => altsyncram_h312:auto_generated.data_b[22]
data_b[23] => altsyncram_h312:auto_generated.data_b[23]
data_b[24] => altsyncram_h312:auto_generated.data_b[24]
data_b[25] => altsyncram_h312:auto_generated.data_b[25]
data_b[26] => altsyncram_h312:auto_generated.data_b[26]
data_b[27] => altsyncram_h312:auto_generated.data_b[27]
data_b[28] => altsyncram_h312:auto_generated.data_b[28]
data_b[29] => altsyncram_h312:auto_generated.data_b[29]
data_b[30] => altsyncram_h312:auto_generated.data_b[30]
data_b[31] => altsyncram_h312:auto_generated.data_b[31]
data_b[32] => altsyncram_h312:auto_generated.data_b[32]
data_b[33] => altsyncram_h312:auto_generated.data_b[33]
data_b[34] => altsyncram_h312:auto_generated.data_b[34]
data_b[35] => altsyncram_h312:auto_generated.data_b[35]
data_b[36] => altsyncram_h312:auto_generated.data_b[36]
data_b[37] => altsyncram_h312:auto_generated.data_b[37]
data_b[38] => altsyncram_h312:auto_generated.data_b[38]
data_b[39] => altsyncram_h312:auto_generated.data_b[39]
data_b[40] => altsyncram_h312:auto_generated.data_b[40]
data_b[41] => altsyncram_h312:auto_generated.data_b[41]
data_b[42] => altsyncram_h312:auto_generated.data_b[42]
data_b[43] => altsyncram_h312:auto_generated.data_b[43]
data_b[44] => altsyncram_h312:auto_generated.data_b[44]
data_b[45] => altsyncram_h312:auto_generated.data_b[45]
data_b[46] => altsyncram_h312:auto_generated.data_b[46]
data_b[47] => altsyncram_h312:auto_generated.data_b[47]
data_b[48] => altsyncram_h312:auto_generated.data_b[48]
data_b[49] => altsyncram_h312:auto_generated.data_b[49]
data_b[50] => altsyncram_h312:auto_generated.data_b[50]
data_b[51] => altsyncram_h312:auto_generated.data_b[51]
data_b[52] => altsyncram_h312:auto_generated.data_b[52]
data_b[53] => altsyncram_h312:auto_generated.data_b[53]
data_b[54] => altsyncram_h312:auto_generated.data_b[54]
data_b[55] => altsyncram_h312:auto_generated.data_b[55]
data_b[56] => altsyncram_h312:auto_generated.data_b[56]
data_b[57] => altsyncram_h312:auto_generated.data_b[57]
data_b[58] => altsyncram_h312:auto_generated.data_b[58]
data_b[59] => altsyncram_h312:auto_generated.data_b[59]
data_b[60] => altsyncram_h312:auto_generated.data_b[60]
data_b[61] => altsyncram_h312:auto_generated.data_b[61]
data_b[62] => altsyncram_h312:auto_generated.data_b[62]
data_b[63] => altsyncram_h312:auto_generated.data_b[63]
address_a[0] => altsyncram_h312:auto_generated.address_a[0]
address_a[1] => altsyncram_h312:auto_generated.address_a[1]
address_a[2] => altsyncram_h312:auto_generated.address_a[2]
address_a[3] => altsyncram_h312:auto_generated.address_a[3]
address_a[4] => altsyncram_h312:auto_generated.address_a[4]
address_a[5] => altsyncram_h312:auto_generated.address_a[5]
address_a[6] => altsyncram_h312:auto_generated.address_a[6]
address_b[0] => altsyncram_h312:auto_generated.address_b[0]
address_b[1] => altsyncram_h312:auto_generated.address_b[1]
address_b[2] => altsyncram_h312:auto_generated.address_b[2]
address_b[3] => altsyncram_h312:auto_generated.address_b[3]
address_b[4] => altsyncram_h312:auto_generated.address_b[4]
address_b[5] => altsyncram_h312:auto_generated.address_b[5]
address_b[6] => altsyncram_h312:auto_generated.address_b[6]
addressstall_a => altsyncram_h312:auto_generated.addressstall_a
addressstall_b => altsyncram_h312:auto_generated.addressstall_b
clock0 => altsyncram_h312:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_h312:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_h312:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_h312:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_h312:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_h312:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_h312:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_h312:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_h312:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_h312:auto_generated.byteena_a[7]
byteena_b[0] => altsyncram_h312:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_h312:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_h312:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_h312:auto_generated.byteena_b[3]
byteena_b[4] => altsyncram_h312:auto_generated.byteena_b[4]
byteena_b[5] => altsyncram_h312:auto_generated.byteena_b[5]
byteena_b[6] => altsyncram_h312:auto_generated.byteena_b[6]
byteena_b[7] => altsyncram_h312:auto_generated.byteena_b[7]
q_a[0] <= altsyncram_h312:auto_generated.q_a[0]
q_a[1] <= altsyncram_h312:auto_generated.q_a[1]
q_a[2] <= altsyncram_h312:auto_generated.q_a[2]
q_a[3] <= altsyncram_h312:auto_generated.q_a[3]
q_a[4] <= altsyncram_h312:auto_generated.q_a[4]
q_a[5] <= altsyncram_h312:auto_generated.q_a[5]
q_a[6] <= altsyncram_h312:auto_generated.q_a[6]
q_a[7] <= altsyncram_h312:auto_generated.q_a[7]
q_a[8] <= altsyncram_h312:auto_generated.q_a[8]
q_a[9] <= altsyncram_h312:auto_generated.q_a[9]
q_a[10] <= altsyncram_h312:auto_generated.q_a[10]
q_a[11] <= altsyncram_h312:auto_generated.q_a[11]
q_a[12] <= altsyncram_h312:auto_generated.q_a[12]
q_a[13] <= altsyncram_h312:auto_generated.q_a[13]
q_a[14] <= altsyncram_h312:auto_generated.q_a[14]
q_a[15] <= altsyncram_h312:auto_generated.q_a[15]
q_a[16] <= altsyncram_h312:auto_generated.q_a[16]
q_a[17] <= altsyncram_h312:auto_generated.q_a[17]
q_a[18] <= altsyncram_h312:auto_generated.q_a[18]
q_a[19] <= altsyncram_h312:auto_generated.q_a[19]
q_a[20] <= altsyncram_h312:auto_generated.q_a[20]
q_a[21] <= altsyncram_h312:auto_generated.q_a[21]
q_a[22] <= altsyncram_h312:auto_generated.q_a[22]
q_a[23] <= altsyncram_h312:auto_generated.q_a[23]
q_a[24] <= altsyncram_h312:auto_generated.q_a[24]
q_a[25] <= altsyncram_h312:auto_generated.q_a[25]
q_a[26] <= altsyncram_h312:auto_generated.q_a[26]
q_a[27] <= altsyncram_h312:auto_generated.q_a[27]
q_a[28] <= altsyncram_h312:auto_generated.q_a[28]
q_a[29] <= altsyncram_h312:auto_generated.q_a[29]
q_a[30] <= altsyncram_h312:auto_generated.q_a[30]
q_a[31] <= altsyncram_h312:auto_generated.q_a[31]
q_a[32] <= altsyncram_h312:auto_generated.q_a[32]
q_a[33] <= altsyncram_h312:auto_generated.q_a[33]
q_a[34] <= altsyncram_h312:auto_generated.q_a[34]
q_a[35] <= altsyncram_h312:auto_generated.q_a[35]
q_a[36] <= altsyncram_h312:auto_generated.q_a[36]
q_a[37] <= altsyncram_h312:auto_generated.q_a[37]
q_a[38] <= altsyncram_h312:auto_generated.q_a[38]
q_a[39] <= altsyncram_h312:auto_generated.q_a[39]
q_a[40] <= altsyncram_h312:auto_generated.q_a[40]
q_a[41] <= altsyncram_h312:auto_generated.q_a[41]
q_a[42] <= altsyncram_h312:auto_generated.q_a[42]
q_a[43] <= altsyncram_h312:auto_generated.q_a[43]
q_a[44] <= altsyncram_h312:auto_generated.q_a[44]
q_a[45] <= altsyncram_h312:auto_generated.q_a[45]
q_a[46] <= altsyncram_h312:auto_generated.q_a[46]
q_a[47] <= altsyncram_h312:auto_generated.q_a[47]
q_a[48] <= altsyncram_h312:auto_generated.q_a[48]
q_a[49] <= altsyncram_h312:auto_generated.q_a[49]
q_a[50] <= altsyncram_h312:auto_generated.q_a[50]
q_a[51] <= altsyncram_h312:auto_generated.q_a[51]
q_a[52] <= altsyncram_h312:auto_generated.q_a[52]
q_a[53] <= altsyncram_h312:auto_generated.q_a[53]
q_a[54] <= altsyncram_h312:auto_generated.q_a[54]
q_a[55] <= altsyncram_h312:auto_generated.q_a[55]
q_a[56] <= altsyncram_h312:auto_generated.q_a[56]
q_a[57] <= altsyncram_h312:auto_generated.q_a[57]
q_a[58] <= altsyncram_h312:auto_generated.q_a[58]
q_a[59] <= altsyncram_h312:auto_generated.q_a[59]
q_a[60] <= altsyncram_h312:auto_generated.q_a[60]
q_a[61] <= altsyncram_h312:auto_generated.q_a[61]
q_a[62] <= altsyncram_h312:auto_generated.q_a[62]
q_a[63] <= altsyncram_h312:auto_generated.q_a[63]
q_b[0] <= altsyncram_h312:auto_generated.q_b[0]
q_b[1] <= altsyncram_h312:auto_generated.q_b[1]
q_b[2] <= altsyncram_h312:auto_generated.q_b[2]
q_b[3] <= altsyncram_h312:auto_generated.q_b[3]
q_b[4] <= altsyncram_h312:auto_generated.q_b[4]
q_b[5] <= altsyncram_h312:auto_generated.q_b[5]
q_b[6] <= altsyncram_h312:auto_generated.q_b[6]
q_b[7] <= altsyncram_h312:auto_generated.q_b[7]
q_b[8] <= altsyncram_h312:auto_generated.q_b[8]
q_b[9] <= altsyncram_h312:auto_generated.q_b[9]
q_b[10] <= altsyncram_h312:auto_generated.q_b[10]
q_b[11] <= altsyncram_h312:auto_generated.q_b[11]
q_b[12] <= altsyncram_h312:auto_generated.q_b[12]
q_b[13] <= altsyncram_h312:auto_generated.q_b[13]
q_b[14] <= altsyncram_h312:auto_generated.q_b[14]
q_b[15] <= altsyncram_h312:auto_generated.q_b[15]
q_b[16] <= altsyncram_h312:auto_generated.q_b[16]
q_b[17] <= altsyncram_h312:auto_generated.q_b[17]
q_b[18] <= altsyncram_h312:auto_generated.q_b[18]
q_b[19] <= altsyncram_h312:auto_generated.q_b[19]
q_b[20] <= altsyncram_h312:auto_generated.q_b[20]
q_b[21] <= altsyncram_h312:auto_generated.q_b[21]
q_b[22] <= altsyncram_h312:auto_generated.q_b[22]
q_b[23] <= altsyncram_h312:auto_generated.q_b[23]
q_b[24] <= altsyncram_h312:auto_generated.q_b[24]
q_b[25] <= altsyncram_h312:auto_generated.q_b[25]
q_b[26] <= altsyncram_h312:auto_generated.q_b[26]
q_b[27] <= altsyncram_h312:auto_generated.q_b[27]
q_b[28] <= altsyncram_h312:auto_generated.q_b[28]
q_b[29] <= altsyncram_h312:auto_generated.q_b[29]
q_b[30] <= altsyncram_h312:auto_generated.q_b[30]
q_b[31] <= altsyncram_h312:auto_generated.q_b[31]
q_b[32] <= altsyncram_h312:auto_generated.q_b[32]
q_b[33] <= altsyncram_h312:auto_generated.q_b[33]
q_b[34] <= altsyncram_h312:auto_generated.q_b[34]
q_b[35] <= altsyncram_h312:auto_generated.q_b[35]
q_b[36] <= altsyncram_h312:auto_generated.q_b[36]
q_b[37] <= altsyncram_h312:auto_generated.q_b[37]
q_b[38] <= altsyncram_h312:auto_generated.q_b[38]
q_b[39] <= altsyncram_h312:auto_generated.q_b[39]
q_b[40] <= altsyncram_h312:auto_generated.q_b[40]
q_b[41] <= altsyncram_h312:auto_generated.q_b[41]
q_b[42] <= altsyncram_h312:auto_generated.q_b[42]
q_b[43] <= altsyncram_h312:auto_generated.q_b[43]
q_b[44] <= altsyncram_h312:auto_generated.q_b[44]
q_b[45] <= altsyncram_h312:auto_generated.q_b[45]
q_b[46] <= altsyncram_h312:auto_generated.q_b[46]
q_b[47] <= altsyncram_h312:auto_generated.q_b[47]
q_b[48] <= altsyncram_h312:auto_generated.q_b[48]
q_b[49] <= altsyncram_h312:auto_generated.q_b[49]
q_b[50] <= altsyncram_h312:auto_generated.q_b[50]
q_b[51] <= altsyncram_h312:auto_generated.q_b[51]
q_b[52] <= altsyncram_h312:auto_generated.q_b[52]
q_b[53] <= altsyncram_h312:auto_generated.q_b[53]
q_b[54] <= altsyncram_h312:auto_generated.q_b[54]
q_b[55] <= altsyncram_h312:auto_generated.q_b[55]
q_b[56] <= altsyncram_h312:auto_generated.q_b[56]
q_b[57] <= altsyncram_h312:auto_generated.q_b[57]
q_b[58] <= altsyncram_h312:auto_generated.q_b[58]
q_b[59] <= altsyncram_h312:auto_generated.q_b[59]
q_b[60] <= altsyncram_h312:auto_generated.q_b[60]
q_b[61] <= altsyncram_h312:auto_generated.q_b[61]
q_b[62] <= altsyncram_h312:auto_generated.q_b[62]
q_b[63] <= altsyncram_h312:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|qtest|qtestpd:u0|qtestpd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h312:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
addressstall_a => ram_block1a2.PORTAADDRSTALL
addressstall_a => ram_block1a3.PORTAADDRSTALL
addressstall_a => ram_block1a4.PORTAADDRSTALL
addressstall_a => ram_block1a5.PORTAADDRSTALL
addressstall_a => ram_block1a6.PORTAADDRSTALL
addressstall_a => ram_block1a7.PORTAADDRSTALL
addressstall_a => ram_block1a8.PORTAADDRSTALL
addressstall_a => ram_block1a9.PORTAADDRSTALL
addressstall_a => ram_block1a10.PORTAADDRSTALL
addressstall_a => ram_block1a11.PORTAADDRSTALL
addressstall_a => ram_block1a12.PORTAADDRSTALL
addressstall_a => ram_block1a13.PORTAADDRSTALL
addressstall_a => ram_block1a14.PORTAADDRSTALL
addressstall_a => ram_block1a15.PORTAADDRSTALL
addressstall_a => ram_block1a16.PORTAADDRSTALL
addressstall_a => ram_block1a17.PORTAADDRSTALL
addressstall_a => ram_block1a18.PORTAADDRSTALL
addressstall_a => ram_block1a19.PORTAADDRSTALL
addressstall_a => ram_block1a20.PORTAADDRSTALL
addressstall_a => ram_block1a21.PORTAADDRSTALL
addressstall_a => ram_block1a22.PORTAADDRSTALL
addressstall_a => ram_block1a23.PORTAADDRSTALL
addressstall_a => ram_block1a24.PORTAADDRSTALL
addressstall_a => ram_block1a25.PORTAADDRSTALL
addressstall_a => ram_block1a26.PORTAADDRSTALL
addressstall_a => ram_block1a27.PORTAADDRSTALL
addressstall_a => ram_block1a28.PORTAADDRSTALL
addressstall_a => ram_block1a29.PORTAADDRSTALL
addressstall_a => ram_block1a30.PORTAADDRSTALL
addressstall_a => ram_block1a31.PORTAADDRSTALL
addressstall_a => ram_block1a32.PORTAADDRSTALL
addressstall_a => ram_block1a33.PORTAADDRSTALL
addressstall_a => ram_block1a34.PORTAADDRSTALL
addressstall_a => ram_block1a35.PORTAADDRSTALL
addressstall_a => ram_block1a36.PORTAADDRSTALL
addressstall_a => ram_block1a37.PORTAADDRSTALL
addressstall_a => ram_block1a38.PORTAADDRSTALL
addressstall_a => ram_block1a39.PORTAADDRSTALL
addressstall_a => ram_block1a40.PORTAADDRSTALL
addressstall_a => ram_block1a41.PORTAADDRSTALL
addressstall_a => ram_block1a42.PORTAADDRSTALL
addressstall_a => ram_block1a43.PORTAADDRSTALL
addressstall_a => ram_block1a44.PORTAADDRSTALL
addressstall_a => ram_block1a45.PORTAADDRSTALL
addressstall_a => ram_block1a46.PORTAADDRSTALL
addressstall_a => ram_block1a47.PORTAADDRSTALL
addressstall_a => ram_block1a48.PORTAADDRSTALL
addressstall_a => ram_block1a49.PORTAADDRSTALL
addressstall_a => ram_block1a50.PORTAADDRSTALL
addressstall_a => ram_block1a51.PORTAADDRSTALL
addressstall_a => ram_block1a52.PORTAADDRSTALL
addressstall_a => ram_block1a53.PORTAADDRSTALL
addressstall_a => ram_block1a54.PORTAADDRSTALL
addressstall_a => ram_block1a55.PORTAADDRSTALL
addressstall_a => ram_block1a56.PORTAADDRSTALL
addressstall_a => ram_block1a57.PORTAADDRSTALL
addressstall_a => ram_block1a58.PORTAADDRSTALL
addressstall_a => ram_block1a59.PORTAADDRSTALL
addressstall_a => ram_block1a60.PORTAADDRSTALL
addressstall_a => ram_block1a61.PORTAADDRSTALL
addressstall_a => ram_block1a62.PORTAADDRSTALL
addressstall_a => ram_block1a63.PORTAADDRSTALL
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
addressstall_b => ram_block1a32.PORTBADDRSTALL
addressstall_b => ram_block1a33.PORTBADDRSTALL
addressstall_b => ram_block1a34.PORTBADDRSTALL
addressstall_b => ram_block1a35.PORTBADDRSTALL
addressstall_b => ram_block1a36.PORTBADDRSTALL
addressstall_b => ram_block1a37.PORTBADDRSTALL
addressstall_b => ram_block1a38.PORTBADDRSTALL
addressstall_b => ram_block1a39.PORTBADDRSTALL
addressstall_b => ram_block1a40.PORTBADDRSTALL
addressstall_b => ram_block1a41.PORTBADDRSTALL
addressstall_b => ram_block1a42.PORTBADDRSTALL
addressstall_b => ram_block1a43.PORTBADDRSTALL
addressstall_b => ram_block1a44.PORTBADDRSTALL
addressstall_b => ram_block1a45.PORTBADDRSTALL
addressstall_b => ram_block1a46.PORTBADDRSTALL
addressstall_b => ram_block1a47.PORTBADDRSTALL
addressstall_b => ram_block1a48.PORTBADDRSTALL
addressstall_b => ram_block1a49.PORTBADDRSTALL
addressstall_b => ram_block1a50.PORTBADDRSTALL
addressstall_b => ram_block1a51.PORTBADDRSTALL
addressstall_b => ram_block1a52.PORTBADDRSTALL
addressstall_b => ram_block1a53.PORTBADDRSTALL
addressstall_b => ram_block1a54.PORTBADDRSTALL
addressstall_b => ram_block1a55.PORTBADDRSTALL
addressstall_b => ram_block1a56.PORTBADDRSTALL
addressstall_b => ram_block1a57.PORTBADDRSTALL
addressstall_b => ram_block1a58.PORTBADDRSTALL
addressstall_b => ram_block1a59.PORTBADDRSTALL
addressstall_b => ram_block1a60.PORTBADDRSTALL
addressstall_b => ram_block1a61.PORTBADDRSTALL
addressstall_b => ram_block1a62.PORTBADDRSTALL
addressstall_b => ram_block1a63.PORTBADDRSTALL
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a32.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a33.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a34.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a35.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a36.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a37.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a38.PORTBBYTEENAMASKS
byteena_b[4] => ram_block1a39.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a40.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a41.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a42.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a43.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a44.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a45.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a46.PORTBBYTEENAMASKS
byteena_b[5] => ram_block1a47.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a48.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a49.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a50.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a51.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a52.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a53.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a54.PORTBBYTEENAMASKS
byteena_b[6] => ram_block1a55.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a56.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a57.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a58.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a59.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a60.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a61.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a62.PORTBBYTEENAMASKS
byteena_b[7] => ram_block1a63.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE
wren_b => ram_block1a36.PORTBWE
wren_b => ram_block1a37.PORTBWE
wren_b => ram_block1a38.PORTBWE
wren_b => ram_block1a39.PORTBWE
wren_b => ram_block1a40.PORTBWE
wren_b => ram_block1a41.PORTBWE
wren_b => ram_block1a42.PORTBWE
wren_b => ram_block1a43.PORTBWE
wren_b => ram_block1a44.PORTBWE
wren_b => ram_block1a45.PORTBWE
wren_b => ram_block1a46.PORTBWE
wren_b => ram_block1a47.PORTBWE
wren_b => ram_block1a48.PORTBWE
wren_b => ram_block1a49.PORTBWE
wren_b => ram_block1a50.PORTBWE
wren_b => ram_block1a51.PORTBWE
wren_b => ram_block1a52.PORTBWE
wren_b => ram_block1a53.PORTBWE
wren_b => ram_block1a54.PORTBWE
wren_b => ram_block1a55.PORTBWE
wren_b => ram_block1a56.PORTBWE
wren_b => ram_block1a57.PORTBWE
wren_b => ram_block1a58.PORTBWE
wren_b => ram_block1a59.PORTBWE
wren_b => ram_block1a60.PORTBWE
wren_b => ram_block1a61.PORTBWE
wren_b => ram_block1a62.PORTBWE
wren_b => ram_block1a63.PORTBWE


|qtest|qtestpd:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|qtest|qtestpd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|qtest|qtestpd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


