
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002831                       # Number of seconds simulated
sim_ticks                                  2830651000                       # Number of ticks simulated
final_tick                                 2830651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309303                       # Simulator instruction rate (inst/s)
host_op_rate                                   309303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38785168                       # Simulator tick rate (ticks/s)
host_mem_usage                                 632580                       # Number of bytes of host memory used
host_seconds                                    72.98                       # Real time elapsed on the host
sim_insts                                    22573809                       # Number of instructions simulated
sim_ops                                      22573809                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            58                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 58                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           17567690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21705254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39272945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      17567690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17567690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1311359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1311359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1311359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          17567690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21705254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40584304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        371                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 110400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   21760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  111232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                23744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               41                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2830636000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.915212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.401422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.252416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155     38.65%     38.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           70     17.46%     56.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     11.97%     68.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      8.48%     76.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      4.99%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.74%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.50%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.25%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52     12.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          401                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           21                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.841118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.264827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            12     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      4.76%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      4.76%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      4.76%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      4.76%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      4.76%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            21                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.601585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     90.48%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      9.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            21                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     14484000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                46827750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8396.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27146.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        39.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1342169.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1625400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   886875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6793800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 984960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            184607280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            112042620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1597718250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1904659185                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            673.817611                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2657678750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      94380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74627500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1186920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   647625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5920200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 686880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            184607280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            109453680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1599991500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1902494085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            673.050764                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2661492000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      94380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70814250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2361956                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2232166                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            116783                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2220091                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2214047                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.727759                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   10089                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      4980555                       # DTB read hits
system.cpu.dtb.read_misses                         39                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  4980594                       # DTB read accesses
system.cpu.dtb.write_hits                       47188                       # DTB write hits
system.cpu.dtb.write_misses                      1269                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   48457                       # DTB write accesses
system.cpu.dtb.data_hits                      5027743                       # DTB hits
system.cpu.dtb.data_misses                       1308                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  5029051                       # DTB accesses
system.cpu.itb.fetch_hits                      408012                       # ITB hits
system.cpu.itb.fetch_misses                       119                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  408131                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5661303                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             431169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       29742040                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2361956                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2224137                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5059289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  233825                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          9                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6359                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    408012                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   786                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5613800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.298023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.769699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   896790     15.97%     15.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9642      0.17%     16.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10887      0.19%     16.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   126002      2.24%     18.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   242563      4.32%     22.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2081990     37.09%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3200      0.06%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8592      0.15%     60.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2234134     39.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5613800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.417211                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        5.253568                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   515471                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                770722                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3942195                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                268847                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 116565                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               119326                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   349                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               27545070                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1206                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 116565                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   756679                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130966                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         338894                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3962147                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                308549                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26617589                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2309                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  20507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 122781                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  10360                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            24039943                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              42077022                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         41918724                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            151027                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              20628228                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3411715                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              29138                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    920432                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5312479                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               49227                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               248                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              166                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24399064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 256                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  23506760                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            101129                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1825511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1702360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5613800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.187317                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.378773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              650569     11.59%     11.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              360734      6.43%     18.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              295729      5.27%     23.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              682264     12.15%     35.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              860757     15.33%     50.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              951980     16.96%     67.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              913440     16.27%     84.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              362408      6.46%     90.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              535919      9.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5613800                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     184      1.14%      1.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  14248     88.06%     89.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  793      4.90%     94.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   177      1.09%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    510      3.15%     98.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   268      1.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14447      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14871846     63.27%     63.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3265675     13.89%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60036      0.26%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                2219      0.01%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               26852      0.11%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              11588      0.05%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                7961      0.03%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5197583     22.11%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               48553      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23506760                       # Type of FU issued
system.cpu.iq.rate                           4.152182                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       16180                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000688                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           52412446                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          26058254                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     22896140                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              332183                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             166621                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       165370                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23341894                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  166599                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2796                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       349692                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2401                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 116565                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  118321                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2535                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24786459                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             36376                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5312479                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                49227                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    352                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2153                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108618                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7889                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               116507                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23079404                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4980602                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            427356                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        387139                       # number of nop insts executed
system.cpu.iew.exec_refs                      5029059                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1910719                       # Number of branches executed
system.cpu.iew.exec_stores                      48457                       # Number of stores executed
system.cpu.iew.exec_rate                     4.076695                       # Inst execution rate
system.cpu.iew.wb_sent                       23062952                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23061510                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  20126485                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24247147                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.073534                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830056                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1848718                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            116436                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5379305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.264045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.532786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1490749     27.71%     27.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       431188      8.02%     35.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       451162      8.39%     44.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       219839      4.09%     48.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        38545      0.72%     48.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       319152      5.93%     54.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       109980      2.04%     56.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        14771      0.27%     57.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2303919     42.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5379305                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             22937598                       # Number of instructions committed
system.cpu.commit.committedOps               22937598                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5009613                       # Number of memory references committed
system.cpu.commit.loads                       4962787                       # Number of loads committed
system.cpu.commit.membars                          84                       # Number of memory barriers committed
system.cpu.commit.branches                    1893933                       # Number of branches committed
system.cpu.commit.fp_insts                     165165                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  22375571                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 9753                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       378236      1.65%      1.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14175683     61.80%     63.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3265440     14.24%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          59981      0.26%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           2213      0.01%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          26830      0.12%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         11557      0.05%     78.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           7960      0.03%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4962871     21.64%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46827      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22937598                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2303919                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27860454                       # The number of ROB reads
system.cpu.rob.rob_writes                    49807137                       # The number of ROB writes
system.cpu.timesIdled                             523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    22573809                       # Number of Instructions Simulated
system.cpu.committedOps                      22573809                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.250791                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.250791                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.987388                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.987388                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 36951142                       # number of integer regfile reads
system.cpu.int_regfile_writes                20970094                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    150249                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   121833                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   37534                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   7392                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               141                       # number of replacements
system.cpu.dcache.tags.tagsinuse           693.956734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5017730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               960                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5226.802083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   693.956734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.677692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.677692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          665                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10046996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10046996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4974758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4974758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        42805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42805                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           83                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           84                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       5017563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5017563                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5017563                       # number of overall hits
system.cpu.dcache.overall_hits::total         5017563                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1348                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3937                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5285                       # number of overall misses
system.cpu.dcache.overall_misses::total          5285                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     65407000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65407000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    191335794                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    191335794                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    256742794                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256742794                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    256742794                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256742794                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4976106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4976106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        46742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5022848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5022848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5022848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5022848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.084228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084228                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.034884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.034884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001052                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48521.513353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48521.513353                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48599.388875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48599.388875                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48579.525828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48579.525828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48579.525828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48579.525828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9148                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.805471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu.dcache.writebacks::total                58                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          930                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          930                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3397                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4327                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          540                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          958                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     24294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     31462499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31462499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55756499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55756499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55756499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55756499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58119.617225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58119.617225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58263.887037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58263.887037                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        54250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58200.938413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58200.938413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58200.938413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58200.938413                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               314                       # number of replacements
system.cpu.icache.tags.tagsinuse           422.520666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              406961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            523.759331                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   422.520666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.825236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.825236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            816801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           816801                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       406961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          406961                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        406961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           406961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       406961                       # number of overall hits
system.cpu.icache.overall_hits::total          406961                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1051                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1051                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1051                       # number of overall misses
system.cpu.icache.overall_misses::total          1051                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60927998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60927998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60927998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60927998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60927998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60927998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       408012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       408012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       408012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       408012                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       408012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       408012                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002576                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002576                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57971.453853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57971.453853                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57971.453853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57971.453853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57971.453853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57971.453853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          273                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          273                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          778                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          778                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          778                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          778                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46419000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46419000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59664.524422                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59664.524422                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59664.524422                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59664.524422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59664.524422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59664.524422                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2830651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::WritebackClean          314                       # Transaction distribution
system.membus.trans_dist::CleanEvict               83                       # Transaction distribution
system.membus.trans_dist::ReadExReq               541                       # Transaction distribution
system.membus.trans_dist::ReadExResp              541                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           419                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        69824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1738                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000575                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023987                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1737     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1738                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4008000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4114750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5057000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
