
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1212B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2552145 heartbeat IPC: 3.91827 cumulative IPC: 3.91827 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2552145 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9018758 heartbeat IPC: 1.5464 cumulative IPC: 1.5464 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15456799 heartbeat IPC: 1.55327 cumulative IPC: 1.54983 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 21898432 heartbeat IPC: 1.5524 cumulative IPC: 1.55069 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 28355231 heartbeat IPC: 1.54876 cumulative IPC: 1.5502 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 34836330 heartbeat IPC: 1.54295 cumulative IPC: 1.54875 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 41477561 heartbeat IPC: 1.50575 cumulative IPC: 1.54141 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 48082563 heartbeat IPC: 1.514 cumulative IPC: 1.53743 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 54579207 heartbeat IPC: 1.53926 cumulative IPC: 1.53766 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 61017371 heartbeat IPC: 1.55324 cumulative IPC: 1.53938 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 67413146 heartbeat IPC: 1.56353 cumulative IPC: 1.54176 (Simulation time: 0 hr 7 min 42 sec) 
Finished CPU 0 instructions: 100000002 cycles: 64861002 cumulative IPC: 1.54176 (Simulation time: 0 hr 7 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.54176 instructions: 100000002 cycles: 64861002
cpu0_DTLB TOTAL     ACCESS:   18869679  HIT:   18629118  MISS:     240561
cpu0_DTLB LOAD      ACCESS:   12070874  HIT:   11914352  MISS:     156522
cpu0_DTLB RFO       ACCESS:    6798805  HIT:    6714766  MISS:      84039
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.8989 cycles
cpu0_ITLB TOTAL     ACCESS:    5651234  HIT:    5651234  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5651234  HIT:    5651234  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    9013412  HIT:    8969603  MISS:      43809
cpu0_L1I LOAD      ACCESS:    9013412  HIT:    8969603  MISS:      43809
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.7384 cycles
cpu0_STLB TOTAL     ACCESS:     240561  HIT:     239298  MISS:       1263
cpu0_STLB LOAD      ACCESS:     156522  HIT:     155273  MISS:       1249
cpu0_STLB RFO       ACCESS:      84039  HIT:      84025  MISS:         14
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1104.36 cycles
cpu0_L1D TOTAL     ACCESS:   29575797  HIT:   29172192  MISS:     403605
cpu0_L1D LOAD      ACCESS:   14322496  HIT:   13997850  MISS:     324646
cpu0_L1D RFO       ACCESS:   15252327  HIT:   15173594  MISS:      78733
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        974  HIT:        748  MISS:        226
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 117.794 cycles
cpu0_L2C TOTAL     ACCESS:     589992  HIT:     511506  MISS:      78486
cpu0_L2C LOAD      ACCESS:     368455  HIT:     291133  MISS:      77322
cpu0_L2C RFO       ACCESS:      77261  HIT:      76347  MISS:        914
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     144050  HIT:     143818  MISS:        232
cpu0_L2C TRANSLATION ACCESS:        226  HIT:        208  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 549.03 cycles
LLC TOTAL     ACCESS:     115140  HIT:      16066  MISS:      99074
LLC LOAD      ACCESS:      77322  HIT:        320  MISS:      77002
LLC RFO       ACCESS:        914  HIT:          9  MISS:        905
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      36886  HIT:      15723  MISS:      21163
LLC TRANSLATION ACCESS:         18  HIT:         14  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 418.352 cycles
Insertion Distribution: 
	LOAD 0 0 29494 56474 
	RFO 0 0 868 447 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 21163 
	 0 0 22 3 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2520  ROW_BUFFER_MISS:      75391
 DBUS AVG_CONGESTED_CYCLE:    3.96219
 WQ ROW_BUFFER_HIT:        415  ROW_BUFFER_MISS:      22649  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.2223% MPKI: 4.86341 Average ROB Occupancy at Mispredict: 61.3833
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.86284
BRANCH_DIRECT_CALL: 0.00021
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

