{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 13:49:10 2016 " "Info: Processing started: Wed Jul 06 13:49:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 62 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "OneHzModCLK " "Info: Detected ripple clock \"OneHzModCLK\" as buffer" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TenHzModCLK " "Info: Detected ripple clock \"TenHzModCLK\" as buffer" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 119 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TenHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register mod1_counter\[17\] register OneHzModCLK 193.61 MHz 5.165 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 193.61 MHz between source register \"mod1_counter\[17\]\" and destination register \"OneHzModCLK\" (period= 5.165 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.594 ns + Longest register register " "Info: + Longest register to register delay is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod1_counter\[17\] 1 REG LCFF_X40_Y14_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y14_N11; Fanout = 3; REG Node = 'mod1_counter\[17\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod1_counter[17] } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.275 ns) 1.024 ns Equal1~1 2 COMB LCCOMB_X41_Y14_N20 1 " "Info: 2: + IC(0.749 ns) + CELL(0.275 ns) = 1.024 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { mod1_counter[17] Equal1~1 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 1.701 ns Equal1~4 3 COMB LCCOMB_X41_Y14_N28 1 " "Info: 3: + IC(0.267 ns) + CELL(0.410 ns) = 1.701 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Equal1~1 Equal1~4 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.100 ns Equal1~7 4 COMB LCCOMB_X41_Y14_N6 3 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.100 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 3; COMB Node = 'Equal1~7'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Equal1~4 Equal1~7 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.510 ns OneHzModCLK~0 5 COMB LCCOMB_X41_Y14_N18 1 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.510 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 1; COMB Node = 'OneHzModCLK~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal1~7 OneHzModCLK~0 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.594 ns OneHzModCLK 6 REG LCFF_X41_Y14_N19 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.594 ns; Loc. = LCFF_X41_Y14_N19; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.069 ns ( 41.21 % ) " "Info: Total cell delay = 1.069 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.525 ns ( 58.79 % ) " "Info: Total interconnect delay = 1.525 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { mod1_counter[17] Equal1~1 Equal1~4 Equal1~7 OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { mod1_counter[17] {} Equal1~1 {} Equal1~4 {} Equal1~7 {} OneHzModCLK~0 {} OneHzModCLK {} } { 0.000ns 0.749ns 0.267ns 0.249ns 0.260ns 0.000ns } { 0.000ns 0.275ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.357 ns - Smallest " "Info: - Smallest clock skew is -2.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 4.376 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 4.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.787 ns) 3.328 ns TenHzModCLK 2 REG LCFF_X42_Y14_N1 8 " "Info: 2: + IC(1.542 ns) + CELL(0.787 ns) = 3.328 ns; Loc. = LCFF_X42_Y14_N1; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.537 ns) 4.376 ns OneHzModCLK 3 REG LCFF_X41_Y14_N19 3 " "Info: 3: + IC(0.511 ns) + CELL(0.537 ns) = 4.376 ns; Loc. = LCFF_X41_Y14_N19; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.09 % ) " "Info: Total cell delay = 2.323 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 46.91 % ) " "Info: Total interconnect delay = 2.053 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.542ns 0.511ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.733 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.787 ns) 3.328 ns TenHzModCLK 2 REG LCFF_X42_Y14_N1 8 " "Info: 2: + IC(1.542 ns) + CELL(0.787 ns) = 3.328 ns; Loc. = LCFF_X42_Y14_N1; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 5.174 ns TenHzModCLK~clkctrl 3 COMB CLKCTRL_G12 25 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 5.174 ns; Loc. = CLKCTRL_G12; Fanout = 25; COMB Node = 'TenHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { TenHzModCLK TenHzModCLK~clkctrl } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.733 ns mod1_counter\[17\] 4 REG LCFF_X40_Y14_N11 3 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.733 ns; Loc. = LCFF_X40_Y14_N11; Fanout = 3; REG Node = 'mod1_counter\[17\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { TenHzModCLK~clkctrl mod1_counter[17] } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.50 % ) " "Info: Total cell delay = 2.323 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.410 ns ( 65.50 % ) " "Info: Total interconnect delay = 4.410 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[17] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[17] {} } { 0.000ns 0.000ns 1.542ns 1.846ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.542ns 0.511ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[17] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[17] {} } { 0.000ns 0.000ns 1.542ns 1.846ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { mod1_counter[17] Equal1~1 Equal1~4 Equal1~7 OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { mod1_counter[17] {} Equal1~1 {} Equal1~4 {} Equal1~7 {} OneHzModCLK~0 {} OneHzModCLK {} } { 0.000ns 0.749ns 0.267ns 0.249ns 0.260ns 0.000ns } { 0.000ns 0.275ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.542ns 0.511ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[17] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[17] {} } { 0.000ns 0.000ns 1.542ns 1.846ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 hex0\[2\] state.STATE3 15.174 ns register " "Info: tco from clock \"clock_50\" to destination pin \"hex0\[2\]\" through register \"state.STATE3\" is 15.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 7.656 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 7.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.787 ns) 3.328 ns TenHzModCLK 2 REG LCFF_X42_Y14_N1 8 " "Info: 2: + IC(1.542 ns) + CELL(0.787 ns) = 3.328 ns; Loc. = LCFF_X42_Y14_N1; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.787 ns) 4.626 ns OneHzModCLK 3 REG LCFF_X41_Y14_N19 3 " "Info: 3: + IC(0.511 ns) + CELL(0.787 ns) = 4.626 ns; Loc. = LCFF_X41_Y14_N19; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.000 ns) 6.114 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G14 10 " "Info: 4: + IC(1.488 ns) + CELL(0.000 ns) = 6.114 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 7.656 ns state.STATE3 5 REG LCFF_X42_Y11_N25 6 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 7.656 ns; Loc. = LCFF_X42_Y11_N25; Fanout = 6; REG Node = 'state.STATE3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.62 % ) " "Info: Total cell delay = 3.110 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.546 ns ( 59.38 % ) " "Info: Total interconnect delay = 4.546 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE3 {} } { 0.000ns 0.000ns 1.542ns 0.511ns 1.488ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.268 ns + Longest register pin " "Info: + Longest register to pin delay is 7.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.STATE3 1 REG LCFF_X42_Y11_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y11_N25; Fanout = 6; REG Node = 'state.STATE3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.STATE3 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.242 ns) 1.313 ns state_number\[1\] 2 COMB LCCOMB_X42_Y14_N26 5 " "Info: 2: + IC(1.071 ns) + CELL(0.242 ns) = 1.313 ns; Loc. = LCCOMB_X42_Y14_N26; Fanout = 5; COMB Node = 'state_number\[1\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { state.STATE3 state_number[1] } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 2.477 ns SevenSegment:D7S0\|Mux4~0 3 COMB LCCOMB_X38_Y10_N24 1 " "Info: 3: + IC(1.014 ns) + CELL(0.150 ns) = 2.477 ns; Loc. = LCCOMB_X38_Y10_N24; Fanout = 1; COMB Node = 'SevenSegment:D7S0\|Mux4~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { state_number[1] SevenSegment:D7S0|Mux4~0 } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(2.778 ns) 7.268 ns hex0\[2\] 4 PIN PIN_AC12 0 " "Info: 4: + IC(2.013 ns) + CELL(2.778 ns) = 7.268 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'hex0\[2\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "Lab4.vhd" "" { Text "N:/124/lab4/Lab4.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.170 ns ( 43.62 % ) " "Info: Total cell delay = 3.170 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 56.38 % ) " "Info: Total interconnect delay = 4.098 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.268 ns" { state.STATE3 state_number[1] SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.268 ns" { state.STATE3 {} state_number[1] {} SevenSegment:D7S0|Mux4~0 {} hex0[2] {} } { 0.000ns 1.071ns 1.014ns 2.013ns } { 0.000ns 0.242ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE3 {} } { 0.000ns 0.000ns 1.542ns 0.511ns 1.488ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.268 ns" { state.STATE3 state_number[1] SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.268 ns" { state.STATE3 {} state_number[1] {} SevenSegment:D7S0|Mux4~0 {} hex0[2] {} } { 0.000ns 1.071ns 1.014ns 2.013ns } { 0.000ns 0.242ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 13:49:11 2016 " "Info: Processing ended: Wed Jul 06 13:49:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
