INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/TCSS600/uart_transimit/uart_transimit.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/TCSS600/uart_transimit/uart_transimit.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/TCSS600/uart_transimit/uart_transimit.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_tb
