{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 441,
    "design__inferred_latch__count": 0,
    "design__instance__count": 148,
    "design__instance__area": 1332.53,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 3.710751479957253e-05,
    "power__switching__total": 9.152143320534378e-06,
    "power__leakage__total": 1.7395390683461187e-09,
    "power__total": 4.6261397073976696e-05,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25482305875555766,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25473263108764443,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3495782651188233,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 38.79401087951982,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.349578,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2587458931461379,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25866157170503284,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9020457414119528,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 37.90116416879432,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.902046,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2537047033156479,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2536119996904698,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12255627415359648,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 39.10919698787603,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.122556,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 2,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.2532283066023078,
    "clock__skew__worst_setup": 0.25317776369768225,
    "timing__hold__ws": 0.11985052178818298,
    "timing__setup__ws": 37.894566779306196,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.119851,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 57.51 68.23",
    "design__core__bbox": "5.52 10.88 51.98 57.12",
    "design__io": 15,
    "design__die__area": 3923.91,
    "design__core__area": 2148.31,
    "design__instance__count__stdcell": 148,
    "design__instance__area__stdcell": 1332.53,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.620268,
    "design__instance__utilization__stdcell": 0.620268,
    "design__instance__count__class:inverter": 1,
    "design__instance__count__class:sequential_cell": 24,
    "design__instance__count__class:multi_input_combinational_cell": 59,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 154,
    "design__instance__count__class:tap_cell": 28,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 13,
    "design__io__hpwl": 386415,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 1757.75,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 33,
    "design__instance__count__class:clock_buffer": 3,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 20,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 131,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 22,
    "route__wirelength__iter:1": 1899,
    "route__drc_errors__iter:2": 6,
    "route__wirelength__iter:2": 1869,
    "route__drc_errors__iter:3": 13,
    "route__wirelength__iter:3": 1860,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 1853,
    "route__drc_errors": 0,
    "route__wirelength": 1853,
    "route__vias": 764,
    "route__vias__singlecut": 764,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 110.62,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2542346960470175,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2541854298989064,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3456846573501929,
    "timing__setup__ws__corner:min_tt_025C_1v80": 38.801496447452756,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.345685,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2577818309554391,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2577359232320725,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8925158087436504,
    "timing__setup__ws__corner:min_ss_100C_1v60": 37.90679166742069,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.892516,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2532283066023078,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25317776369768225,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11985052178818298,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 39.1144656624107,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.119851,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25556466000140554,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25530969727658953,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3528763492402022,
    "timing__setup__ws__corner:max_tt_025C_1v80": 38.78445407945356,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.352876,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2598316912949298,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2595929933378845,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9116176405117729,
    "timing__setup__ws__corner:max_ss_100C_1v60": 37.894566779306196,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.911618,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2543535731807413,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25409250422911717,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12555440376081398,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 39.10218393087574,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.125554,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 0,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79997,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 3.04876e-05,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 2.57458e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.02914e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 2.57458e-05,
    "design_powergrid__voltage__worst": 2.57458e-05,
    "design_powergrid__voltage__worst__net:VPWR": 1.79997,
    "design_powergrid__drop__worst": 3.04876e-05,
    "design_powergrid__drop__worst__net:VPWR": 3.04876e-05,
    "design_powergrid__voltage__worst__net:VGND": 2.57458e-05,
    "design_powergrid__drop__worst__net:VGND": 2.57458e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 9.09e-06,
    "ir__drop__worst": 3.05e-05,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}