// Seed: 713860713
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input logic id_6
);
  logic id_7 = 1;
  assign id_7 = id_5 == 1;
  assign id_4 = 1'b0;
endmodule
