// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Fri Jan 26 15:32:49 2018
// Host        : ESIT044 running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/fmchc_python1300c_square_check_0_0_sim_netlist.v
// Design      : fmchc_python1300c_square_check_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z030sbg485-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "fmchc_python1300c_square_check_0_0,square_check,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "square_check,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module fmchc_python1300c_square_check_0_0
   (s_axi_AXI_Lite_RGB_1_N_AWADDR,
    s_axi_AXI_Lite_RGB_1_N_AWVALID,
    s_axi_AXI_Lite_RGB_1_N_AWREADY,
    s_axi_AXI_Lite_RGB_1_N_WDATA,
    s_axi_AXI_Lite_RGB_1_N_WSTRB,
    s_axi_AXI_Lite_RGB_1_N_WVALID,
    s_axi_AXI_Lite_RGB_1_N_WREADY,
    s_axi_AXI_Lite_RGB_1_N_BRESP,
    s_axi_AXI_Lite_RGB_1_N_BVALID,
    s_axi_AXI_Lite_RGB_1_N_BREADY,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    s_axi_AXI_Lite_RGB_1_N_ARVALID,
    s_axi_AXI_Lite_RGB_1_N_ARREADY,
    s_axi_AXI_Lite_RGB_1_N_RDATA,
    s_axi_AXI_Lite_RGB_1_N_RRESP,
    s_axi_AXI_Lite_RGB_1_N_RVALID,
    s_axi_AXI_Lite_RGB_1_N_RREADY,
    s_axi_AXI_Lite_RGB_2_AWADDR,
    s_axi_AXI_Lite_RGB_2_AWVALID,
    s_axi_AXI_Lite_RGB_2_AWREADY,
    s_axi_AXI_Lite_RGB_2_WDATA,
    s_axi_AXI_Lite_RGB_2_WSTRB,
    s_axi_AXI_Lite_RGB_2_WVALID,
    s_axi_AXI_Lite_RGB_2_WREADY,
    s_axi_AXI_Lite_RGB_2_BRESP,
    s_axi_AXI_Lite_RGB_2_BVALID,
    s_axi_AXI_Lite_RGB_2_BREADY,
    s_axi_AXI_Lite_RGB_2_ARADDR,
    s_axi_AXI_Lite_RGB_2_ARVALID,
    s_axi_AXI_Lite_RGB_2_ARREADY,
    s_axi_AXI_Lite_RGB_2_RDATA,
    s_axi_AXI_Lite_RGB_2_RRESP,
    s_axi_AXI_Lite_RGB_2_RVALID,
    s_axi_AXI_Lite_RGB_2_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_AXI_Lite_RGB_1_N_AWADDR,
    m_axi_AXI_Lite_RGB_1_N_AWLEN,
    m_axi_AXI_Lite_RGB_1_N_AWSIZE,
    m_axi_AXI_Lite_RGB_1_N_AWBURST,
    m_axi_AXI_Lite_RGB_1_N_AWLOCK,
    m_axi_AXI_Lite_RGB_1_N_AWREGION,
    m_axi_AXI_Lite_RGB_1_N_AWCACHE,
    m_axi_AXI_Lite_RGB_1_N_AWPROT,
    m_axi_AXI_Lite_RGB_1_N_AWQOS,
    m_axi_AXI_Lite_RGB_1_N_AWVALID,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    m_axi_AXI_Lite_RGB_1_N_WDATA,
    m_axi_AXI_Lite_RGB_1_N_WSTRB,
    m_axi_AXI_Lite_RGB_1_N_WLAST,
    m_axi_AXI_Lite_RGB_1_N_WVALID,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    m_axi_AXI_Lite_RGB_1_N_BRESP,
    m_axi_AXI_Lite_RGB_1_N_BVALID,
    m_axi_AXI_Lite_RGB_1_N_BREADY,
    m_axi_AXI_Lite_RGB_1_N_ARADDR,
    m_axi_AXI_Lite_RGB_1_N_ARLEN,
    m_axi_AXI_Lite_RGB_1_N_ARSIZE,
    m_axi_AXI_Lite_RGB_1_N_ARBURST,
    m_axi_AXI_Lite_RGB_1_N_ARLOCK,
    m_axi_AXI_Lite_RGB_1_N_ARREGION,
    m_axi_AXI_Lite_RGB_1_N_ARCACHE,
    m_axi_AXI_Lite_RGB_1_N_ARPROT,
    m_axi_AXI_Lite_RGB_1_N_ARQOS,
    m_axi_AXI_Lite_RGB_1_N_ARVALID,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    m_axi_AXI_Lite_RGB_1_N_RDATA,
    m_axi_AXI_Lite_RGB_1_N_RRESP,
    m_axi_AXI_Lite_RGB_1_N_RLAST,
    m_axi_AXI_Lite_RGB_1_N_RVALID,
    m_axi_AXI_Lite_RGB_1_N_RREADY,
    m_axi_AXI_Lite_RGB_2_AWADDR,
    m_axi_AXI_Lite_RGB_2_AWLEN,
    m_axi_AXI_Lite_RGB_2_AWSIZE,
    m_axi_AXI_Lite_RGB_2_AWBURST,
    m_axi_AXI_Lite_RGB_2_AWLOCK,
    m_axi_AXI_Lite_RGB_2_AWREGION,
    m_axi_AXI_Lite_RGB_2_AWCACHE,
    m_axi_AXI_Lite_RGB_2_AWPROT,
    m_axi_AXI_Lite_RGB_2_AWQOS,
    m_axi_AXI_Lite_RGB_2_AWVALID,
    m_axi_AXI_Lite_RGB_2_AWREADY,
    m_axi_AXI_Lite_RGB_2_WDATA,
    m_axi_AXI_Lite_RGB_2_WSTRB,
    m_axi_AXI_Lite_RGB_2_WLAST,
    m_axi_AXI_Lite_RGB_2_WVALID,
    m_axi_AXI_Lite_RGB_2_WREADY,
    m_axi_AXI_Lite_RGB_2_BRESP,
    m_axi_AXI_Lite_RGB_2_BVALID,
    m_axi_AXI_Lite_RGB_2_BREADY,
    m_axi_AXI_Lite_RGB_2_ARADDR,
    m_axi_AXI_Lite_RGB_2_ARLEN,
    m_axi_AXI_Lite_RGB_2_ARSIZE,
    m_axi_AXI_Lite_RGB_2_ARBURST,
    m_axi_AXI_Lite_RGB_2_ARLOCK,
    m_axi_AXI_Lite_RGB_2_ARREGION,
    m_axi_AXI_Lite_RGB_2_ARCACHE,
    m_axi_AXI_Lite_RGB_2_ARPROT,
    m_axi_AXI_Lite_RGB_2_ARQOS,
    m_axi_AXI_Lite_RGB_2_ARVALID,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    m_axi_AXI_Lite_RGB_2_RDATA,
    m_axi_AXI_Lite_RGB_2_RRESP,
    m_axi_AXI_Lite_RGB_2_RLAST,
    m_axi_AXI_Lite_RGB_2_RVALID,
    m_axi_AXI_Lite_RGB_2_RREADY);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N AWADDR" *) input [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N AWVALID" *) input s_axi_AXI_Lite_RGB_1_N_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N AWREADY" *) output s_axi_AXI_Lite_RGB_1_N_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N WDATA" *) input [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N WSTRB" *) input [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N WVALID" *) input s_axi_AXI_Lite_RGB_1_N_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N WREADY" *) output s_axi_AXI_Lite_RGB_1_N_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N BRESP" *) output [1:0]s_axi_AXI_Lite_RGB_1_N_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N BVALID" *) output s_axi_AXI_Lite_RGB_1_N_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N BREADY" *) input s_axi_AXI_Lite_RGB_1_N_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N ARADDR" *) input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N ARVALID" *) input s_axi_AXI_Lite_RGB_1_N_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N ARREADY" *) output s_axi_AXI_Lite_RGB_1_N_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N RDATA" *) output [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N RRESP" *) output [1:0]s_axi_AXI_Lite_RGB_1_N_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N RVALID" *) output s_axi_AXI_Lite_RGB_1_N_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_1_N RREADY" *) input s_axi_AXI_Lite_RGB_1_N_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 AWADDR" *) input [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 AWVALID" *) input s_axi_AXI_Lite_RGB_2_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 AWREADY" *) output s_axi_AXI_Lite_RGB_2_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 WDATA" *) input [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 WSTRB" *) input [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 WVALID" *) input s_axi_AXI_Lite_RGB_2_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 WREADY" *) output s_axi_AXI_Lite_RGB_2_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 BRESP" *) output [1:0]s_axi_AXI_Lite_RGB_2_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 BVALID" *) output s_axi_AXI_Lite_RGB_2_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 BREADY" *) input s_axi_AXI_Lite_RGB_2_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 ARADDR" *) input [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 ARVALID" *) input s_axi_AXI_Lite_RGB_2_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 ARREADY" *) output s_axi_AXI_Lite_RGB_2_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 RDATA" *) output [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 RRESP" *) output [1:0]s_axi_AXI_Lite_RGB_2_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 RVALID" *) output s_axi_AXI_Lite_RGB_2_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXI_Lite_RGB_2 RREADY" *) input s_axi_AXI_Lite_RGB_2_RREADY;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWADDR" *) output [31:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWLEN" *) output [7:0]m_axi_AXI_Lite_RGB_1_N_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWSIZE" *) output [2:0]m_axi_AXI_Lite_RGB_1_N_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWBURST" *) output [1:0]m_axi_AXI_Lite_RGB_1_N_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWLOCK" *) output [1:0]m_axi_AXI_Lite_RGB_1_N_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWREGION" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWCACHE" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWPROT" *) output [2:0]m_axi_AXI_Lite_RGB_1_N_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWQOS" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWVALID" *) output m_axi_AXI_Lite_RGB_1_N_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N AWREADY" *) input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N WDATA" *) output [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N WSTRB" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N WLAST" *) output m_axi_AXI_Lite_RGB_1_N_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N WVALID" *) output m_axi_AXI_Lite_RGB_1_N_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N WREADY" *) input m_axi_AXI_Lite_RGB_1_N_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N BRESP" *) input [1:0]m_axi_AXI_Lite_RGB_1_N_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N BVALID" *) input m_axi_AXI_Lite_RGB_1_N_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N BREADY" *) output m_axi_AXI_Lite_RGB_1_N_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARADDR" *) output [31:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARLEN" *) output [7:0]m_axi_AXI_Lite_RGB_1_N_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARSIZE" *) output [2:0]m_axi_AXI_Lite_RGB_1_N_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARBURST" *) output [1:0]m_axi_AXI_Lite_RGB_1_N_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARLOCK" *) output [1:0]m_axi_AXI_Lite_RGB_1_N_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARREGION" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARCACHE" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARPROT" *) output [2:0]m_axi_AXI_Lite_RGB_1_N_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARQOS" *) output [3:0]m_axi_AXI_Lite_RGB_1_N_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARVALID" *) output m_axi_AXI_Lite_RGB_1_N_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N ARREADY" *) input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N RDATA" *) input [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N RRESP" *) input [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N RLAST" *) input m_axi_AXI_Lite_RGB_1_N_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N RVALID" *) input m_axi_AXI_Lite_RGB_1_N_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_1_N RREADY" *) output m_axi_AXI_Lite_RGB_1_N_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWADDR" *) output [31:0]m_axi_AXI_Lite_RGB_2_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWLEN" *) output [7:0]m_axi_AXI_Lite_RGB_2_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWSIZE" *) output [2:0]m_axi_AXI_Lite_RGB_2_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWBURST" *) output [1:0]m_axi_AXI_Lite_RGB_2_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWLOCK" *) output [1:0]m_axi_AXI_Lite_RGB_2_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWREGION" *) output [3:0]m_axi_AXI_Lite_RGB_2_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWCACHE" *) output [3:0]m_axi_AXI_Lite_RGB_2_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWPROT" *) output [2:0]m_axi_AXI_Lite_RGB_2_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWQOS" *) output [3:0]m_axi_AXI_Lite_RGB_2_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWVALID" *) output m_axi_AXI_Lite_RGB_2_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 AWREADY" *) input m_axi_AXI_Lite_RGB_2_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 WDATA" *) output [31:0]m_axi_AXI_Lite_RGB_2_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 WSTRB" *) output [3:0]m_axi_AXI_Lite_RGB_2_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 WLAST" *) output m_axi_AXI_Lite_RGB_2_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 WVALID" *) output m_axi_AXI_Lite_RGB_2_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 WREADY" *) input m_axi_AXI_Lite_RGB_2_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 BRESP" *) input [1:0]m_axi_AXI_Lite_RGB_2_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 BVALID" *) input m_axi_AXI_Lite_RGB_2_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 BREADY" *) output m_axi_AXI_Lite_RGB_2_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARADDR" *) output [31:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARLEN" *) output [7:0]m_axi_AXI_Lite_RGB_2_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARSIZE" *) output [2:0]m_axi_AXI_Lite_RGB_2_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARBURST" *) output [1:0]m_axi_AXI_Lite_RGB_2_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARLOCK" *) output [1:0]m_axi_AXI_Lite_RGB_2_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARREGION" *) output [3:0]m_axi_AXI_Lite_RGB_2_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARCACHE" *) output [3:0]m_axi_AXI_Lite_RGB_2_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARPROT" *) output [2:0]m_axi_AXI_Lite_RGB_2_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARQOS" *) output [3:0]m_axi_AXI_Lite_RGB_2_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARVALID" *) output m_axi_AXI_Lite_RGB_2_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 ARREADY" *) input m_axi_AXI_Lite_RGB_2_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 RDATA" *) input [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 RRESP" *) input [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 RLAST" *) input m_axi_AXI_Lite_RGB_2_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 RVALID" *) input m_axi_AXI_Lite_RGB_2_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_AXI_Lite_RGB_2 RREADY" *) output m_axi_AXI_Lite_RGB_2_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_ARBURST;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_ARCACHE;
  wire [7:0]m_axi_AXI_Lite_RGB_1_N_ARLEN;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_ARLOCK;
  wire [2:0]m_axi_AXI_Lite_RGB_1_N_ARPROT;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_ARQOS;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_ARREGION;
  wire [2:0]m_axi_AXI_Lite_RGB_1_N_ARSIZE;
  wire m_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_AWBURST;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_AWCACHE;
  wire [7:0]m_axi_AXI_Lite_RGB_1_N_AWLEN;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_AWLOCK;
  wire [2:0]m_axi_AXI_Lite_RGB_1_N_AWPROT;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_AWQOS;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_AWREGION;
  wire [2:0]m_axi_AXI_Lite_RGB_1_N_AWSIZE;
  wire m_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire m_axi_AXI_Lite_RGB_1_N_BREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_BRESP;
  wire m_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  wire m_axi_AXI_Lite_RGB_1_N_RLAST;
  wire m_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  wire m_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  wire m_axi_AXI_Lite_RGB_1_N_WLAST;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire m_axi_AXI_Lite_RGB_1_N_WVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  wire [1:0]m_axi_AXI_Lite_RGB_2_ARBURST;
  wire [3:0]m_axi_AXI_Lite_RGB_2_ARCACHE;
  wire [7:0]m_axi_AXI_Lite_RGB_2_ARLEN;
  wire [1:0]m_axi_AXI_Lite_RGB_2_ARLOCK;
  wire [2:0]m_axi_AXI_Lite_RGB_2_ARPROT;
  wire [3:0]m_axi_AXI_Lite_RGB_2_ARQOS;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_2_ARREGION;
  wire [2:0]m_axi_AXI_Lite_RGB_2_ARSIZE;
  wire m_axi_AXI_Lite_RGB_2_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_AWADDR;
  wire [1:0]m_axi_AXI_Lite_RGB_2_AWBURST;
  wire [3:0]m_axi_AXI_Lite_RGB_2_AWCACHE;
  wire [7:0]m_axi_AXI_Lite_RGB_2_AWLEN;
  wire [1:0]m_axi_AXI_Lite_RGB_2_AWLOCK;
  wire [2:0]m_axi_AXI_Lite_RGB_2_AWPROT;
  wire [3:0]m_axi_AXI_Lite_RGB_2_AWQOS;
  wire m_axi_AXI_Lite_RGB_2_AWREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_2_AWREGION;
  wire [2:0]m_axi_AXI_Lite_RGB_2_AWSIZE;
  wire m_axi_AXI_Lite_RGB_2_AWVALID;
  wire m_axi_AXI_Lite_RGB_2_BREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_BRESP;
  wire m_axi_AXI_Lite_RGB_2_BVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  wire m_axi_AXI_Lite_RGB_2_RLAST;
  wire m_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  wire m_axi_AXI_Lite_RGB_2_RVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_WDATA;
  wire m_axi_AXI_Lite_RGB_2_WLAST;
  wire m_axi_AXI_Lite_RGB_2_WREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_2_WSTRB;
  wire m_axi_AXI_Lite_RGB_2_WVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire s_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire s_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire s_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire s_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire s_axi_AXI_Lite_RGB_1_N_BREADY;
  wire [1:0]s_axi_AXI_Lite_RGB_1_N_BRESP;
  wire s_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  wire s_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]s_axi_AXI_Lite_RGB_1_N_RRESP;
  wire s_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  wire s_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire s_axi_AXI_Lite_RGB_1_N_WVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  wire s_axi_AXI_Lite_RGB_2_ARREADY;
  wire s_axi_AXI_Lite_RGB_2_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  wire s_axi_AXI_Lite_RGB_2_AWREADY;
  wire s_axi_AXI_Lite_RGB_2_AWVALID;
  wire s_axi_AXI_Lite_RGB_2_BREADY;
  wire [1:0]s_axi_AXI_Lite_RGB_2_BRESP;
  wire s_axi_AXI_Lite_RGB_2_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  wire s_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]s_axi_AXI_Lite_RGB_2_RRESP;
  wire s_axi_AXI_Lite_RGB_2_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  wire s_axi_AXI_Lite_RGB_2_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  wire s_axi_AXI_Lite_RGB_2_WVALID;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_1_N_WUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_ARID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_ARUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_AWID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_AXI_Lite_RGB_2_WUSER_UNCONNECTED;

  (* C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE = "3" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE = "0" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE = "0" *) 
  (* C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE = "3" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE = "0" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_USER_VALUE = "0" *) 
  (* C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH = "32" *) 
  fmchc_python1300c_square_check_0_0_square_check U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_AXI_Lite_RGB_1_N_ARADDR(m_axi_AXI_Lite_RGB_1_N_ARADDR),
        .m_axi_AXI_Lite_RGB_1_N_ARBURST(m_axi_AXI_Lite_RGB_1_N_ARBURST),
        .m_axi_AXI_Lite_RGB_1_N_ARCACHE(m_axi_AXI_Lite_RGB_1_N_ARCACHE),
        .m_axi_AXI_Lite_RGB_1_N_ARID(NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_ARLEN(m_axi_AXI_Lite_RGB_1_N_ARLEN),
        .m_axi_AXI_Lite_RGB_1_N_ARLOCK(m_axi_AXI_Lite_RGB_1_N_ARLOCK),
        .m_axi_AXI_Lite_RGB_1_N_ARPROT(m_axi_AXI_Lite_RGB_1_N_ARPROT),
        .m_axi_AXI_Lite_RGB_1_N_ARQOS(m_axi_AXI_Lite_RGB_1_N_ARQOS),
        .m_axi_AXI_Lite_RGB_1_N_ARREADY(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .m_axi_AXI_Lite_RGB_1_N_ARREGION(m_axi_AXI_Lite_RGB_1_N_ARREGION),
        .m_axi_AXI_Lite_RGB_1_N_ARSIZE(m_axi_AXI_Lite_RGB_1_N_ARSIZE),
        .m_axi_AXI_Lite_RGB_1_N_ARUSER(NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_ARVALID(m_axi_AXI_Lite_RGB_1_N_ARVALID),
        .m_axi_AXI_Lite_RGB_1_N_AWADDR(m_axi_AXI_Lite_RGB_1_N_AWADDR),
        .m_axi_AXI_Lite_RGB_1_N_AWBURST(m_axi_AXI_Lite_RGB_1_N_AWBURST),
        .m_axi_AXI_Lite_RGB_1_N_AWCACHE(m_axi_AXI_Lite_RGB_1_N_AWCACHE),
        .m_axi_AXI_Lite_RGB_1_N_AWID(NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_AWLEN(m_axi_AXI_Lite_RGB_1_N_AWLEN),
        .m_axi_AXI_Lite_RGB_1_N_AWLOCK(m_axi_AXI_Lite_RGB_1_N_AWLOCK),
        .m_axi_AXI_Lite_RGB_1_N_AWPROT(m_axi_AXI_Lite_RGB_1_N_AWPROT),
        .m_axi_AXI_Lite_RGB_1_N_AWQOS(m_axi_AXI_Lite_RGB_1_N_AWQOS),
        .m_axi_AXI_Lite_RGB_1_N_AWREADY(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .m_axi_AXI_Lite_RGB_1_N_AWREGION(m_axi_AXI_Lite_RGB_1_N_AWREGION),
        .m_axi_AXI_Lite_RGB_1_N_AWSIZE(m_axi_AXI_Lite_RGB_1_N_AWSIZE),
        .m_axi_AXI_Lite_RGB_1_N_AWUSER(NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_AWVALID(m_axi_AXI_Lite_RGB_1_N_AWVALID),
        .m_axi_AXI_Lite_RGB_1_N_BID(1'b0),
        .m_axi_AXI_Lite_RGB_1_N_BREADY(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .m_axi_AXI_Lite_RGB_1_N_BRESP(m_axi_AXI_Lite_RGB_1_N_BRESP),
        .m_axi_AXI_Lite_RGB_1_N_BUSER(1'b0),
        .m_axi_AXI_Lite_RGB_1_N_BVALID(m_axi_AXI_Lite_RGB_1_N_BVALID),
        .m_axi_AXI_Lite_RGB_1_N_RDATA(m_axi_AXI_Lite_RGB_1_N_RDATA),
        .m_axi_AXI_Lite_RGB_1_N_RID(1'b0),
        .m_axi_AXI_Lite_RGB_1_N_RLAST(m_axi_AXI_Lite_RGB_1_N_RLAST),
        .m_axi_AXI_Lite_RGB_1_N_RREADY(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .m_axi_AXI_Lite_RGB_1_N_RRESP(m_axi_AXI_Lite_RGB_1_N_RRESP),
        .m_axi_AXI_Lite_RGB_1_N_RUSER(1'b0),
        .m_axi_AXI_Lite_RGB_1_N_RVALID(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .m_axi_AXI_Lite_RGB_1_N_WDATA(m_axi_AXI_Lite_RGB_1_N_WDATA),
        .m_axi_AXI_Lite_RGB_1_N_WID(NLW_U0_m_axi_AXI_Lite_RGB_1_N_WID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_WLAST(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .m_axi_AXI_Lite_RGB_1_N_WREADY(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .m_axi_AXI_Lite_RGB_1_N_WSTRB(m_axi_AXI_Lite_RGB_1_N_WSTRB),
        .m_axi_AXI_Lite_RGB_1_N_WUSER(NLW_U0_m_axi_AXI_Lite_RGB_1_N_WUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_1_N_WVALID(m_axi_AXI_Lite_RGB_1_N_WVALID),
        .m_axi_AXI_Lite_RGB_2_ARADDR(m_axi_AXI_Lite_RGB_2_ARADDR),
        .m_axi_AXI_Lite_RGB_2_ARBURST(m_axi_AXI_Lite_RGB_2_ARBURST),
        .m_axi_AXI_Lite_RGB_2_ARCACHE(m_axi_AXI_Lite_RGB_2_ARCACHE),
        .m_axi_AXI_Lite_RGB_2_ARID(NLW_U0_m_axi_AXI_Lite_RGB_2_ARID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_ARLEN(m_axi_AXI_Lite_RGB_2_ARLEN),
        .m_axi_AXI_Lite_RGB_2_ARLOCK(m_axi_AXI_Lite_RGB_2_ARLOCK),
        .m_axi_AXI_Lite_RGB_2_ARPROT(m_axi_AXI_Lite_RGB_2_ARPROT),
        .m_axi_AXI_Lite_RGB_2_ARQOS(m_axi_AXI_Lite_RGB_2_ARQOS),
        .m_axi_AXI_Lite_RGB_2_ARREADY(m_axi_AXI_Lite_RGB_2_ARREADY),
        .m_axi_AXI_Lite_RGB_2_ARREGION(m_axi_AXI_Lite_RGB_2_ARREGION),
        .m_axi_AXI_Lite_RGB_2_ARSIZE(m_axi_AXI_Lite_RGB_2_ARSIZE),
        .m_axi_AXI_Lite_RGB_2_ARUSER(NLW_U0_m_axi_AXI_Lite_RGB_2_ARUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_ARVALID(m_axi_AXI_Lite_RGB_2_ARVALID),
        .m_axi_AXI_Lite_RGB_2_AWADDR(m_axi_AXI_Lite_RGB_2_AWADDR),
        .m_axi_AXI_Lite_RGB_2_AWBURST(m_axi_AXI_Lite_RGB_2_AWBURST),
        .m_axi_AXI_Lite_RGB_2_AWCACHE(m_axi_AXI_Lite_RGB_2_AWCACHE),
        .m_axi_AXI_Lite_RGB_2_AWID(NLW_U0_m_axi_AXI_Lite_RGB_2_AWID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_AWLEN(m_axi_AXI_Lite_RGB_2_AWLEN),
        .m_axi_AXI_Lite_RGB_2_AWLOCK(m_axi_AXI_Lite_RGB_2_AWLOCK),
        .m_axi_AXI_Lite_RGB_2_AWPROT(m_axi_AXI_Lite_RGB_2_AWPROT),
        .m_axi_AXI_Lite_RGB_2_AWQOS(m_axi_AXI_Lite_RGB_2_AWQOS),
        .m_axi_AXI_Lite_RGB_2_AWREADY(m_axi_AXI_Lite_RGB_2_AWREADY),
        .m_axi_AXI_Lite_RGB_2_AWREGION(m_axi_AXI_Lite_RGB_2_AWREGION),
        .m_axi_AXI_Lite_RGB_2_AWSIZE(m_axi_AXI_Lite_RGB_2_AWSIZE),
        .m_axi_AXI_Lite_RGB_2_AWUSER(NLW_U0_m_axi_AXI_Lite_RGB_2_AWUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_AWVALID(m_axi_AXI_Lite_RGB_2_AWVALID),
        .m_axi_AXI_Lite_RGB_2_BID(1'b0),
        .m_axi_AXI_Lite_RGB_2_BREADY(m_axi_AXI_Lite_RGB_2_BREADY),
        .m_axi_AXI_Lite_RGB_2_BRESP(m_axi_AXI_Lite_RGB_2_BRESP),
        .m_axi_AXI_Lite_RGB_2_BUSER(1'b0),
        .m_axi_AXI_Lite_RGB_2_BVALID(m_axi_AXI_Lite_RGB_2_BVALID),
        .m_axi_AXI_Lite_RGB_2_RDATA(m_axi_AXI_Lite_RGB_2_RDATA),
        .m_axi_AXI_Lite_RGB_2_RID(1'b0),
        .m_axi_AXI_Lite_RGB_2_RLAST(m_axi_AXI_Lite_RGB_2_RLAST),
        .m_axi_AXI_Lite_RGB_2_RREADY(m_axi_AXI_Lite_RGB_2_RREADY),
        .m_axi_AXI_Lite_RGB_2_RRESP(m_axi_AXI_Lite_RGB_2_RRESP),
        .m_axi_AXI_Lite_RGB_2_RUSER(1'b0),
        .m_axi_AXI_Lite_RGB_2_RVALID(m_axi_AXI_Lite_RGB_2_RVALID),
        .m_axi_AXI_Lite_RGB_2_WDATA(m_axi_AXI_Lite_RGB_2_WDATA),
        .m_axi_AXI_Lite_RGB_2_WID(NLW_U0_m_axi_AXI_Lite_RGB_2_WID_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_WLAST(m_axi_AXI_Lite_RGB_2_WLAST),
        .m_axi_AXI_Lite_RGB_2_WREADY(m_axi_AXI_Lite_RGB_2_WREADY),
        .m_axi_AXI_Lite_RGB_2_WSTRB(m_axi_AXI_Lite_RGB_2_WSTRB),
        .m_axi_AXI_Lite_RGB_2_WUSER(NLW_U0_m_axi_AXI_Lite_RGB_2_WUSER_UNCONNECTED[0]),
        .m_axi_AXI_Lite_RGB_2_WVALID(m_axi_AXI_Lite_RGB_2_WVALID),
        .s_axi_AXI_Lite_RGB_1_N_ARADDR(s_axi_AXI_Lite_RGB_1_N_ARADDR),
        .s_axi_AXI_Lite_RGB_1_N_ARREADY(s_axi_AXI_Lite_RGB_1_N_ARREADY),
        .s_axi_AXI_Lite_RGB_1_N_ARVALID(s_axi_AXI_Lite_RGB_1_N_ARVALID),
        .s_axi_AXI_Lite_RGB_1_N_AWADDR(s_axi_AXI_Lite_RGB_1_N_AWADDR),
        .s_axi_AXI_Lite_RGB_1_N_AWREADY(s_axi_AXI_Lite_RGB_1_N_AWREADY),
        .s_axi_AXI_Lite_RGB_1_N_AWVALID(s_axi_AXI_Lite_RGB_1_N_AWVALID),
        .s_axi_AXI_Lite_RGB_1_N_BREADY(s_axi_AXI_Lite_RGB_1_N_BREADY),
        .s_axi_AXI_Lite_RGB_1_N_BRESP(s_axi_AXI_Lite_RGB_1_N_BRESP),
        .s_axi_AXI_Lite_RGB_1_N_BVALID(s_axi_AXI_Lite_RGB_1_N_BVALID),
        .s_axi_AXI_Lite_RGB_1_N_RDATA(s_axi_AXI_Lite_RGB_1_N_RDATA),
        .s_axi_AXI_Lite_RGB_1_N_RREADY(s_axi_AXI_Lite_RGB_1_N_RREADY),
        .s_axi_AXI_Lite_RGB_1_N_RRESP(s_axi_AXI_Lite_RGB_1_N_RRESP),
        .s_axi_AXI_Lite_RGB_1_N_RVALID(s_axi_AXI_Lite_RGB_1_N_RVALID),
        .s_axi_AXI_Lite_RGB_1_N_WDATA(s_axi_AXI_Lite_RGB_1_N_WDATA),
        .s_axi_AXI_Lite_RGB_1_N_WREADY(s_axi_AXI_Lite_RGB_1_N_WREADY),
        .s_axi_AXI_Lite_RGB_1_N_WSTRB(s_axi_AXI_Lite_RGB_1_N_WSTRB),
        .s_axi_AXI_Lite_RGB_1_N_WVALID(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .s_axi_AXI_Lite_RGB_2_ARADDR(s_axi_AXI_Lite_RGB_2_ARADDR),
        .s_axi_AXI_Lite_RGB_2_ARREADY(s_axi_AXI_Lite_RGB_2_ARREADY),
        .s_axi_AXI_Lite_RGB_2_ARVALID(s_axi_AXI_Lite_RGB_2_ARVALID),
        .s_axi_AXI_Lite_RGB_2_AWADDR(s_axi_AXI_Lite_RGB_2_AWADDR),
        .s_axi_AXI_Lite_RGB_2_AWREADY(s_axi_AXI_Lite_RGB_2_AWREADY),
        .s_axi_AXI_Lite_RGB_2_AWVALID(s_axi_AXI_Lite_RGB_2_AWVALID),
        .s_axi_AXI_Lite_RGB_2_BREADY(s_axi_AXI_Lite_RGB_2_BREADY),
        .s_axi_AXI_Lite_RGB_2_BRESP(s_axi_AXI_Lite_RGB_2_BRESP),
        .s_axi_AXI_Lite_RGB_2_BVALID(s_axi_AXI_Lite_RGB_2_BVALID),
        .s_axi_AXI_Lite_RGB_2_RDATA(s_axi_AXI_Lite_RGB_2_RDATA),
        .s_axi_AXI_Lite_RGB_2_RREADY(s_axi_AXI_Lite_RGB_2_RREADY),
        .s_axi_AXI_Lite_RGB_2_RRESP(s_axi_AXI_Lite_RGB_2_RRESP),
        .s_axi_AXI_Lite_RGB_2_RVALID(s_axi_AXI_Lite_RGB_2_RVALID),
        .s_axi_AXI_Lite_RGB_2_WDATA(s_axi_AXI_Lite_RGB_2_WDATA),
        .s_axi_AXI_Lite_RGB_2_WREADY(s_axi_AXI_Lite_RGB_2_WREADY),
        .s_axi_AXI_Lite_RGB_2_WSTRB(s_axi_AXI_Lite_RGB_2_WSTRB),
        .s_axi_AXI_Lite_RGB_2_WVALID(s_axi_AXI_Lite_RGB_2_WVALID));
endmodule

(* ORIG_REF_NAME = "Loop_Block_Cols_proc" *) 
module fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc
   (n_Mat_buff_d0,
    WEA,
    \col_0_i_i_i_i_reg_160_reg[5]_0 ,
    addr0,
    ADDRBWRADDR,
    exitcond2_i_i_i_i_fu_246_p2__6,
    count0__1,
    E,
    Loop_Block_Cols_proc_U0_ap_ready,
    count0__1_0,
    pop_buf,
    pop_buf_1,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    \tmp_i_i_reg_686_reg[11]_0 ,
    \tptr_reg[0] ,
    \tptr_reg[0]_0 ,
    ap_clk,
    ARESET,
    row_0_i_i_channel2_dout,
    p_0_in__1,
    S,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[1][5] ,
    Q,
    indvar1_reg_134_reg,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    rgb1_buff_t_empty_n,
    rgb1_buff_i_full_n,
    \ap_CS_fsm_reg[10] ,
    ap_done_reg,
    rgb2_buff_t_empty_n,
    row_0_i_i_channel2_empty_n,
    dataflow_in_loop_Loo_1_U0_done_cnt,
    rgb2_buff_i_full_n,
    \ap_CS_fsm_reg[10]_0 ,
    ap_done_reg_2,
    \tptr_reg[0]_1 ,
    \tptr_reg[0]_2 ,
    q1,
    ram_reg_5,
    ram_reg_7,
    ram_reg_9,
    ram_reg_11,
    ram_reg_1,
    ram_reg_3);
  output [10:0]n_Mat_buff_d0;
  output [0:0]WEA;
  output [2:0]\col_0_i_i_i_i_reg_160_reg[5]_0 ;
  output [11:0]addr0;
  output [12:0]ADDRBWRADDR;
  output exitcond2_i_i_i_i_fu_246_p2__6;
  output count0__1;
  output [0:0]E;
  output Loop_Block_Cols_proc_U0_ap_ready;
  output count0__1_0;
  output pop_buf;
  output pop_buf_1;
  output Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  output [0:0]\tmp_i_i_reg_686_reg[11]_0 ;
  output \tptr_reg[0] ;
  output \tptr_reg[0]_0 ;
  input ap_clk;
  input ARESET;
  input [4:0]row_0_i_i_channel2_dout;
  input [1:0]p_0_in__1;
  input [1:0]S;
  input [3:0]\SRL_SIG_reg[0][4] ;
  input [0:0]\SRL_SIG_reg[1][5] ;
  input [1:0]Q;
  input [11:0]indvar1_reg_134_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input rgb1_buff_t_empty_n;
  input rgb1_buff_i_full_n;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input ap_done_reg;
  input rgb2_buff_t_empty_n;
  input row_0_i_i_channel2_empty_n;
  input dataflow_in_loop_Loo_1_U0_done_cnt;
  input rgb2_buff_i_full_n;
  input [0:0]\ap_CS_fsm_reg[10]_0 ;
  input ap_done_reg_2;
  input [0:0]\tptr_reg[0]_1 ;
  input [0:0]\tptr_reg[0]_2 ;
  input [23:0]q1;
  input [3:0]ram_reg_5;
  input [3:0]ram_reg_7;
  input [3:0]ram_reg_9;
  input [3:0]ram_reg_11;
  input [3:0]ram_reg_1;
  input [3:0]ram_reg_3;

  wire [12:0]ADDRBWRADDR;
  wire ARESET;
  wire [16:0]B;
  wire [0:0]E;
  wire Loop_Block_Cols_proc_U0_ap_ready;
  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [1:0]Q;
  wire [1:0]S;
  wire [3:0]\SRL_SIG_reg[0][4] ;
  wire [0:0]\SRL_SIG_reg[1][5] ;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715;
  wire ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715;
  wire ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715;
  wire ap_rst_n;
  wire [5:0]col_0_i_i_cast19_i_i_reg_700;
  wire col_0_i_i_i_i_reg_160;
  wire [2:0]\col_0_i_i_i_i_reg_160_reg[5]_0 ;
  wire [5:0]col_fu_252_p2;
  wire [5:0]col_reg_695;
  wire count0__1;
  wire count0__1_0;
  wire dataflow_in_loop_Loo_1_U0_done_cnt;
  wire [7:0]dif_2_reg_790;
  wire \dif_2_reg_790[1]_i_1_n_2 ;
  wire \dif_2_reg_790[2]_i_1_n_2 ;
  wire \dif_2_reg_790[3]_i_1_n_2 ;
  wire \dif_2_reg_790[4]_i_1_n_2 ;
  wire \dif_2_reg_790[5]_i_1_n_2 ;
  wire \dif_2_reg_790[5]_i_2_n_2 ;
  wire \dif_2_reg_790[6]_i_1_n_2 ;
  wire \dif_2_reg_790[7]_i_1_n_2 ;
  wire \dif_2_reg_790[7]_i_2_n_2 ;
  wire \dif_2_reg_790[7]_i_3_n_2 ;
  wire [8:1]dif_4_fu_573_p3;
  wire \dif_4_reg_800[5]_i_2_n_2 ;
  wire \dif_4_reg_800[8]_i_2_n_2 ;
  wire \dif_4_reg_800_reg_n_2_[0] ;
  wire \dif_4_reg_800_reg_n_2_[1] ;
  wire \dif_4_reg_800_reg_n_2_[2] ;
  wire \dif_4_reg_800_reg_n_2_[3] ;
  wire \dif_4_reg_800_reg_n_2_[4] ;
  wire \dif_4_reg_800_reg_n_2_[5] ;
  wire \dif_4_reg_800_reg_n_2_[6] ;
  wire \dif_4_reg_800_reg_n_2_[7] ;
  wire \dif_4_reg_800_reg_n_2_[8] ;
  wire [7:0]dif_reg_780;
  wire \dif_reg_780[1]_i_1_n_2 ;
  wire \dif_reg_780[2]_i_1_n_2 ;
  wire \dif_reg_780[3]_i_1_n_2 ;
  wire \dif_reg_780[4]_i_1_n_2 ;
  wire \dif_reg_780[5]_i_1_n_2 ;
  wire \dif_reg_780[5]_i_2_n_2 ;
  wire \dif_reg_780[6]_i_1_n_2 ;
  wire \dif_reg_780[7]_i_1_n_2 ;
  wire \dif_reg_780[7]_i_2_n_2 ;
  wire \dif_reg_780[7]_i_3_n_2 ;
  wire exitcond2_i_i_i_i_fu_246_p2__6;
  wire exitcond_flatten_fu_322_p2;
  wire exitcond_flatten_reg_715;
  wire \exitcond_flatten_reg_715[0]_i_2_n_2 ;
  wire exitcond_i_i_i_i_reg_724;
  wire [11:0]indvar1_reg_134_reg;
  wire [6:0]indvar_flatten_next_fu_328_p2;
  wire indvar_flatten_reg_171;
  wire indvar_flatten_reg_1710;
  wire \indvar_flatten_reg_171[6]_i_2_n_2 ;
  wire [6:0]indvar_flatten_reg_171_reg__0;
  wire mul_reg_811_reg_n_100;
  wire mul_reg_811_reg_n_101;
  wire mul_reg_811_reg_n_102;
  wire mul_reg_811_reg_n_103;
  wire mul_reg_811_reg_n_104;
  wire mul_reg_811_reg_n_105;
  wire mul_reg_811_reg_n_106;
  wire mul_reg_811_reg_n_107;
  wire mul_reg_811_reg_n_83;
  wire mul_reg_811_reg_n_84;
  wire mul_reg_811_reg_n_85;
  wire mul_reg_811_reg_n_86;
  wire mul_reg_811_reg_n_87;
  wire mul_reg_811_reg_n_88;
  wire mul_reg_811_reg_n_89;
  wire mul_reg_811_reg_n_90;
  wire mul_reg_811_reg_n_91;
  wire mul_reg_811_reg_n_92;
  wire mul_reg_811_reg_n_93;
  wire mul_reg_811_reg_n_94;
  wire mul_reg_811_reg_n_95;
  wire mul_reg_811_reg_n_96;
  wire mul_reg_811_reg_n_97;
  wire mul_reg_811_reg_n_98;
  wire mul_reg_811_reg_n_99;
  wire n_1_i_i_i_i_reg_193;
  wire n_1_i_i_i_i_reg_1930;
  wire [11:0]n_Mat_buff_address0;
  wire [10:0]n_Mat_buff_d0;
  wire [16:0]n_fu_648_p2;
  wire n_fu_648_p2__2_carry__0_i_10_n_2;
  wire n_fu_648_p2__2_carry__0_i_11_n_2;
  wire n_fu_648_p2__2_carry__0_i_12_n_2;
  wire n_fu_648_p2__2_carry__0_i_13_n_2;
  wire n_fu_648_p2__2_carry__0_i_14_n_2;
  wire n_fu_648_p2__2_carry__0_i_15_n_2;
  wire n_fu_648_p2__2_carry__0_i_16_n_2;
  wire n_fu_648_p2__2_carry__0_i_17_n_2;
  wire n_fu_648_p2__2_carry__0_i_18_n_2;
  wire n_fu_648_p2__2_carry__0_i_1_n_2;
  wire n_fu_648_p2__2_carry__0_i_2_n_2;
  wire n_fu_648_p2__2_carry__0_i_3_n_2;
  wire n_fu_648_p2__2_carry__0_i_4_n_2;
  wire n_fu_648_p2__2_carry__0_i_5_n_2;
  wire n_fu_648_p2__2_carry__0_i_6_n_2;
  wire n_fu_648_p2__2_carry__0_i_7_n_2;
  wire n_fu_648_p2__2_carry__0_i_8_n_2;
  wire n_fu_648_p2__2_carry__0_i_9_n_2;
  wire n_fu_648_p2__2_carry__0_n_2;
  wire n_fu_648_p2__2_carry__0_n_3;
  wire n_fu_648_p2__2_carry__0_n_4;
  wire n_fu_648_p2__2_carry__0_n_5;
  wire n_fu_648_p2__2_carry__1_i_1_n_2;
  wire n_fu_648_p2__2_carry__1_i_2_n_2;
  wire n_fu_648_p2__2_carry__1_i_3_n_2;
  wire n_fu_648_p2__2_carry__1_i_4_n_2;
  wire n_fu_648_p2__2_carry__1_i_5_n_2;
  wire n_fu_648_p2__2_carry__1_i_6_n_2;
  wire n_fu_648_p2__2_carry__1_i_7_n_2;
  wire n_fu_648_p2__2_carry__1_i_8_n_2;
  wire n_fu_648_p2__2_carry__1_i_9_n_2;
  wire n_fu_648_p2__2_carry__1_n_2;
  wire n_fu_648_p2__2_carry__1_n_3;
  wire n_fu_648_p2__2_carry__1_n_4;
  wire n_fu_648_p2__2_carry__1_n_5;
  wire n_fu_648_p2__2_carry__2_i_1_n_2;
  wire n_fu_648_p2__2_carry__2_i_2_n_2;
  wire n_fu_648_p2__2_carry__2_i_3_n_2;
  wire n_fu_648_p2__2_carry__2_i_4_n_2;
  wire n_fu_648_p2__2_carry__2_n_2;
  wire n_fu_648_p2__2_carry__2_n_3;
  wire n_fu_648_p2__2_carry__2_n_4;
  wire n_fu_648_p2__2_carry__2_n_5;
  wire n_fu_648_p2__2_carry__3_i_1_n_2;
  wire n_fu_648_p2__2_carry_i_10_n_2;
  wire n_fu_648_p2__2_carry_i_11_n_2;
  wire n_fu_648_p2__2_carry_i_12_n_2;
  wire n_fu_648_p2__2_carry_i_13_n_2;
  wire n_fu_648_p2__2_carry_i_14_n_2;
  wire n_fu_648_p2__2_carry_i_15_n_2;
  wire n_fu_648_p2__2_carry_i_16_n_2;
  wire n_fu_648_p2__2_carry_i_17_n_2;
  wire n_fu_648_p2__2_carry_i_1_n_2;
  wire n_fu_648_p2__2_carry_i_2_n_2;
  wire n_fu_648_p2__2_carry_i_3_n_2;
  wire n_fu_648_p2__2_carry_i_4_n_2;
  wire n_fu_648_p2__2_carry_i_5_n_2;
  wire n_fu_648_p2__2_carry_i_6_n_2;
  wire n_fu_648_p2__2_carry_i_7_n_2;
  wire n_fu_648_p2__2_carry_i_8_n_2;
  wire n_fu_648_p2__2_carry_i_9_n_2;
  wire n_fu_648_p2__2_carry_n_2;
  wire n_fu_648_p2__2_carry_n_3;
  wire n_fu_648_p2__2_carry_n_4;
  wire n_fu_648_p2__2_carry_n_5;
  wire [1:0]p_0_in__1;
  wire p_1_in;
  wire [6:1]p_shl4_i_i_fu_270_p3;
  wire pop_buf;
  wire pop_buf_1;
  wire [23:0]q1;
  wire ram_reg_0_i_10__0_n_2;
  wire ram_reg_0_i_11__0_n_2;
  wire ram_reg_0_i_12__0_n_2;
  wire ram_reg_0_i_13__0_n_2;
  wire ram_reg_0_i_14__0_n_2;
  wire ram_reg_0_i_15__0_n_2;
  wire ram_reg_0_i_4_n_2;
  wire ram_reg_0_i_4_n_3;
  wire ram_reg_0_i_4_n_4;
  wire ram_reg_0_i_4_n_5;
  wire ram_reg_0_i_5_n_2;
  wire ram_reg_0_i_5_n_3;
  wire ram_reg_0_i_5_n_4;
  wire ram_reg_0_i_5_n_5;
  wire [3:0]ram_reg_1;
  wire [3:0]ram_reg_11;
  wire [3:0]ram_reg_3;
  wire [3:0]ram_reg_5;
  wire [3:0]ram_reg_7;
  wire [3:0]ram_reg_9;
  wire rgb1_buff_i_full_n;
  wire rgb1_buff_t_empty_n;
  wire rgb2_buff_i_full_n;
  wire rgb2_buff_t_empty_n;
  wire [4:0]row_0_i_i_channel2_dout;
  wire row_0_i_i_channel2_empty_n;
  wire [8:0]tmp_11_i_i_i_fu_491_p2;
  wire tmp_11_i_i_i_fu_491_p2_carry__0_n_2;
  wire tmp_11_i_i_i_fu_491_p2_carry__0_n_3;
  wire tmp_11_i_i_i_fu_491_p2_carry__0_n_4;
  wire tmp_11_i_i_i_fu_491_p2_carry__0_n_5;
  wire tmp_11_i_i_i_fu_491_p2_carry_n_2;
  wire tmp_11_i_i_i_fu_491_p2_carry_n_3;
  wire tmp_11_i_i_i_fu_491_p2_carry_n_4;
  wire tmp_11_i_i_i_fu_491_p2_carry_n_5;
  wire [8:0]tmp_11_i_i_i_reg_766;
  wire tmp_12_i_i_i_fu_534_p2;
  wire tmp_12_i_i_i_reg_785;
  wire \tmp_12_i_i_i_reg_785[0]_i_2_n_2 ;
  wire \tmp_12_i_i_i_reg_785[0]_i_3_n_2 ;
  wire \tmp_12_i_i_i_reg_785[0]_i_4_n_2 ;
  wire [8:0]tmp_15_i_i_i_fu_511_p2;
  wire tmp_15_i_i_i_fu_511_p2_carry__0_n_2;
  wire tmp_15_i_i_i_fu_511_p2_carry__0_n_3;
  wire tmp_15_i_i_i_fu_511_p2_carry__0_n_4;
  wire tmp_15_i_i_i_fu_511_p2_carry__0_n_5;
  wire tmp_15_i_i_i_fu_511_p2_carry_n_2;
  wire tmp_15_i_i_i_fu_511_p2_carry_n_3;
  wire tmp_15_i_i_i_fu_511_p2_carry_n_4;
  wire tmp_15_i_i_i_fu_511_p2_carry_n_5;
  wire [8:0]tmp_15_i_i_i_reg_773;
  wire \tmp_15_i_i_i_reg_773[8]_i_1_n_2 ;
  wire tmp_16_i_i_i_fu_557_p2;
  wire tmp_16_i_i_i_reg_795;
  wire \tmp_16_i_i_i_reg_795[0]_i_1_n_2 ;
  wire \tmp_16_i_i_i_reg_795[0]_i_3_n_2 ;
  wire \tmp_16_i_i_i_reg_795[0]_i_4_n_2 ;
  wire \tmp_16_i_i_i_reg_795[0]_i_5_n_2 ;
  wire [8:0]tmp_19_i_i_i_fu_443_p2;
  wire tmp_19_i_i_i_fu_443_p2_carry__0_n_2;
  wire tmp_19_i_i_i_fu_443_p2_carry__0_n_3;
  wire tmp_19_i_i_i_fu_443_p2_carry__0_n_4;
  wire tmp_19_i_i_i_fu_443_p2_carry__0_n_5;
  wire tmp_19_i_i_i_fu_443_p2_carry_n_2;
  wire tmp_19_i_i_i_fu_443_p2_carry_n_3;
  wire tmp_19_i_i_i_fu_443_p2_carry_n_4;
  wire tmp_19_i_i_i_fu_443_p2_carry_n_5;
  wire [8:0]tmp_19_i_i_i_reg_759;
  wire [8:2]tmp_2_i_cast_i_i_cas_reg_705;
  wire \tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_3 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_4 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_5 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_4 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_5 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8 ;
  wire \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9 ;
  wire [11:3]tmp_4_i_i_i_fu_658_p2;
  wire \tmp_4_i_i_i_reg_816[10]_i_2_n_2 ;
  wire \tmp_4_i_i_i_reg_816[10]_i_3_n_2 ;
  wire \tmp_4_i_i_i_reg_816[10]_i_4_n_2 ;
  wire \tmp_4_i_i_i_reg_816[10]_i_5_n_2 ;
  wire \tmp_4_i_i_i_reg_816[11]_i_2_n_2 ;
  wire \tmp_4_i_i_i_reg_816[6]_i_2_n_2 ;
  wire \tmp_4_i_i_i_reg_816[6]_i_3_n_2 ;
  wire \tmp_4_i_i_i_reg_816[6]_i_4_n_2 ;
  wire \tmp_4_i_i_i_reg_816[6]_i_5_n_2 ;
  wire \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2 ;
  wire \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_3 ;
  wire \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_4 ;
  wire \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_5 ;
  wire \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2 ;
  wire \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_3 ;
  wire \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_4 ;
  wire \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_5 ;
  wire [12:6]tmp_6_i_i_i_fu_316_p2;
  wire [12:6]tmp_6_i_i_i_mid1_fu_378_p2;
  wire [12:5]tmp_6_i_i_i_mid1_reg_729;
  wire \tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2 ;
  wire [12:10]tmp_6_i_i_i_mid2_fu_407_p3;
  wire [12:5]tmp_6_i_i_i_reg_710;
  wire [9:0]tmp_fu_396_p2;
  wire [11:4]tmp_i_i_fu_240_p2;
  wire tmp_i_i_fu_240_p2_carry__0_n_2;
  wire tmp_i_i_fu_240_p2_carry__0_n_3;
  wire tmp_i_i_fu_240_p2_carry__0_n_4;
  wire tmp_i_i_fu_240_p2_carry__0_n_5;
  wire tmp_i_i_fu_240_p2_carry_n_2;
  wire tmp_i_i_fu_240_p2_carry_n_3;
  wire tmp_i_i_fu_240_p2_carry_n_4;
  wire tmp_i_i_fu_240_p2_carry_n_5;
  wire [11:4]tmp_i_i_reg_686;
  wire [0:0]\tmp_i_i_reg_686_reg[11]_0 ;
  wire [9:4]tmp_reg_739;
  wire \tmp_reg_739[3]_i_5_n_2 ;
  wire \tmp_reg_739[3]_i_6_n_2 ;
  wire \tmp_reg_739[3]_i_7_n_2 ;
  wire \tmp_reg_739[7]_i_2_n_2 ;
  wire \tmp_reg_739[7]_i_3_n_2 ;
  wire \tmp_reg_739[7]_i_4_n_2 ;
  wire \tmp_reg_739[7]_i_5_n_2 ;
  wire \tmp_reg_739[9]_i_2_n_2 ;
  wire \tmp_reg_739_reg[3]_i_1_n_2 ;
  wire \tmp_reg_739_reg[3]_i_1_n_3 ;
  wire \tmp_reg_739_reg[3]_i_1_n_4 ;
  wire \tmp_reg_739_reg[3]_i_1_n_5 ;
  wire \tmp_reg_739_reg[7]_i_1_n_2 ;
  wire \tmp_reg_739_reg[7]_i_1_n_3 ;
  wire \tmp_reg_739_reg[7]_i_1_n_4 ;
  wire \tmp_reg_739_reg[7]_i_1_n_5 ;
  wire \tptr_reg[0] ;
  wire \tptr_reg[0]_0 ;
  wire [0:0]\tptr_reg[0]_1 ;
  wire [0:0]\tptr_reg[0]_2 ;
  wire x_0_i_i_i_i_reg_182;
  wire [0:0]x_0_i_i_i_i_reg_182_reg__0;
  wire [3:1]x_0_i_i_i_i_reg_182_reg__0__0;
  wire [3:2]x_fu_348_p2;
  wire [3:0]y_0_i_i_i_i_mid2_fu_340_p3;
  wire [3:0]y_0_i_i_i_i_reg_205;
  wire [3:0]y_fu_401_p2;
  wire NLW_mul_reg_811_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_reg_811_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_reg_811_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_reg_811_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_reg_811_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_reg_811_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_reg_811_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_reg_811_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_reg_811_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_mul_reg_811_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_reg_811_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_n_fu_648_p2__2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_n_fu_648_p2__2_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_11_i_i_i_fu_491_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_11_i_i_i_fu_491_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_15_i_i_i_fu_511_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_15_i_i_i_fu_511_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_19_i_i_i_fu_443_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_19_i_i_i_fu_443_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]NLW_tmp_i_i_fu_240_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_240_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_i_i_fu_240_p2_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_739_reg[9]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I2(rgb2_buff_t_empty_n),
        .I3(rgb1_buff_t_empty_n),
        .I4(row_0_i_i_channel2_empty_n),
        .I5(\col_0_i_i_i_i_reg_160_reg[5]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(rgb2_buff_t_empty_n),
        .I1(rgb1_buff_t_empty_n),
        .I2(row_0_i_i_channel2_empty_n),
        .I3(\col_0_i_i_i_i_reg_160_reg[5]_0 [0]),
        .I4(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond2_i_i_i_i_fu_246_p2__6),
        .I3(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hBB0BBBBB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond_flatten_fu_322_p2),
        .O(ap_NS_fsm1__0));
  LUT6 #(
    .INIT(64'h08000800AAAA0800)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_322_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter3),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\col_0_i_i_i_i_reg_160_reg[5]_0 [0]),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .R(ARESET));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(exitcond_flatten_fu_322_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter0_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0F770F00)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I2(exitcond_flatten_fu_322_p2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ARESET));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_reg_715),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715),
        .Q(ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715),
        .Q(ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \col_0_i_i_cast19_i_i_reg_700[5]_i_1 
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \col_0_i_i_cast19_i_i_reg_700[5]_i_2 
       (.I0(p_shl4_i_i_fu_270_p3[6]),
        .I1(p_shl4_i_i_fu_270_p3[5]),
        .I2(p_shl4_i_i_fu_270_p3[4]),
        .I3(p_shl4_i_i_fu_270_p3[3]),
        .I4(p_shl4_i_i_fu_270_p3[1]),
        .I5(p_shl4_i_i_fu_270_p3[2]),
        .O(exitcond2_i_i_i_i_fu_246_p2__6));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[1]),
        .Q(col_0_i_i_cast19_i_i_reg_700[0]),
        .R(1'b0));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[2]),
        .Q(col_0_i_i_cast19_i_i_reg_700[1]),
        .R(1'b0));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[3]),
        .Q(col_0_i_i_cast19_i_i_reg_700[2]),
        .R(1'b0));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[4]),
        .Q(col_0_i_i_cast19_i_i_reg_700[3]),
        .R(1'b0));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[5]),
        .Q(col_0_i_i_cast19_i_i_reg_700[4]),
        .R(1'b0));
  FDRE \col_0_i_i_cast19_i_i_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(p_shl4_i_i_fu_270_p3[6]),
        .Q(col_0_i_i_cast19_i_i_reg_700[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \col_0_i_i_i_i_reg_160[5]_i_1 
       (.I0(rgb2_buff_t_empty_n),
        .I1(rgb1_buff_t_empty_n),
        .I2(row_0_i_i_channel2_empty_n),
        .I3(\col_0_i_i_i_i_reg_160_reg[5]_0 [0]),
        .I4(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .O(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[0]),
        .Q(p_shl4_i_i_fu_270_p3[1]),
        .R(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[1]),
        .Q(p_shl4_i_i_fu_270_p3[2]),
        .R(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[2]),
        .Q(p_shl4_i_i_fu_270_p3[3]),
        .R(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[3]),
        .Q(p_shl4_i_i_fu_270_p3[4]),
        .R(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[4]),
        .Q(p_shl4_i_i_fu_270_p3[5]),
        .R(col_0_i_i_i_i_reg_160));
  FDRE \col_0_i_i_i_i_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .D(col_reg_695[5]),
        .Q(p_shl4_i_i_fu_270_p3[6]),
        .R(col_0_i_i_i_i_reg_160));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_695[0]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[1]),
        .O(col_fu_252_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_695[1]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[1]),
        .I1(p_shl4_i_i_fu_270_p3[2]),
        .O(col_fu_252_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_695[2]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[1]),
        .I1(p_shl4_i_i_fu_270_p3[2]),
        .I2(p_shl4_i_i_fu_270_p3[3]),
        .O(col_fu_252_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_reg_695[3]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[2]),
        .I1(p_shl4_i_i_fu_270_p3[1]),
        .I2(p_shl4_i_i_fu_270_p3[3]),
        .I3(p_shl4_i_i_fu_270_p3[4]),
        .O(col_fu_252_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_695[4]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[3]),
        .I1(p_shl4_i_i_fu_270_p3[1]),
        .I2(p_shl4_i_i_fu_270_p3[2]),
        .I3(p_shl4_i_i_fu_270_p3[4]),
        .I4(p_shl4_i_i_fu_270_p3[5]),
        .O(col_fu_252_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_reg_695[5]_i_1 
       (.I0(p_shl4_i_i_fu_270_p3[4]),
        .I1(p_shl4_i_i_fu_270_p3[2]),
        .I2(p_shl4_i_i_fu_270_p3[1]),
        .I3(p_shl4_i_i_fu_270_p3[3]),
        .I4(p_shl4_i_i_fu_270_p3[5]),
        .I5(p_shl4_i_i_fu_270_p3[6]),
        .O(col_fu_252_p2[5]));
  FDRE \col_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[0]),
        .Q(col_reg_695[0]),
        .R(1'b0));
  FDRE \col_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[1]),
        .Q(col_reg_695[1]),
        .R(1'b0));
  FDRE \col_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[2]),
        .Q(col_reg_695[2]),
        .R(1'b0));
  FDRE \col_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[3]),
        .Q(col_reg_695[3]),
        .R(1'b0));
  FDRE \col_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[4]),
        .Q(col_reg_695[4]),
        .R(1'b0));
  FDRE \col_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .D(col_fu_252_p2[5]),
        .Q(col_reg_695[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2 
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .O(Loop_Block_Cols_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2 
       (.I0(rgb2_buff_t_empty_n),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .O(pop_buf));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \count[1]_i_2__0 
       (.I0(rgb1_buff_t_empty_n),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .O(pop_buf_1));
  LUT2 #(
    .INIT(4'h2)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_2 
       (.I0(Loop_Block_Cols_proc_U0_ap_ready),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt),
        .O(E));
  LUT3 #(
    .INIT(8'h78)) 
    \dif_2_reg_790[1]_i_1 
       (.I0(tmp_15_i_i_i_reg_773[0]),
        .I1(tmp_15_i_i_i_reg_773[8]),
        .I2(tmp_15_i_i_i_reg_773[1]),
        .O(\dif_2_reg_790[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \dif_2_reg_790[2]_i_1 
       (.I0(tmp_15_i_i_i_reg_773[0]),
        .I1(tmp_15_i_i_i_reg_773[1]),
        .I2(tmp_15_i_i_i_reg_773[8]),
        .I3(tmp_15_i_i_i_reg_773[2]),
        .O(\dif_2_reg_790[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \dif_2_reg_790[3]_i_1 
       (.I0(tmp_15_i_i_i_reg_773[0]),
        .I1(tmp_15_i_i_i_reg_773[1]),
        .I2(tmp_15_i_i_i_reg_773[2]),
        .I3(tmp_15_i_i_i_reg_773[8]),
        .I4(tmp_15_i_i_i_reg_773[3]),
        .O(\dif_2_reg_790[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \dif_2_reg_790[4]_i_1 
       (.I0(tmp_15_i_i_i_reg_773[2]),
        .I1(tmp_15_i_i_i_reg_773[1]),
        .I2(tmp_15_i_i_i_reg_773[0]),
        .I3(tmp_15_i_i_i_reg_773[3]),
        .I4(tmp_15_i_i_i_reg_773[8]),
        .I5(tmp_15_i_i_i_reg_773[4]),
        .O(\dif_2_reg_790[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \dif_2_reg_790[5]_i_1 
       (.I0(tmp_15_i_i_i_reg_773[3]),
        .I1(\dif_2_reg_790[5]_i_2_n_2 ),
        .I2(tmp_15_i_i_i_reg_773[2]),
        .I3(tmp_15_i_i_i_reg_773[4]),
        .I4(tmp_15_i_i_i_reg_773[8]),
        .I5(tmp_15_i_i_i_reg_773[5]),
        .O(\dif_2_reg_790[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dif_2_reg_790[5]_i_2 
       (.I0(tmp_15_i_i_i_reg_773[1]),
        .I1(tmp_15_i_i_i_reg_773[0]),
        .O(\dif_2_reg_790[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAFC0)) 
    \dif_2_reg_790[6]_i_1 
       (.I0(\dif_2_reg_790[7]_i_2_n_2 ),
        .I1(\dif_2_reg_790[7]_i_3_n_2 ),
        .I2(tmp_15_i_i_i_reg_773[8]),
        .I3(tmp_15_i_i_i_reg_773[6]),
        .O(\dif_2_reg_790[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0AFFFC00)) 
    \dif_2_reg_790[7]_i_1 
       (.I0(\dif_2_reg_790[7]_i_2_n_2 ),
        .I1(\dif_2_reg_790[7]_i_3_n_2 ),
        .I2(tmp_15_i_i_i_reg_773[6]),
        .I3(tmp_15_i_i_i_reg_773[8]),
        .I4(tmp_15_i_i_i_reg_773[7]),
        .O(\dif_2_reg_790[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dif_2_reg_790[7]_i_2 
       (.I0(tmp_15_i_i_i_reg_773[4]),
        .I1(tmp_15_i_i_i_reg_773[2]),
        .I2(tmp_15_i_i_i_reg_773[0]),
        .I3(tmp_15_i_i_i_reg_773[1]),
        .I4(tmp_15_i_i_i_reg_773[3]),
        .I5(tmp_15_i_i_i_reg_773[5]),
        .O(\dif_2_reg_790[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dif_2_reg_790[7]_i_3 
       (.I0(tmp_15_i_i_i_reg_773[4]),
        .I1(tmp_15_i_i_i_reg_773[2]),
        .I2(tmp_15_i_i_i_reg_773[1]),
        .I3(tmp_15_i_i_i_reg_773[0]),
        .I4(tmp_15_i_i_i_reg_773[3]),
        .I5(tmp_15_i_i_i_reg_773[5]),
        .O(\dif_2_reg_790[7]_i_3_n_2 ));
  FDRE \dif_2_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(tmp_15_i_i_i_reg_773[0]),
        .Q(dif_2_reg_790[0]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[1]_i_1_n_2 ),
        .Q(dif_2_reg_790[1]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[2]_i_1_n_2 ),
        .Q(dif_2_reg_790[2]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[3]_i_1_n_2 ),
        .Q(dif_2_reg_790[3]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[4]_i_1_n_2 ),
        .Q(dif_2_reg_790[4]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[5]_i_1_n_2 ),
        .Q(dif_2_reg_790[5]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[6]_i_1_n_2 ),
        .Q(dif_2_reg_790[6]),
        .R(1'b0));
  FDRE \dif_2_reg_790_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_2_reg_790[7]_i_1_n_2 ),
        .Q(dif_2_reg_790[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \dif_4_reg_800[1]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(tmp_19_i_i_i_reg_759[0]),
        .I2(tmp_19_i_i_i_reg_759[1]),
        .O(dif_4_fu_573_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \dif_4_reg_800[2]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(tmp_19_i_i_i_reg_759[0]),
        .I2(tmp_19_i_i_i_reg_759[1]),
        .I3(tmp_19_i_i_i_reg_759[2]),
        .O(dif_4_fu_573_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \dif_4_reg_800[3]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(tmp_19_i_i_i_reg_759[1]),
        .I2(tmp_19_i_i_i_reg_759[0]),
        .I3(tmp_19_i_i_i_reg_759[2]),
        .I4(tmp_19_i_i_i_reg_759[3]),
        .O(dif_4_fu_573_p3[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \dif_4_reg_800[4]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(tmp_19_i_i_i_reg_759[2]),
        .I2(tmp_19_i_i_i_reg_759[0]),
        .I3(tmp_19_i_i_i_reg_759[1]),
        .I4(tmp_19_i_i_i_reg_759[3]),
        .I5(tmp_19_i_i_i_reg_759[4]),
        .O(dif_4_fu_573_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dif_4_reg_800[5]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(\dif_4_reg_800[5]_i_2_n_2 ),
        .I2(tmp_19_i_i_i_reg_759[5]),
        .O(dif_4_fu_573_p3[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dif_4_reg_800[5]_i_2 
       (.I0(tmp_19_i_i_i_reg_759[3]),
        .I1(tmp_19_i_i_i_reg_759[1]),
        .I2(tmp_19_i_i_i_reg_759[0]),
        .I3(tmp_19_i_i_i_reg_759[2]),
        .I4(tmp_19_i_i_i_reg_759[4]),
        .O(\dif_4_reg_800[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dif_4_reg_800[6]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(\dif_4_reg_800[8]_i_2_n_2 ),
        .I2(tmp_19_i_i_i_reg_759[6]),
        .O(dif_4_fu_573_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \dif_4_reg_800[7]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[8]),
        .I1(\dif_4_reg_800[8]_i_2_n_2 ),
        .I2(tmp_19_i_i_i_reg_759[6]),
        .I3(tmp_19_i_i_i_reg_759[7]),
        .O(dif_4_fu_573_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dif_4_reg_800[8]_i_1 
       (.I0(tmp_19_i_i_i_reg_759[7]),
        .I1(tmp_19_i_i_i_reg_759[8]),
        .I2(tmp_19_i_i_i_reg_759[6]),
        .I3(\dif_4_reg_800[8]_i_2_n_2 ),
        .O(dif_4_fu_573_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dif_4_reg_800[8]_i_2 
       (.I0(tmp_19_i_i_i_reg_759[4]),
        .I1(tmp_19_i_i_i_reg_759[2]),
        .I2(tmp_19_i_i_i_reg_759[0]),
        .I3(tmp_19_i_i_i_reg_759[1]),
        .I4(tmp_19_i_i_i_reg_759[3]),
        .I5(tmp_19_i_i_i_reg_759[5]),
        .O(\dif_4_reg_800[8]_i_2_n_2 ));
  FDRE \dif_4_reg_800_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(tmp_19_i_i_i_reg_759[0]),
        .Q(\dif_4_reg_800_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[1]),
        .Q(\dif_4_reg_800_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[2]),
        .Q(\dif_4_reg_800_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[3]),
        .Q(\dif_4_reg_800_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[4]),
        .Q(\dif_4_reg_800_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[5]),
        .Q(\dif_4_reg_800_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[6]),
        .Q(\dif_4_reg_800_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[7]),
        .Q(\dif_4_reg_800_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dif_4_reg_800_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(dif_4_fu_573_p3[8]),
        .Q(\dif_4_reg_800_reg_n_2_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \dif_reg_780[1]_i_1 
       (.I0(tmp_11_i_i_i_reg_766[0]),
        .I1(tmp_11_i_i_i_reg_766[8]),
        .I2(tmp_11_i_i_i_reg_766[1]),
        .O(\dif_reg_780[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \dif_reg_780[2]_i_1 
       (.I0(tmp_11_i_i_i_reg_766[0]),
        .I1(tmp_11_i_i_i_reg_766[1]),
        .I2(tmp_11_i_i_i_reg_766[8]),
        .I3(tmp_11_i_i_i_reg_766[2]),
        .O(\dif_reg_780[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \dif_reg_780[3]_i_1 
       (.I0(tmp_11_i_i_i_reg_766[0]),
        .I1(tmp_11_i_i_i_reg_766[1]),
        .I2(tmp_11_i_i_i_reg_766[2]),
        .I3(tmp_11_i_i_i_reg_766[8]),
        .I4(tmp_11_i_i_i_reg_766[3]),
        .O(\dif_reg_780[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \dif_reg_780[4]_i_1 
       (.I0(tmp_11_i_i_i_reg_766[2]),
        .I1(tmp_11_i_i_i_reg_766[1]),
        .I2(tmp_11_i_i_i_reg_766[0]),
        .I3(tmp_11_i_i_i_reg_766[3]),
        .I4(tmp_11_i_i_i_reg_766[8]),
        .I5(tmp_11_i_i_i_reg_766[4]),
        .O(\dif_reg_780[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \dif_reg_780[5]_i_1 
       (.I0(tmp_11_i_i_i_reg_766[3]),
        .I1(\dif_reg_780[5]_i_2_n_2 ),
        .I2(tmp_11_i_i_i_reg_766[2]),
        .I3(tmp_11_i_i_i_reg_766[4]),
        .I4(tmp_11_i_i_i_reg_766[8]),
        .I5(tmp_11_i_i_i_reg_766[5]),
        .O(\dif_reg_780[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dif_reg_780[5]_i_2 
       (.I0(tmp_11_i_i_i_reg_766[1]),
        .I1(tmp_11_i_i_i_reg_766[0]),
        .O(\dif_reg_780[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAFC0)) 
    \dif_reg_780[6]_i_1 
       (.I0(\dif_reg_780[7]_i_2_n_2 ),
        .I1(\dif_reg_780[7]_i_3_n_2 ),
        .I2(tmp_11_i_i_i_reg_766[8]),
        .I3(tmp_11_i_i_i_reg_766[6]),
        .O(\dif_reg_780[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0AFFFC00)) 
    \dif_reg_780[7]_i_1 
       (.I0(\dif_reg_780[7]_i_2_n_2 ),
        .I1(\dif_reg_780[7]_i_3_n_2 ),
        .I2(tmp_11_i_i_i_reg_766[6]),
        .I3(tmp_11_i_i_i_reg_766[8]),
        .I4(tmp_11_i_i_i_reg_766[7]),
        .O(\dif_reg_780[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dif_reg_780[7]_i_2 
       (.I0(tmp_11_i_i_i_reg_766[4]),
        .I1(tmp_11_i_i_i_reg_766[2]),
        .I2(tmp_11_i_i_i_reg_766[0]),
        .I3(tmp_11_i_i_i_reg_766[1]),
        .I4(tmp_11_i_i_i_reg_766[3]),
        .I5(tmp_11_i_i_i_reg_766[5]),
        .O(\dif_reg_780[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dif_reg_780[7]_i_3 
       (.I0(tmp_11_i_i_i_reg_766[4]),
        .I1(tmp_11_i_i_i_reg_766[2]),
        .I2(tmp_11_i_i_i_reg_766[1]),
        .I3(tmp_11_i_i_i_reg_766[0]),
        .I4(tmp_11_i_i_i_reg_766[3]),
        .I5(tmp_11_i_i_i_reg_766[5]),
        .O(\dif_reg_780[7]_i_3_n_2 ));
  FDRE \dif_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(tmp_11_i_i_i_reg_766[0]),
        .Q(dif_reg_780[0]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[1]_i_1_n_2 ),
        .Q(dif_reg_780[1]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[2]_i_1_n_2 ),
        .Q(dif_reg_780[2]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[3]_i_1_n_2 ),
        .Q(dif_reg_780[3]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[4]_i_1_n_2 ),
        .Q(dif_reg_780[4]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[5]_i_1_n_2 ),
        .Q(dif_reg_780[5]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[6]_i_1_n_2 ),
        .Q(dif_reg_780[6]),
        .R(1'b0));
  FDRE \dif_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(\dif_reg_780[7]_i_1_n_2 ),
        .Q(dif_reg_780[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020002000202020)) 
    empty_n_i_2__2
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(rgb1_buff_t_empty_n),
        .I3(rgb1_buff_i_full_n),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(ap_done_reg),
        .O(count0__1));
  LUT6 #(
    .INIT(64'h0020002000202020)) 
    empty_n_i_2__3
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(rgb2_buff_t_empty_n),
        .I3(rgb2_buff_i_full_n),
        .I4(\ap_CS_fsm_reg[10]_0 ),
        .I5(ap_done_reg_2),
        .O(count0__1_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \exitcond_flatten_reg_715[0]_i_1 
       (.I0(\exitcond_flatten_reg_715[0]_i_2_n_2 ),
        .I1(indvar_flatten_reg_171_reg__0[0]),
        .I2(indvar_flatten_reg_171_reg__0[2]),
        .I3(indvar_flatten_reg_171_reg__0[1]),
        .O(exitcond_flatten_fu_322_p2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \exitcond_flatten_reg_715[0]_i_2 
       (.I0(indvar_flatten_reg_171_reg__0[6]),
        .I1(indvar_flatten_reg_171_reg__0[5]),
        .I2(indvar_flatten_reg_171_reg__0[4]),
        .I3(indvar_flatten_reg_171_reg__0[3]),
        .O(\exitcond_flatten_reg_715[0]_i_2_n_2 ));
  FDRE \exitcond_flatten_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(exitcond_flatten_fu_322_p2),
        .Q(exitcond_flatten_reg_715),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \exitcond_i_i_i_i_reg_724[0]_i_1 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .I3(y_0_i_i_i_i_reg_205[3]),
        .O(p_1_in));
  FDRE \exitcond_i_i_i_i_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_1_in),
        .Q(exitcond_i_i_i_i_reg_724),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_171[0]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[0]),
        .O(indvar_flatten_next_fu_328_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_171[1]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[0]),
        .I1(indvar_flatten_reg_171_reg__0[1]),
        .O(indvar_flatten_next_fu_328_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_171[2]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[0]),
        .I1(indvar_flatten_reg_171_reg__0[1]),
        .I2(indvar_flatten_reg_171_reg__0[2]),
        .O(indvar_flatten_next_fu_328_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_171[3]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[1]),
        .I1(indvar_flatten_reg_171_reg__0[0]),
        .I2(indvar_flatten_reg_171_reg__0[2]),
        .I3(indvar_flatten_reg_171_reg__0[3]),
        .O(indvar_flatten_next_fu_328_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_171[4]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[2]),
        .I1(indvar_flatten_reg_171_reg__0[0]),
        .I2(indvar_flatten_reg_171_reg__0[1]),
        .I3(indvar_flatten_reg_171_reg__0[3]),
        .I4(indvar_flatten_reg_171_reg__0[4]),
        .O(indvar_flatten_next_fu_328_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_171[5]_i_1 
       (.I0(indvar_flatten_reg_171_reg__0[3]),
        .I1(indvar_flatten_reg_171_reg__0[1]),
        .I2(indvar_flatten_reg_171_reg__0[0]),
        .I3(indvar_flatten_reg_171_reg__0[2]),
        .I4(indvar_flatten_reg_171_reg__0[4]),
        .I5(indvar_flatten_reg_171_reg__0[5]),
        .O(indvar_flatten_next_fu_328_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_171[6]_i_1 
       (.I0(\indvar_flatten_reg_171[6]_i_2_n_2 ),
        .I1(indvar_flatten_reg_171_reg__0[5]),
        .I2(indvar_flatten_reg_171_reg__0[6]),
        .O(indvar_flatten_next_fu_328_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_171[6]_i_2 
       (.I0(indvar_flatten_reg_171_reg__0[4]),
        .I1(indvar_flatten_reg_171_reg__0[2]),
        .I2(indvar_flatten_reg_171_reg__0[0]),
        .I3(indvar_flatten_reg_171_reg__0[1]),
        .I4(indvar_flatten_reg_171_reg__0[3]),
        .O(\indvar_flatten_reg_171[6]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[0]),
        .Q(indvar_flatten_reg_171_reg__0[0]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[1]),
        .Q(indvar_flatten_reg_171_reg__0[1]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[2]),
        .Q(indvar_flatten_reg_171_reg__0[2]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[3]),
        .Q(indvar_flatten_reg_171_reg__0[3]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[4]),
        .Q(indvar_flatten_reg_171_reg__0[4]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[5]),
        .Q(indvar_flatten_reg_171_reg__0[5]),
        .R(indvar_flatten_reg_171));
  FDRE \indvar_flatten_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(indvar_flatten_next_fu_328_p2[6]),
        .Q(indvar_flatten_reg_171_reg__0[6]),
        .R(indvar_flatten_reg_171));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_reg_811_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_reg_811_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_fu_648_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_reg_811_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_reg_811_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_reg_811_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(n_1_i_i_i_i_reg_1930),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state8),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_reg_811_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_reg_811_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_reg_811_reg_P_UNCONNECTED[47:36],n_Mat_buff_d0,mul_reg_811_reg_n_83,mul_reg_811_reg_n_84,mul_reg_811_reg_n_85,mul_reg_811_reg_n_86,mul_reg_811_reg_n_87,mul_reg_811_reg_n_88,mul_reg_811_reg_n_89,mul_reg_811_reg_n_90,mul_reg_811_reg_n_91,mul_reg_811_reg_n_92,mul_reg_811_reg_n_93,mul_reg_811_reg_n_94,mul_reg_811_reg_n_95,mul_reg_811_reg_n_96,mul_reg_811_reg_n_97,mul_reg_811_reg_n_98,mul_reg_811_reg_n_99,mul_reg_811_reg_n_100,mul_reg_811_reg_n_101,mul_reg_811_reg_n_102,mul_reg_811_reg_n_103,mul_reg_811_reg_n_104,mul_reg_811_reg_n_105,mul_reg_811_reg_n_106,mul_reg_811_reg_n_107}),
        .PATTERNBDETECT(NLW_mul_reg_811_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_reg_811_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_reg_811_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(n_1_i_i_i_i_reg_193),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_reg_811_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h8808)) 
    \n_1_i_i_i_i_reg_193[16]_i_1 
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715),
        .O(n_1_i_i_i_i_reg_193));
  LUT2 #(
    .INIT(4'h2)) 
    \n_1_i_i_i_i_reg_193[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715),
        .O(n_1_i_i_i_i_reg_1930));
  FDRE \n_1_i_i_i_i_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[0]),
        .Q(B[0]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[10]),
        .Q(B[10]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[11]),
        .Q(B[11]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[12]),
        .Q(B[12]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[13]),
        .Q(B[13]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[14]),
        .Q(B[14]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[15]),
        .Q(B[15]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[16]),
        .Q(B[16]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[1]),
        .Q(B[1]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[2]),
        .Q(B[2]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[3]),
        .Q(B[3]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[4]),
        .Q(B[4]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[5]),
        .Q(B[5]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[6]),
        .Q(B[6]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[7]),
        .Q(B[7]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[8]),
        .Q(B[8]),
        .R(n_1_i_i_i_i_reg_193));
  FDRE \n_1_i_i_i_i_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(n_1_i_i_i_i_reg_1930),
        .D(n_fu_648_p2[9]),
        .Q(B[9]),
        .R(n_1_i_i_i_i_reg_193));
  CARRY4 n_fu_648_p2__2_carry
       (.CI(1'b0),
        .CO({n_fu_648_p2__2_carry_n_2,n_fu_648_p2__2_carry_n_3,n_fu_648_p2__2_carry_n_4,n_fu_648_p2__2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({n_fu_648_p2__2_carry_i_1_n_2,n_fu_648_p2__2_carry_i_2_n_2,n_fu_648_p2__2_carry_i_3_n_2,n_fu_648_p2__2_carry_i_4_n_2}),
        .O(n_fu_648_p2[3:0]),
        .S({n_fu_648_p2__2_carry_i_5_n_2,n_fu_648_p2__2_carry_i_6_n_2,n_fu_648_p2__2_carry_i_7_n_2,n_fu_648_p2__2_carry_i_8_n_2}));
  CARRY4 n_fu_648_p2__2_carry__0
       (.CI(n_fu_648_p2__2_carry_n_2),
        .CO({n_fu_648_p2__2_carry__0_n_2,n_fu_648_p2__2_carry__0_n_3,n_fu_648_p2__2_carry__0_n_4,n_fu_648_p2__2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({n_fu_648_p2__2_carry__0_i_1_n_2,n_fu_648_p2__2_carry__0_i_2_n_2,n_fu_648_p2__2_carry__0_i_3_n_2,n_fu_648_p2__2_carry__0_i_4_n_2}),
        .O(n_fu_648_p2[7:4]),
        .S({n_fu_648_p2__2_carry__0_i_5_n_2,n_fu_648_p2__2_carry__0_i_6_n_2,n_fu_648_p2__2_carry__0_i_7_n_2,n_fu_648_p2__2_carry__0_i_8_n_2}));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    n_fu_648_p2__2_carry__0_i_1
       (.I0(\dif_4_reg_800_reg_n_2_[6] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(n_fu_648_p2__2_carry__0_i_9_n_2),
        .I3(n_fu_648_p2__2_carry__0_i_10_n_2),
        .O(n_fu_648_p2__2_carry__0_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEA808080)) 
    n_fu_648_p2__2_carry__0_i_10
       (.I0(B[5]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[5]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[5]),
        .O(n_fu_648_p2__2_carry__0_i_10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry__0_i_11
       (.I0(B[5]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[5]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[5]),
        .O(n_fu_648_p2__2_carry__0_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEA808080)) 
    n_fu_648_p2__2_carry__0_i_12
       (.I0(B[4]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[4]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[4]),
        .O(n_fu_648_p2__2_carry__0_i_12_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry__0_i_13
       (.I0(B[4]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[4]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[4]),
        .O(n_fu_648_p2__2_carry__0_i_13_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF8888000)) 
    n_fu_648_p2__2_carry__0_i_14
       (.I0(dif_2_reg_790[3]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(dif_reg_780[3]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(B[3]),
        .O(n_fu_648_p2__2_carry__0_i_14_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    n_fu_648_p2__2_carry__0_i_15
       (.I0(\dif_4_reg_800_reg_n_2_[3] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .O(n_fu_648_p2__2_carry__0_i_15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    n_fu_648_p2__2_carry__0_i_16
       (.I0(tmp_12_i_i_i_reg_785),
        .I1(dif_reg_780[2]),
        .O(n_fu_648_p2__2_carry__0_i_16_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6A959595)) 
    n_fu_648_p2__2_carry__0_i_17
       (.I0(B[7]),
        .I1(dif_2_reg_790[7]),
        .I2(tmp_16_i_i_i_reg_795),
        .I3(dif_reg_780[7]),
        .I4(tmp_12_i_i_i_reg_785),
        .O(n_fu_648_p2__2_carry__0_i_17_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h07777FFF)) 
    n_fu_648_p2__2_carry__0_i_18
       (.I0(dif_2_reg_790[6]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(dif_reg_780[6]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(B[6]),
        .O(n_fu_648_p2__2_carry__0_i_18_n_2));
  LUT4 #(
    .INIT(16'hF220)) 
    n_fu_648_p2__2_carry__0_i_2
       (.I0(\dif_4_reg_800_reg_n_2_[5] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(n_fu_648_p2__2_carry__0_i_11_n_2),
        .I3(n_fu_648_p2__2_carry__0_i_12_n_2),
        .O(n_fu_648_p2__2_carry__0_i_2_n_2));
  LUT4 #(
    .INIT(16'hF220)) 
    n_fu_648_p2__2_carry__0_i_3
       (.I0(\dif_4_reg_800_reg_n_2_[4] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(n_fu_648_p2__2_carry__0_i_13_n_2),
        .I3(n_fu_648_p2__2_carry__0_i_14_n_2),
        .O(n_fu_648_p2__2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    n_fu_648_p2__2_carry__0_i_4
       (.I0(n_fu_648_p2__2_carry__0_i_15_n_2),
        .I1(n_fu_648_p2__2_carry_i_13_n_2),
        .I2(dif_2_reg_790[2]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(n_fu_648_p2__2_carry__0_i_16_n_2),
        .I5(B[2]),
        .O(n_fu_648_p2__2_carry__0_i_4_n_2));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    n_fu_648_p2__2_carry__0_i_5
       (.I0(n_fu_648_p2__2_carry__0_i_1_n_2),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(\dif_4_reg_800_reg_n_2_[7] ),
        .I3(n_fu_648_p2__2_carry__0_i_17_n_2),
        .I4(n_fu_648_p2__2_carry__0_i_18_n_2),
        .O(n_fu_648_p2__2_carry__0_i_5_n_2));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    n_fu_648_p2__2_carry__0_i_6
       (.I0(\dif_4_reg_800_reg_n_2_[6] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(n_fu_648_p2__2_carry__0_i_9_n_2),
        .I3(n_fu_648_p2__2_carry__0_i_10_n_2),
        .I4(n_fu_648_p2__2_carry__0_i_2_n_2),
        .O(n_fu_648_p2__2_carry__0_i_6_n_2));
  LUT5 #(
    .INIT(32'h96996966)) 
    n_fu_648_p2__2_carry__0_i_7
       (.I0(n_fu_648_p2__2_carry__0_i_3_n_2),
        .I1(n_fu_648_p2__2_carry__0_i_11_n_2),
        .I2(n_fu_648_p2__2_carry_i_9_n_2),
        .I3(\dif_4_reg_800_reg_n_2_[5] ),
        .I4(n_fu_648_p2__2_carry__0_i_12_n_2),
        .O(n_fu_648_p2__2_carry__0_i_7_n_2));
  LUT5 #(
    .INIT(32'h96996966)) 
    n_fu_648_p2__2_carry__0_i_8
       (.I0(n_fu_648_p2__2_carry__0_i_4_n_2),
        .I1(n_fu_648_p2__2_carry__0_i_13_n_2),
        .I2(n_fu_648_p2__2_carry_i_9_n_2),
        .I3(\dif_4_reg_800_reg_n_2_[4] ),
        .I4(n_fu_648_p2__2_carry__0_i_14_n_2),
        .O(n_fu_648_p2__2_carry__0_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry__0_i_9
       (.I0(B[6]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[6]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[6]),
        .O(n_fu_648_p2__2_carry__0_i_9_n_2));
  CARRY4 n_fu_648_p2__2_carry__1
       (.CI(n_fu_648_p2__2_carry__0_n_2),
        .CO({n_fu_648_p2__2_carry__1_n_2,n_fu_648_p2__2_carry__1_n_3,n_fu_648_p2__2_carry__1_n_4,n_fu_648_p2__2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_fu_648_p2__2_carry__1_i_1_n_2,n_fu_648_p2__2_carry__1_i_2_n_2}),
        .O(n_fu_648_p2[11:8]),
        .S({n_fu_648_p2__2_carry__1_i_3_n_2,n_fu_648_p2__2_carry__1_i_4_n_2,n_fu_648_p2__2_carry__1_i_5_n_2,n_fu_648_p2__2_carry__1_i_6_n_2}));
  LUT6 #(
    .INIT(64'hA888800080008000)) 
    n_fu_648_p2__2_carry__1_i_1
       (.I0(B[8]),
        .I1(B[7]),
        .I2(tmp_12_i_i_i_reg_785),
        .I3(dif_reg_780[7]),
        .I4(tmp_16_i_i_i_reg_795),
        .I5(dif_2_reg_790[7]),
        .O(n_fu_648_p2__2_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'hBBBBB222B2222222)) 
    n_fu_648_p2__2_carry__1_i_2
       (.I0(n_fu_648_p2__2_carry__1_i_7_n_2),
        .I1(n_fu_648_p2__2_carry__0_i_17_n_2),
        .I2(dif_2_reg_790[6]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(n_fu_648_p2__2_carry__1_i_8_n_2),
        .I5(B[6]),
        .O(n_fu_648_p2__2_carry__1_i_2_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__1_i_3
       (.I0(B[11]),
        .O(n_fu_648_p2__2_carry__1_i_3_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__1_i_4
       (.I0(B[10]),
        .O(n_fu_648_p2__2_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    n_fu_648_p2__2_carry__1_i_5
       (.I0(n_fu_648_p2__2_carry__1_i_1_n_2),
        .I1(B[9]),
        .O(n_fu_648_p2__2_carry__1_i_5_n_2));
  LUT3 #(
    .INIT(8'h69)) 
    n_fu_648_p2__2_carry__1_i_6
       (.I0(n_fu_648_p2__2_carry__1_i_2_n_2),
        .I1(n_fu_648_p2__2_carry__1_i_9_n_2),
        .I2(B[8]),
        .O(n_fu_648_p2__2_carry__1_i_6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    n_fu_648_p2__2_carry__1_i_7
       (.I0(\dif_4_reg_800_reg_n_2_[7] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .O(n_fu_648_p2__2_carry__1_i_7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    n_fu_648_p2__2_carry__1_i_8
       (.I0(tmp_12_i_i_i_reg_785),
        .I1(dif_reg_780[6]),
        .O(n_fu_648_p2__2_carry__1_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h07777FFF)) 
    n_fu_648_p2__2_carry__1_i_9
       (.I0(dif_2_reg_790[7]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(dif_reg_780[7]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(B[7]),
        .O(n_fu_648_p2__2_carry__1_i_9_n_2));
  CARRY4 n_fu_648_p2__2_carry__2
       (.CI(n_fu_648_p2__2_carry__1_n_2),
        .CO({n_fu_648_p2__2_carry__2_n_2,n_fu_648_p2__2_carry__2_n_3,n_fu_648_p2__2_carry__2_n_4,n_fu_648_p2__2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(n_fu_648_p2[15:12]),
        .S({n_fu_648_p2__2_carry__2_i_1_n_2,n_fu_648_p2__2_carry__2_i_2_n_2,n_fu_648_p2__2_carry__2_i_3_n_2,n_fu_648_p2__2_carry__2_i_4_n_2}));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__2_i_1
       (.I0(B[15]),
        .O(n_fu_648_p2__2_carry__2_i_1_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__2_i_2
       (.I0(B[14]),
        .O(n_fu_648_p2__2_carry__2_i_2_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__2_i_3
       (.I0(B[13]),
        .O(n_fu_648_p2__2_carry__2_i_3_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__2_i_4
       (.I0(B[12]),
        .O(n_fu_648_p2__2_carry__2_i_4_n_2));
  CARRY4 n_fu_648_p2__2_carry__3
       (.CI(n_fu_648_p2__2_carry__2_n_2),
        .CO(NLW_n_fu_648_p2__2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_n_fu_648_p2__2_carry__3_O_UNCONNECTED[3:1],n_fu_648_p2[16]}),
        .S({1'b0,1'b0,1'b0,n_fu_648_p2__2_carry__3_i_1_n_2}));
  LUT1 #(
    .INIT(2'h2)) 
    n_fu_648_p2__2_carry__3_i_1
       (.I0(B[16]),
        .O(n_fu_648_p2__2_carry__3_i_1_n_2));
  LUT4 #(
    .INIT(16'hF220)) 
    n_fu_648_p2__2_carry_i_1
       (.I0(\dif_4_reg_800_reg_n_2_[2] ),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(n_fu_648_p2__2_carry_i_10_n_2),
        .I3(n_fu_648_p2__2_carry_i_11_n_2),
        .O(n_fu_648_p2__2_carry_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry_i_10
       (.I0(B[2]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[2]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[2]),
        .O(n_fu_648_p2__2_carry_i_10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF8888000)) 
    n_fu_648_p2__2_carry_i_11
       (.I0(dif_2_reg_790[1]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(dif_reg_780[1]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(B[1]),
        .O(n_fu_648_p2__2_carry_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    n_fu_648_p2__2_carry_i_12
       (.I0(tmp_12_i_i_i_reg_785),
        .I1(dif_reg_780[1]),
        .O(n_fu_648_p2__2_carry_i_12_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry_i_13
       (.I0(B[3]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[3]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[3]),
        .O(n_fu_648_p2__2_carry_i_13_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h07777FFF)) 
    n_fu_648_p2__2_carry_i_14
       (.I0(dif_2_reg_790[2]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(dif_reg_780[2]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(B[2]),
        .O(n_fu_648_p2__2_carry_i_14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry_i_15
       (.I0(B[1]),
        .I1(tmp_12_i_i_i_reg_785),
        .I2(dif_reg_780[1]),
        .I3(tmp_16_i_i_i_reg_795),
        .I4(dif_2_reg_790[1]),
        .O(n_fu_648_p2__2_carry_i_15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    n_fu_648_p2__2_carry_i_16
       (.I0(dif_reg_780[0]),
        .I1(tmp_12_i_i_i_reg_785),
        .O(n_fu_648_p2__2_carry_i_16_n_2));
  LUT6 #(
    .INIT(64'h00005557FFFFFFFF)) 
    n_fu_648_p2__2_carry_i_17
       (.I0(\dif_4_reg_800_reg_n_2_[3] ),
        .I1(\dif_4_reg_800_reg_n_2_[1] ),
        .I2(\dif_4_reg_800_reg_n_2_[0] ),
        .I3(\dif_4_reg_800_reg_n_2_[2] ),
        .I4(\dif_4_reg_800_reg_n_2_[4] ),
        .I5(\dif_4_reg_800_reg_n_2_[5] ),
        .O(n_fu_648_p2__2_carry_i_17_n_2));
  LUT4 #(
    .INIT(16'h59A6)) 
    n_fu_648_p2__2_carry_i_2
       (.I0(n_fu_648_p2__2_carry_i_11_n_2),
        .I1(\dif_4_reg_800_reg_n_2_[2] ),
        .I2(n_fu_648_p2__2_carry_i_9_n_2),
        .I3(n_fu_648_p2__2_carry_i_10_n_2),
        .O(n_fu_648_p2__2_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h8778788787788778)) 
    n_fu_648_p2__2_carry_i_3
       (.I0(dif_2_reg_790[1]),
        .I1(tmp_16_i_i_i_reg_795),
        .I2(n_fu_648_p2__2_carry_i_12_n_2),
        .I3(B[1]),
        .I4(n_fu_648_p2__2_carry_i_9_n_2),
        .I5(\dif_4_reg_800_reg_n_2_[1] ),
        .O(n_fu_648_p2__2_carry_i_3_n_2));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    n_fu_648_p2__2_carry_i_4
       (.I0(B[0]),
        .I1(dif_reg_780[0]),
        .I2(tmp_12_i_i_i_reg_785),
        .I3(dif_2_reg_790[0]),
        .I4(tmp_16_i_i_i_reg_795),
        .O(n_fu_648_p2__2_carry_i_4_n_2));
  LUT5 #(
    .INIT(32'h659A9A65)) 
    n_fu_648_p2__2_carry_i_5
       (.I0(n_fu_648_p2__2_carry_i_1_n_2),
        .I1(n_fu_648_p2__2_carry_i_9_n_2),
        .I2(\dif_4_reg_800_reg_n_2_[3] ),
        .I3(n_fu_648_p2__2_carry_i_13_n_2),
        .I4(n_fu_648_p2__2_carry_i_14_n_2),
        .O(n_fu_648_p2__2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h5A5A69965A5A9696)) 
    n_fu_648_p2__2_carry_i_6
       (.I0(n_fu_648_p2__2_carry_i_10_n_2),
        .I1(\dif_4_reg_800_reg_n_2_[2] ),
        .I2(n_fu_648_p2__2_carry_i_11_n_2),
        .I3(\dif_4_reg_800_reg_n_2_[1] ),
        .I4(n_fu_648_p2__2_carry_i_9_n_2),
        .I5(n_fu_648_p2__2_carry_i_15_n_2),
        .O(n_fu_648_p2__2_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h56666AAA6AAA6AAA)) 
    n_fu_648_p2__2_carry_i_7
       (.I0(n_fu_648_p2__2_carry_i_3_n_2),
        .I1(B[0]),
        .I2(dif_reg_780[0]),
        .I3(tmp_12_i_i_i_reg_785),
        .I4(dif_2_reg_790[0]),
        .I5(tmp_16_i_i_i_reg_795),
        .O(n_fu_648_p2__2_carry_i_7_n_2));
  LUT6 #(
    .INIT(64'h8778788787788778)) 
    n_fu_648_p2__2_carry_i_8
       (.I0(tmp_16_i_i_i_reg_795),
        .I1(dif_2_reg_790[0]),
        .I2(n_fu_648_p2__2_carry_i_16_n_2),
        .I3(B[0]),
        .I4(n_fu_648_p2__2_carry_i_9_n_2),
        .I5(\dif_4_reg_800_reg_n_2_[0] ),
        .O(n_fu_648_p2__2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    n_fu_648_p2__2_carry_i_9
       (.I0(\dif_4_reg_800_reg_n_2_[8] ),
        .I1(\dif_4_reg_800_reg_n_2_[7] ),
        .I2(\dif_4_reg_800_reg_n_2_[6] ),
        .I3(n_fu_648_p2__2_carry_i_17_n_2),
        .O(n_fu_648_p2__2_carry_i_9_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_10
       (.I0(indvar1_reg_134_reg[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[4]),
        .O(addr0[4]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    ram_reg_0_i_10__0
       (.I0(exitcond_i_i_i_i_reg_724),
        .I1(tmp_6_i_i_i_reg_710[9]),
        .I2(tmp_6_i_i_i_mid1_reg_729[9]),
        .I3(tmp_reg_739[9]),
        .O(ram_reg_0_i_10__0_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_11
       (.I0(indvar1_reg_134_reg[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[3]),
        .O(addr0[3]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    ram_reg_0_i_11__0
       (.I0(exitcond_i_i_i_i_reg_724),
        .I1(tmp_6_i_i_i_reg_710[8]),
        .I2(tmp_6_i_i_i_mid1_reg_729[8]),
        .I3(tmp_reg_739[8]),
        .O(ram_reg_0_i_11__0_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_12
       (.I0(indvar1_reg_134_reg[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[2]),
        .O(addr0[2]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    ram_reg_0_i_12__0
       (.I0(exitcond_i_i_i_i_reg_724),
        .I1(tmp_6_i_i_i_reg_710[7]),
        .I2(tmp_6_i_i_i_mid1_reg_729[7]),
        .I3(tmp_reg_739[7]),
        .O(ram_reg_0_i_12__0_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_13
       (.I0(indvar1_reg_134_reg[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[1]),
        .O(addr0[1]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    ram_reg_0_i_13__0
       (.I0(exitcond_i_i_i_i_reg_724),
        .I1(tmp_6_i_i_i_reg_710[6]),
        .I2(tmp_6_i_i_i_mid1_reg_729[6]),
        .I3(tmp_reg_739[6]),
        .O(ram_reg_0_i_13__0_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_14
       (.I0(indvar1_reg_134_reg[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[0]),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    ram_reg_0_i_14__0
       (.I0(exitcond_i_i_i_i_reg_724),
        .I1(tmp_6_i_i_i_reg_710[5]),
        .I2(tmp_6_i_i_i_mid1_reg_729[5]),
        .I3(tmp_reg_739[5]),
        .O(ram_reg_0_i_14__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_15
       (.I0(Q[0]),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [2]),
        .O(WEA));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_15__0
       (.I0(tmp_reg_739[4]),
        .O(ram_reg_0_i_15__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0));
  CARRY4 ram_reg_0_i_3
       (.CI(ram_reg_0_i_4_n_2),
        .CO(NLW_ram_reg_0_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_3_O_UNCONNECTED[3:1],ADDRBWRADDR[12]}),
        .S({1'b0,1'b0,1'b0,tmp_6_i_i_i_mid2_fu_407_p3[12]}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_3__0
       (.I0(indvar1_reg_134_reg[11]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[11]),
        .O(addr0[11]));
  CARRY4 ram_reg_0_i_4
       (.CI(ram_reg_0_i_5_n_2),
        .CO({ram_reg_0_i_4_n_2,ram_reg_0_i_4_n_3,ram_reg_0_i_4_n_4,ram_reg_0_i_4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_reg_739[9:8]}),
        .O(ADDRBWRADDR[11:8]),
        .S({tmp_6_i_i_i_mid2_fu_407_p3[11:10],ram_reg_0_i_10__0_n_2,ram_reg_0_i_11__0_n_2}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_4__0
       (.I0(indvar1_reg_134_reg[10]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[10]),
        .O(addr0[10]));
  CARRY4 ram_reg_0_i_5
       (.CI(1'b0),
        .CO({ram_reg_0_i_5_n_2,ram_reg_0_i_5_n_3,ram_reg_0_i_5_n_4,ram_reg_0_i_5_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_reg_739[7:5],1'b0}),
        .O(ADDRBWRADDR[7:4]),
        .S({ram_reg_0_i_12__0_n_2,ram_reg_0_i_13__0_n_2,ram_reg_0_i_14__0_n_2,ram_reg_0_i_15__0_n_2}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_5__0
       (.I0(indvar1_reg_134_reg[9]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[9]),
        .O(addr0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_6__0
       (.I0(indvar1_reg_134_reg[8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[8]),
        .O(addr0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_i_7
       (.I0(tmp_6_i_i_i_mid1_reg_729[12]),
        .I1(tmp_6_i_i_i_reg_710[12]),
        .I2(exitcond_i_i_i_i_reg_724),
        .O(tmp_6_i_i_i_mid2_fu_407_p3[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_7__0
       (.I0(indvar1_reg_134_reg[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[7]),
        .O(addr0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_i_8
       (.I0(tmp_6_i_i_i_mid1_reg_729[11]),
        .I1(tmp_6_i_i_i_reg_710[11]),
        .I2(exitcond_i_i_i_i_reg_724),
        .O(tmp_6_i_i_i_mid2_fu_407_p3[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_8__0
       (.I0(indvar1_reg_134_reg[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[6]),
        .O(addr0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_i_9
       (.I0(tmp_6_i_i_i_mid1_reg_729[10]),
        .I1(tmp_6_i_i_i_reg_710[10]),
        .I2(exitcond_i_i_i_i_reg_724),
        .O(tmp_6_i_i_i_mid2_fu_407_p3[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_9__0
       (.I0(indvar1_reg_134_reg[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(n_Mat_buff_address0[5]),
        .O(addr0[5]));
  CARRY4 tmp_11_i_i_i_fu_491_p2_carry
       (.CI(1'b0),
        .CO({tmp_11_i_i_i_fu_491_p2_carry_n_2,tmp_11_i_i_i_fu_491_p2_carry_n_3,tmp_11_i_i_i_fu_491_p2_carry_n_4,tmp_11_i_i_i_fu_491_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI(q1[19:16]),
        .O(tmp_11_i_i_i_fu_491_p2[3:0]),
        .S(ram_reg_9));
  CARRY4 tmp_11_i_i_i_fu_491_p2_carry__0
       (.CI(tmp_11_i_i_i_fu_491_p2_carry_n_2),
        .CO({tmp_11_i_i_i_fu_491_p2_carry__0_n_2,tmp_11_i_i_i_fu_491_p2_carry__0_n_3,tmp_11_i_i_i_fu_491_p2_carry__0_n_4,tmp_11_i_i_i_fu_491_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(q1[23:20]),
        .O(tmp_11_i_i_i_fu_491_p2[7:4]),
        .S(ram_reg_11));
  CARRY4 tmp_11_i_i_i_fu_491_p2_carry__1
       (.CI(tmp_11_i_i_i_fu_491_p2_carry__0_n_2),
        .CO(NLW_tmp_11_i_i_i_fu_491_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_11_i_i_i_fu_491_p2_carry__1_O_UNCONNECTED[3:1],tmp_11_i_i_i_fu_491_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_11_i_i_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[0]),
        .Q(tmp_11_i_i_i_reg_766[0]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[1]),
        .Q(tmp_11_i_i_i_reg_766[1]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[2]),
        .Q(tmp_11_i_i_i_reg_766[2]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[3]),
        .Q(tmp_11_i_i_i_reg_766[3]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[4]),
        .Q(tmp_11_i_i_i_reg_766[4]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[5]),
        .Q(tmp_11_i_i_i_reg_766[5]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[6]),
        .Q(tmp_11_i_i_i_reg_766[6]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[7]),
        .Q(tmp_11_i_i_i_reg_766[7]),
        .R(1'b0));
  FDRE \tmp_11_i_i_i_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_11_i_i_i_fu_491_p2[8]),
        .Q(tmp_11_i_i_i_reg_766[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEAAAA)) 
    \tmp_12_i_i_i_reg_785[0]_i_2 
       (.I0(tmp_11_i_i_i_reg_766[6]),
        .I1(tmp_11_i_i_i_reg_766[4]),
        .I2(\tmp_12_i_i_i_reg_785[0]_i_4_n_2 ),
        .I3(tmp_11_i_i_i_reg_766[3]),
        .I4(tmp_11_i_i_i_reg_766[5]),
        .I5(tmp_11_i_i_i_reg_766[7]),
        .O(\tmp_12_i_i_i_reg_785[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h57577777FFFFFFFE)) 
    \tmp_12_i_i_i_reg_785[0]_i_3 
       (.I0(tmp_11_i_i_i_reg_766[7]),
        .I1(tmp_11_i_i_i_reg_766[5]),
        .I2(tmp_11_i_i_i_reg_766[3]),
        .I3(\tmp_12_i_i_i_reg_785[0]_i_4_n_2 ),
        .I4(tmp_11_i_i_i_reg_766[4]),
        .I5(tmp_11_i_i_i_reg_766[6]),
        .O(\tmp_12_i_i_i_reg_785[0]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_12_i_i_i_reg_785[0]_i_4 
       (.I0(tmp_11_i_i_i_reg_766[0]),
        .I1(tmp_11_i_i_i_reg_766[1]),
        .I2(tmp_11_i_i_i_reg_766[2]),
        .O(\tmp_12_i_i_i_reg_785[0]_i_4_n_2 ));
  FDRE \tmp_12_i_i_i_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(tmp_12_i_i_i_fu_534_p2),
        .Q(tmp_12_i_i_i_reg_785),
        .R(1'b0));
  MUXF7 \tmp_12_i_i_i_reg_785_reg[0]_i_1 
       (.I0(\tmp_12_i_i_i_reg_785[0]_i_2_n_2 ),
        .I1(\tmp_12_i_i_i_reg_785[0]_i_3_n_2 ),
        .O(tmp_12_i_i_i_fu_534_p2),
        .S(tmp_11_i_i_i_reg_766[8]));
  CARRY4 tmp_15_i_i_i_fu_511_p2_carry
       (.CI(1'b0),
        .CO({tmp_15_i_i_i_fu_511_p2_carry_n_2,tmp_15_i_i_i_fu_511_p2_carry_n_3,tmp_15_i_i_i_fu_511_p2_carry_n_4,tmp_15_i_i_i_fu_511_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI(q1[11:8]),
        .O(tmp_15_i_i_i_fu_511_p2[3:0]),
        .S(ram_reg_5));
  CARRY4 tmp_15_i_i_i_fu_511_p2_carry__0
       (.CI(tmp_15_i_i_i_fu_511_p2_carry_n_2),
        .CO({tmp_15_i_i_i_fu_511_p2_carry__0_n_2,tmp_15_i_i_i_fu_511_p2_carry__0_n_3,tmp_15_i_i_i_fu_511_p2_carry__0_n_4,tmp_15_i_i_i_fu_511_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(q1[15:12]),
        .O(tmp_15_i_i_i_fu_511_p2[7:4]),
        .S(ram_reg_7));
  CARRY4 tmp_15_i_i_i_fu_511_p2_carry__1
       (.CI(tmp_15_i_i_i_fu_511_p2_carry__0_n_2),
        .CO(NLW_tmp_15_i_i_i_fu_511_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_15_i_i_i_fu_511_p2_carry__1_O_UNCONNECTED[3:1],tmp_15_i_i_i_fu_511_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_i_i_i_reg_773[8]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715),
        .O(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ));
  FDRE \tmp_15_i_i_i_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[0]),
        .Q(tmp_15_i_i_i_reg_773[0]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[1]),
        .Q(tmp_15_i_i_i_reg_773[1]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[2]),
        .Q(tmp_15_i_i_i_reg_773[2]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[3]),
        .Q(tmp_15_i_i_i_reg_773[3]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[4]),
        .Q(tmp_15_i_i_i_reg_773[4]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[5]),
        .Q(tmp_15_i_i_i_reg_773[5]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[6]),
        .Q(tmp_15_i_i_i_reg_773[6]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[7]),
        .Q(tmp_15_i_i_i_reg_773[7]),
        .R(1'b0));
  FDRE \tmp_15_i_i_i_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_15_i_i_i_fu_511_p2[8]),
        .Q(tmp_15_i_i_i_reg_773[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_16_i_i_i_reg_795[0]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715),
        .O(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEAAAA)) 
    \tmp_16_i_i_i_reg_795[0]_i_3 
       (.I0(tmp_15_i_i_i_reg_773[6]),
        .I1(tmp_15_i_i_i_reg_773[4]),
        .I2(\tmp_16_i_i_i_reg_795[0]_i_5_n_2 ),
        .I3(tmp_15_i_i_i_reg_773[3]),
        .I4(tmp_15_i_i_i_reg_773[5]),
        .I5(tmp_15_i_i_i_reg_773[7]),
        .O(\tmp_16_i_i_i_reg_795[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h57577777FFFFFFFE)) 
    \tmp_16_i_i_i_reg_795[0]_i_4 
       (.I0(tmp_15_i_i_i_reg_773[7]),
        .I1(tmp_15_i_i_i_reg_773[5]),
        .I2(tmp_15_i_i_i_reg_773[3]),
        .I3(\tmp_16_i_i_i_reg_795[0]_i_5_n_2 ),
        .I4(tmp_15_i_i_i_reg_773[4]),
        .I5(tmp_15_i_i_i_reg_773[6]),
        .O(\tmp_16_i_i_i_reg_795[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_16_i_i_i_reg_795[0]_i_5 
       (.I0(tmp_15_i_i_i_reg_773[0]),
        .I1(tmp_15_i_i_i_reg_773[1]),
        .I2(tmp_15_i_i_i_reg_773[2]),
        .O(\tmp_16_i_i_i_reg_795[0]_i_5_n_2 ));
  FDRE \tmp_16_i_i_i_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_16_i_i_i_reg_795[0]_i_1_n_2 ),
        .D(tmp_16_i_i_i_fu_557_p2),
        .Q(tmp_16_i_i_i_reg_795),
        .R(1'b0));
  MUXF7 \tmp_16_i_i_i_reg_795_reg[0]_i_2 
       (.I0(\tmp_16_i_i_i_reg_795[0]_i_3_n_2 ),
        .I1(\tmp_16_i_i_i_reg_795[0]_i_4_n_2 ),
        .O(tmp_16_i_i_i_fu_557_p2),
        .S(tmp_15_i_i_i_reg_773[8]));
  CARRY4 tmp_19_i_i_i_fu_443_p2_carry
       (.CI(1'b0),
        .CO({tmp_19_i_i_i_fu_443_p2_carry_n_2,tmp_19_i_i_i_fu_443_p2_carry_n_3,tmp_19_i_i_i_fu_443_p2_carry_n_4,tmp_19_i_i_i_fu_443_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI(q1[3:0]),
        .O(tmp_19_i_i_i_fu_443_p2[3:0]),
        .S(ram_reg_1));
  CARRY4 tmp_19_i_i_i_fu_443_p2_carry__0
       (.CI(tmp_19_i_i_i_fu_443_p2_carry_n_2),
        .CO({tmp_19_i_i_i_fu_443_p2_carry__0_n_2,tmp_19_i_i_i_fu_443_p2_carry__0_n_3,tmp_19_i_i_i_fu_443_p2_carry__0_n_4,tmp_19_i_i_i_fu_443_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(q1[7:4]),
        .O(tmp_19_i_i_i_fu_443_p2[7:4]),
        .S(ram_reg_3));
  CARRY4 tmp_19_i_i_i_fu_443_p2_carry__1
       (.CI(tmp_19_i_i_i_fu_443_p2_carry__0_n_2),
        .CO(NLW_tmp_19_i_i_i_fu_443_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_19_i_i_i_fu_443_p2_carry__1_O_UNCONNECTED[3:1],tmp_19_i_i_i_fu_443_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_19_i_i_i_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[0]),
        .Q(tmp_19_i_i_i_reg_759[0]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[1]),
        .Q(tmp_19_i_i_i_reg_759[1]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[2]),
        .Q(tmp_19_i_i_i_reg_759[2]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[3]),
        .Q(tmp_19_i_i_i_reg_759[3]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[4]),
        .Q(tmp_19_i_i_i_reg_759[4]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[5]),
        .Q(tmp_19_i_i_i_reg_759[5]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[6]),
        .Q(tmp_19_i_i_i_reg_759[6]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[7]),
        .Q(tmp_19_i_i_i_reg_759[7]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_reg_759_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_15_i_i_i_reg_773[8]_i_1_n_2 ),
        .D(tmp_19_i_i_i_fu_443_p2[8]),
        .Q(tmp_19_i_i_i_reg_759[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_i_cast_i_i_cas_reg_705[5]_i_2 
       (.I0(p_shl4_i_i_fu_270_p3[5]),
        .I1(p_shl4_i_i_fu_270_p3[3]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_i_cast_i_i_cas_reg_705[5]_i_3 
       (.I0(p_shl4_i_i_fu_270_p3[4]),
        .I1(p_shl4_i_i_fu_270_p3[2]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_i_cast_i_i_cas_reg_705[5]_i_4 
       (.I0(p_shl4_i_i_fu_270_p3[3]),
        .I1(p_shl4_i_i_fu_270_p3[1]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_2_i_cast_i_i_cas_reg_705[5]_i_5 
       (.I0(p_shl4_i_i_fu_270_p3[2]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_2_i_cast_i_i_cas_reg_705[8]_i_2 
       (.I0(p_shl4_i_i_fu_270_p3[6]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_2_i_cast_i_i_cas_reg_705[8]_i_3 
       (.I0(p_shl4_i_i_fu_270_p3[5]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_i_cast_i_i_cas_reg_705[8]_i_4 
       (.I0(p_shl4_i_i_fu_270_p3[6]),
        .I1(p_shl4_i_i_fu_270_p3[4]),
        .O(\tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2 ));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[2]),
        .R(1'b0));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[3]),
        .R(1'b0));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[4]),
        .R(1'b0));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[5]),
        .R(1'b0));
  CARRY4 \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_3 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_4 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_shl4_i_i_fu_270_p3[5:3],1'b0}),
        .O({\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9 }),
        .S({\tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2 }));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[6]),
        .R(1'b0));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[7]),
        .R(1'b0));
  FDRE \tmp_2_i_cast_i_i_cas_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7 ),
        .Q(tmp_2_i_cast_i_i_cas_reg_705[8]),
        .R(1'b0));
  CARRY4 \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1 
       (.CI(\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2 ),
        .CO({\NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_CO_UNCONNECTED [3:2],\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_4 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_shl4_i_i_fu_270_p3[6]}),
        .O({\NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_O_UNCONNECTED [3],\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8 ,\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9 }),
        .S({1'b0,\tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2 ,\tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[10]_i_2 
       (.I0(tmp_i_i_reg_686[10]),
        .O(\tmp_4_i_i_i_reg_816[10]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[10]_i_3 
       (.I0(tmp_i_i_reg_686[9]),
        .O(\tmp_4_i_i_i_reg_816[10]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[10]_i_4 
       (.I0(tmp_i_i_reg_686[8]),
        .O(\tmp_4_i_i_i_reg_816[10]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[10]_i_5 
       (.I0(tmp_i_i_reg_686[7]),
        .O(\tmp_4_i_i_i_reg_816[10]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[11]_i_2 
       (.I0(tmp_i_i_reg_686[11]),
        .O(\tmp_4_i_i_i_reg_816[11]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[6]_i_2 
       (.I0(tmp_i_i_reg_686[6]),
        .O(\tmp_4_i_i_i_reg_816[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_i_i_i_reg_816[6]_i_3 
       (.I0(col_0_i_i_cast19_i_i_reg_700[5]),
        .I1(tmp_i_i_reg_686[5]),
        .O(\tmp_4_i_i_i_reg_816[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_i_i_i_reg_816[6]_i_4 
       (.I0(col_0_i_i_cast19_i_i_reg_700[4]),
        .I1(tmp_i_i_reg_686[4]),
        .O(\tmp_4_i_i_i_reg_816[6]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_4_i_i_i_reg_816[6]_i_5 
       (.I0(col_0_i_i_cast19_i_i_reg_700[3]),
        .O(\tmp_4_i_i_i_reg_816[6]_i_5_n_2 ));
  FDRE \tmp_4_i_i_i_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_0_i_i_cast19_i_i_reg_700[0]),
        .Q(n_Mat_buff_address0[0]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[10]),
        .Q(n_Mat_buff_address0[10]),
        .R(1'b0));
  CARRY4 \tmp_4_i_i_i_reg_816_reg[10]_i_1 
       (.CI(\tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2 ),
        .CO({\tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2 ,\tmp_4_i_i_i_reg_816_reg[10]_i_1_n_3 ,\tmp_4_i_i_i_reg_816_reg[10]_i_1_n_4 ,\tmp_4_i_i_i_reg_816_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_4_i_i_i_fu_658_p2[10:7]),
        .S({\tmp_4_i_i_i_reg_816[10]_i_2_n_2 ,\tmp_4_i_i_i_reg_816[10]_i_3_n_2 ,\tmp_4_i_i_i_reg_816[10]_i_4_n_2 ,\tmp_4_i_i_i_reg_816[10]_i_5_n_2 }));
  FDRE \tmp_4_i_i_i_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[11]),
        .Q(n_Mat_buff_address0[11]),
        .R(1'b0));
  CARRY4 \tmp_4_i_i_i_reg_816_reg[11]_i_1 
       (.CI(\tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2 ),
        .CO(\NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_O_UNCONNECTED [3:1],tmp_4_i_i_i_fu_658_p2[11]}),
        .S({1'b0,1'b0,1'b0,\tmp_4_i_i_i_reg_816[11]_i_2_n_2 }));
  FDRE \tmp_4_i_i_i_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_0_i_i_cast19_i_i_reg_700[1]),
        .Q(n_Mat_buff_address0[1]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_0_i_i_cast19_i_i_reg_700[2]),
        .Q(n_Mat_buff_address0[2]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[3]),
        .Q(n_Mat_buff_address0[3]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[4]),
        .Q(n_Mat_buff_address0[4]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[5]),
        .Q(n_Mat_buff_address0[5]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[6]),
        .Q(n_Mat_buff_address0[6]),
        .R(1'b0));
  CARRY4 \tmp_4_i_i_i_reg_816_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2 ,\tmp_4_i_i_i_reg_816_reg[6]_i_1_n_3 ,\tmp_4_i_i_i_reg_816_reg[6]_i_1_n_4 ,\tmp_4_i_i_i_reg_816_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,col_0_i_i_cast19_i_i_reg_700[5:4],1'b0}),
        .O(tmp_4_i_i_i_fu_658_p2[6:3]),
        .S({\tmp_4_i_i_i_reg_816[6]_i_2_n_2 ,\tmp_4_i_i_i_reg_816[6]_i_3_n_2 ,\tmp_4_i_i_i_reg_816[6]_i_4_n_2 ,\tmp_4_i_i_i_reg_816[6]_i_5_n_2 }));
  FDRE \tmp_4_i_i_i_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[7]),
        .Q(n_Mat_buff_address0[7]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[8]),
        .Q(n_Mat_buff_address0[8]),
        .R(1'b0));
  FDRE \tmp_4_i_i_i_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_4_i_i_i_fu_658_p2[9]),
        .Q(n_Mat_buff_address0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \tmp_6_i_i_i_mid1_reg_729[10]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I2(x_0_i_i_i_i_reg_182_reg__0),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h4CCC)) 
    \tmp_6_i_i_i_mid1_reg_729[11]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I3(x_0_i_i_i_i_reg_182_reg__0),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_6_i_i_i_mid1_reg_729[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten_fu_322_p2),
        .O(ap_enable_reg_pp0_iter10));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \tmp_6_i_i_i_mid1_reg_729[12]_i_2 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I2(x_0_i_i_i_i_reg_182_reg__0),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_i_i_i_mid1_reg_729[5]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0),
        .O(\tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_i_i_i_mid1_reg_729[6]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_i_i_i_mid1_reg_729[7]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_6_i_i_i_mid1_reg_729[8]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \tmp_6_i_i_i_mid1_reg_729[9]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I3(x_0_i_i_i_i_reg_182_reg__0),
        .O(tmp_6_i_i_i_mid1_fu_378_p2[9]));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[10]),
        .Q(tmp_6_i_i_i_mid1_reg_729[10]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[11]),
        .Q(tmp_6_i_i_i_mid1_reg_729[11]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[12]),
        .Q(tmp_6_i_i_i_mid1_reg_729[12]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2 ),
        .Q(tmp_6_i_i_i_mid1_reg_729[5]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[6]),
        .Q(tmp_6_i_i_i_mid1_reg_729[6]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[7]),
        .Q(tmp_6_i_i_i_mid1_reg_729[7]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[8]),
        .Q(tmp_6_i_i_i_mid1_reg_729[8]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_mid1_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_6_i_i_i_mid1_fu_378_p2[9]),
        .Q(tmp_6_i_i_i_mid1_reg_729[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAA54)) 
    \tmp_6_i_i_i_reg_710[10]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .O(tmp_6_i_i_i_fu_316_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFA04)) 
    \tmp_6_i_i_i_reg_710[11]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I2(x_0_i_i_i_i_reg_182_reg__0),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .O(tmp_6_i_i_i_fu_316_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \tmp_6_i_i_i_reg_710[12]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I1(x_0_i_i_i_i_reg_182_reg__0),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .O(tmp_6_i_i_i_fu_316_p2[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_6_i_i_i_reg_710[6]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I1(x_0_i_i_i_i_reg_182_reg__0),
        .O(tmp_6_i_i_i_fu_316_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_6_i_i_i_reg_710[7]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I1(x_0_i_i_i_i_reg_182_reg__0),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .O(tmp_6_i_i_i_fu_316_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_6_i_i_i_reg_710[8]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I1(x_0_i_i_i_i_reg_182_reg__0),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .O(tmp_6_i_i_i_fu_316_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \tmp_6_i_i_i_reg_710[9]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I3(x_0_i_i_i_i_reg_182_reg__0),
        .O(tmp_6_i_i_i_fu_316_p2[9]));
  FDRE \tmp_6_i_i_i_reg_710_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[10]),
        .Q(tmp_6_i_i_i_reg_710[10]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[11]),
        .Q(tmp_6_i_i_i_reg_710[11]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[12]),
        .Q(tmp_6_i_i_i_reg_710[12]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_0_i_i_i_i_reg_182_reg__0),
        .Q(tmp_6_i_i_i_reg_710[5]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[6]),
        .Q(tmp_6_i_i_i_reg_710[6]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[7]),
        .Q(tmp_6_i_i_i_reg_710[7]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[8]),
        .Q(tmp_6_i_i_i_reg_710[8]),
        .R(1'b0));
  FDRE \tmp_6_i_i_i_reg_710_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_6_i_i_i_fu_316_p2[9]),
        .Q(tmp_6_i_i_i_reg_710[9]),
        .R(1'b0));
  CARRY4 tmp_i_i_fu_240_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_fu_240_p2_carry_n_2,tmp_i_i_fu_240_p2_carry_n_3,tmp_i_i_fu_240_p2_carry_n_4,tmp_i_i_fu_240_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({row_0_i_i_channel2_dout[0],1'b0,p_0_in__1[0],1'b0}),
        .O({tmp_i_i_fu_240_p2[6:4],NLW_tmp_i_i_fu_240_p2_carry_O_UNCONNECTED[0]}),
        .S({S[1],p_0_in__1[1],S[0],1'b0}));
  CARRY4 tmp_i_i_fu_240_p2_carry__0
       (.CI(tmp_i_i_fu_240_p2_carry_n_2),
        .CO({tmp_i_i_fu_240_p2_carry__0_n_2,tmp_i_i_fu_240_p2_carry__0_n_3,tmp_i_i_fu_240_p2_carry__0_n_4,tmp_i_i_fu_240_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(row_0_i_i_channel2_dout[4:1]),
        .O(tmp_i_i_fu_240_p2[10:7]),
        .S(\SRL_SIG_reg[0][4] ));
  CARRY4 tmp_i_i_fu_240_p2_carry__1
       (.CI(tmp_i_i_fu_240_p2_carry__0_n_2),
        .CO(NLW_tmp_i_i_fu_240_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_i_i_fu_240_p2_carry__1_O_UNCONNECTED[3:1],tmp_i_i_fu_240_p2[11]}),
        .S({1'b0,1'b0,1'b0,\SRL_SIG_reg[1][5] }));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_i_i_reg_686[11]_i_1 
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [0]),
        .I1(row_0_i_i_channel2_empty_n),
        .I2(rgb1_buff_t_empty_n),
        .I3(rgb2_buff_t_empty_n),
        .O(\tmp_i_i_reg_686_reg[11]_0 ));
  FDRE \tmp_i_i_reg_686_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[10]),
        .Q(tmp_i_i_reg_686[10]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[11]),
        .Q(tmp_i_i_reg_686[11]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[4]),
        .Q(tmp_i_i_reg_686[4]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[5]),
        .Q(tmp_i_i_reg_686[5]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[6]),
        .Q(tmp_i_i_reg_686[6]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[7]),
        .Q(tmp_i_i_reg_686[7]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[8]),
        .Q(tmp_i_i_reg_686[8]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_686_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_686_reg[11]_0 ),
        .D(tmp_i_i_fu_240_p2[9]),
        .Q(tmp_i_i_reg_686[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_reg_739[3]_i_2 
       (.I0(y_0_i_i_i_i_reg_205[3]),
        .I1(y_0_i_i_i_i_reg_205[2]),
        .I2(y_0_i_i_i_i_reg_205[1]),
        .I3(y_0_i_i_i_i_reg_205[0]),
        .O(y_0_i_i_i_i_mid2_fu_340_p3[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[3]_i_3 
       (.I0(y_0_i_i_i_i_reg_205[2]),
        .O(y_0_i_i_i_i_mid2_fu_340_p3[2]));
  LUT4 #(
    .INIT(16'hF0D0)) 
    \tmp_reg_739[3]_i_4 
       (.I0(y_0_i_i_i_i_reg_205[3]),
        .I1(y_0_i_i_i_i_reg_205[2]),
        .I2(y_0_i_i_i_i_reg_205[1]),
        .I3(y_0_i_i_i_i_reg_205[0]),
        .O(y_0_i_i_i_i_mid2_fu_340_p3[1]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \tmp_reg_739[3]_i_5 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .I3(y_0_i_i_i_i_reg_205[3]),
        .I4(tmp_2_i_cast_i_i_cas_reg_705[3]),
        .O(\tmp_reg_739[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_739[3]_i_6 
       (.I0(y_0_i_i_i_i_reg_205[2]),
        .I1(tmp_2_i_cast_i_i_cas_reg_705[2]),
        .O(\tmp_reg_739[3]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h3733C8CC)) 
    \tmp_reg_739[3]_i_7 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .I3(y_0_i_i_i_i_reg_205[3]),
        .I4(col_0_i_i_cast19_i_i_reg_700[0]),
        .O(\tmp_reg_739[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[3]_i_8 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .O(y_0_i_i_i_i_mid2_fu_340_p3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[7]_i_2 
       (.I0(tmp_2_i_cast_i_i_cas_reg_705[7]),
        .O(\tmp_reg_739[7]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[7]_i_3 
       (.I0(tmp_2_i_cast_i_i_cas_reg_705[6]),
        .O(\tmp_reg_739[7]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[7]_i_4 
       (.I0(tmp_2_i_cast_i_i_cas_reg_705[5]),
        .O(\tmp_reg_739[7]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[7]_i_5 
       (.I0(tmp_2_i_cast_i_i_cas_reg_705[4]),
        .O(\tmp_reg_739[7]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_reg_739[9]_i_2 
       (.I0(tmp_2_i_cast_i_i_cas_reg_705[8]),
        .O(\tmp_reg_739[9]_i_2_n_2 ));
  FDRE \tmp_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[2]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[3]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  CARRY4 \tmp_reg_739_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_739_reg[3]_i_1_n_2 ,\tmp_reg_739_reg[3]_i_1_n_3 ,\tmp_reg_739_reg[3]_i_1_n_4 ,\tmp_reg_739_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({y_0_i_i_i_i_mid2_fu_340_p3[3:1],1'b0}),
        .O(tmp_fu_396_p2[3:0]),
        .S({\tmp_reg_739[3]_i_5_n_2 ,\tmp_reg_739[3]_i_6_n_2 ,\tmp_reg_739[3]_i_7_n_2 ,y_0_i_i_i_i_mid2_fu_340_p3[0]}));
  FDRE \tmp_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[4]),
        .Q(tmp_reg_739[4]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[5]),
        .Q(tmp_reg_739[5]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[6]),
        .Q(tmp_reg_739[6]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[7]),
        .Q(tmp_reg_739[7]),
        .R(1'b0));
  CARRY4 \tmp_reg_739_reg[7]_i_1 
       (.CI(\tmp_reg_739_reg[3]_i_1_n_2 ),
        .CO({\tmp_reg_739_reg[7]_i_1_n_2 ,\tmp_reg_739_reg[7]_i_1_n_3 ,\tmp_reg_739_reg[7]_i_1_n_4 ,\tmp_reg_739_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_396_p2[7:4]),
        .S({\tmp_reg_739[7]_i_2_n_2 ,\tmp_reg_739[7]_i_3_n_2 ,\tmp_reg_739[7]_i_4_n_2 ,\tmp_reg_739[7]_i_5_n_2 }));
  FDRE \tmp_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[8]),
        .Q(tmp_reg_739[8]),
        .R(1'b0));
  FDRE \tmp_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_fu_396_p2[9]),
        .Q(tmp_reg_739[9]),
        .R(1'b0));
  CARRY4 \tmp_reg_739_reg[9]_i_1 
       (.CI(\tmp_reg_739_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED [3:2],tmp_fu_396_p2[9],\NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_739_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_fu_396_p2[8]}),
        .S({1'b0,1'b0,1'b1,\tmp_reg_739[9]_i_2_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \tptr[0]_i_1 
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(rgb2_buff_t_empty_n),
        .I3(\tptr_reg[0]_1 ),
        .O(\tptr_reg[0] ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \tptr[0]_i_1__0 
       (.I0(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I1(exitcond2_i_i_i_i_fu_246_p2__6),
        .I2(rgb1_buff_t_empty_n),
        .I3(\tptr_reg[0]_2 ),
        .O(\tptr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_0_i_i_i_i_reg_182[2]_i_1 
       (.I0(x_0_i_i_i_i_reg_182_reg__0),
        .I1(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .O(x_fu_348_p2[2]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \x_0_i_i_i_i_reg_182[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(y_0_i_i_i_i_reg_205[3]),
        .I3(y_0_i_i_i_i_reg_205[2]),
        .I4(y_0_i_i_i_i_reg_205[1]),
        .I5(y_0_i_i_i_i_reg_205[0]),
        .O(x_0_i_i_i_i_reg_182));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_0_i_i_i_i_reg_182[3]_i_2 
       (.I0(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .I1(x_0_i_i_i_i_reg_182_reg__0),
        .I2(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .I3(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .O(x_fu_348_p2[3]));
  FDRE \x_0_i_i_i_i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(x_0_i_i_i_i_reg_182),
        .D(\tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2 ),
        .Q(x_0_i_i_i_i_reg_182_reg__0),
        .R(indvar_flatten_reg_171));
  FDRE \x_0_i_i_i_i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(x_0_i_i_i_i_reg_182),
        .D(tmp_6_i_i_i_fu_316_p2[6]),
        .Q(x_0_i_i_i_i_reg_182_reg__0__0[1]),
        .R(indvar_flatten_reg_171));
  FDRE \x_0_i_i_i_i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(x_0_i_i_i_i_reg_182),
        .D(x_fu_348_p2[2]),
        .Q(x_0_i_i_i_i_reg_182_reg__0__0[2]),
        .R(indvar_flatten_reg_171));
  FDRE \x_0_i_i_i_i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(x_0_i_i_i_i_reg_182),
        .D(x_fu_348_p2[3]),
        .Q(x_0_i_i_i_i_reg_182_reg__0__0[3]),
        .R(indvar_flatten_reg_171));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_0_i_i_i_i_reg_205[0]_i_1 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .O(y_fu_401_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6266)) 
    \y_0_i_i_i_i_reg_205[1]_i_1 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .I3(y_0_i_i_i_i_reg_205[3]),
        .O(y_fu_401_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_0_i_i_i_i_reg_205[2]_i_1 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .O(y_fu_401_p2[2]));
  LUT4 #(
    .INIT(16'h0888)) 
    \y_0_i_i_i_i_reg_205[3]_i_1 
       (.I0(exitcond2_i_i_i_i_fu_246_p2__6),
        .I1(\col_0_i_i_i_i_reg_160_reg[5]_0 [1]),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_enable_reg_pp0_iter10),
        .O(indvar_flatten_reg_171));
  LUT2 #(
    .INIT(4'h8)) 
    \y_0_i_i_i_i_reg_205[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter0_0),
        .O(indvar_flatten_reg_1710));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7B80)) 
    \y_0_i_i_i_i_reg_205[3]_i_3 
       (.I0(y_0_i_i_i_i_reg_205[0]),
        .I1(y_0_i_i_i_i_reg_205[1]),
        .I2(y_0_i_i_i_i_reg_205[2]),
        .I3(y_0_i_i_i_i_reg_205[3]),
        .O(y_fu_401_p2[3]));
  FDRE \y_0_i_i_i_i_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(y_fu_401_p2[0]),
        .Q(y_0_i_i_i_i_reg_205[0]),
        .R(indvar_flatten_reg_171));
  FDRE \y_0_i_i_i_i_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(y_fu_401_p2[1]),
        .Q(y_0_i_i_i_i_reg_205[1]),
        .R(indvar_flatten_reg_171));
  FDRE \y_0_i_i_i_i_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(y_fu_401_p2[2]),
        .Q(y_0_i_i_i_i_reg_205[2]),
        .R(indvar_flatten_reg_171));
  FDRE \y_0_i_i_i_i_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1710),
        .D(y_fu_401_p2[3]),
        .Q(y_0_i_i_i_i_reg_205[3]),
        .R(indvar_flatten_reg_171));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_Loo_1" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1
   (m_axi_rgb1_in_ARADDR,
    m_axi_rgb2_in_ARADDR,
    n_Mat_buff_d0,
    push_0,
    push_1,
    WEA,
    \col_0_i_i_i_i_reg_160_reg[5] ,
    addr0,
    s_ready_t_reg,
    s_ready_t_reg_0,
    SR,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ,
    E,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ,
    ap_clk,
    ARESET,
    Q,
    AXI_Lite_RGB_1_N_ARREADY,
    AXI_Lite_RGB_2_ARREADY,
    indvar1_reg_134_reg,
    ap_enable_reg_pp0_iter0,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    dataflow_in_loop_Loo_1_U0_start_state,
    ap_rst_n,
    dataflow_in_loop_Loo_1_U0_done_cnt,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 ,
    \rgb1_in1_reg_230_reg[29] ,
    \data_p1_reg[23] ,
    \rgb2_in3_reg_225_reg[29] ,
    \data_p1_reg[23]_0 );
  output [29:0]m_axi_rgb1_in_ARADDR;
  output [29:0]m_axi_rgb2_in_ARADDR;
  output [10:0]n_Mat_buff_d0;
  output push_0;
  output push_1;
  output [0:0]WEA;
  output [0:0]\col_0_i_i_i_i_reg_160_reg[5] ;
  output [11:0]addr0;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [0:0]SR;
  output \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  output [0:0]E;
  output [0:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ;
  input ap_clk;
  input ARESET;
  input [2:0]Q;
  input AXI_Lite_RGB_1_N_ARREADY;
  input AXI_Lite_RGB_2_ARREADY;
  input [11:0]indvar1_reg_134_reg;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\state_reg[0] ;
  input [0:0]\state_reg[0]_0 ;
  input dataflow_in_loop_Loo_1_U0_start_state;
  input ap_rst_n;
  input dataflow_in_loop_Loo_1_U0_done_cnt;
  input [6:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 ;
  input [29:0]\rgb1_in1_reg_230_reg[29] ;
  input [23:0]\data_p1_reg[23] ;
  input [29:0]\rgb2_in3_reg_225_reg[29] ;
  input [23:0]\data_p1_reg[23]_0 ;

  wire ARESET;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [0:0]E;
  wire Loop_Block_Cols_proc_U0_ap_ready;
  wire Loop_Block_Cols_proc_U0_n_16;
  wire Loop_Block_Cols_proc_U0_n_51;
  wire Loop_Block_Cols_proc_U0_n_52;
  wire [12:4]Loop_Block_Cols_proc_U0_rgb2_buff2_address0;
  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire Loop_Block_Cols_proc_U0_row_0_i_i_read;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire [0:0]address1;
  wire [0:0]address1_3;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_condition_147;
  wire ap_condition_154;
  wire ap_done_reg;
  wire ap_done_reg_2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire ap_start1_out;
  wire ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2;
  wire [0:0]\col_0_i_i_i_i_reg_160_reg[5] ;
  wire count0__1;
  wire count0__1_1;
  wire [23:0]\data_p1_reg[23] ;
  wire [23:0]\data_p1_reg[23]_0 ;
  wire dataflow_in_loop_Loo_1_U0_done_cnt;
  wire \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  wire [0:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ;
  wire [6:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 ;
  wire dataflow_in_loop_Loo_1_U0_start_state;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire exitcond2_i_i_i_i_fu_246_p2__6;
  wire [11:0]indvar1_reg_134_reg;
  wire [29:0]m_axi_rgb1_in_ARADDR;
  wire [29:0]m_axi_rgb2_in_ARADDR;
  wire memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire memcpy_rgb1_buff_rgb_U0_n_38;
  wire memcpy_rgb1_buff_rgb_U0_n_41;
  wire [12:0]memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  wire [23:0]memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0;
  wire memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  wire memcpy_rgb2_buff_rgb_U0_ap_ready;
  wire memcpy_rgb2_buff_rgb_U0_n_38;
  wire memcpy_rgb2_buff_rgb_U0_n_40;
  wire memcpy_rgb2_buff_rgb_U0_n_41;
  wire memcpy_rgb2_buff_rgb_U0_n_43;
  wire [12:0]memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  wire [23:0]memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0;
  wire memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  wire [10:0]n_Mat_buff_d0;
  wire [5:4]p_0_in__1;
  wire pop_buf;
  wire pop_buf_0;
  wire push_0;
  wire push_1;
  wire rgb1_buff_U_n_33;
  wire rgb1_buff_U_n_34;
  wire rgb1_buff_U_n_35;
  wire rgb1_buff_U_n_36;
  wire rgb1_buff_U_n_37;
  wire rgb1_buff_U_n_38;
  wire rgb1_buff_U_n_39;
  wire rgb1_buff_U_n_40;
  wire rgb1_buff_U_n_41;
  wire rgb1_buff_U_n_42;
  wire rgb1_buff_U_n_43;
  wire rgb1_buff_U_n_44;
  wire rgb1_buff_U_n_45;
  wire rgb1_buff_U_n_46;
  wire rgb1_buff_U_n_47;
  wire rgb1_buff_U_n_48;
  wire rgb1_buff_U_n_49;
  wire rgb1_buff_U_n_5;
  wire rgb1_buff_U_n_50;
  wire rgb1_buff_U_n_51;
  wire rgb1_buff_U_n_52;
  wire rgb1_buff_U_n_6;
  wire rgb1_buff_U_n_7;
  wire rgb1_buff_U_n_8;
  wire rgb1_buff_i_full_n;
  wire rgb1_buff_t_empty_n;
  wire [23:0]rgb1_buff_t_q0;
  wire rgb1_in1_channel_U_n_10;
  wire rgb1_in1_channel_U_n_11;
  wire rgb1_in1_channel_U_n_12;
  wire rgb1_in1_channel_U_n_13;
  wire rgb1_in1_channel_U_n_14;
  wire rgb1_in1_channel_U_n_15;
  wire rgb1_in1_channel_U_n_16;
  wire rgb1_in1_channel_U_n_17;
  wire rgb1_in1_channel_U_n_18;
  wire rgb1_in1_channel_U_n_19;
  wire rgb1_in1_channel_U_n_20;
  wire rgb1_in1_channel_U_n_21;
  wire rgb1_in1_channel_U_n_22;
  wire rgb1_in1_channel_U_n_23;
  wire rgb1_in1_channel_U_n_24;
  wire rgb1_in1_channel_U_n_25;
  wire rgb1_in1_channel_U_n_26;
  wire rgb1_in1_channel_U_n_27;
  wire rgb1_in1_channel_U_n_28;
  wire rgb1_in1_channel_U_n_29;
  wire rgb1_in1_channel_U_n_3;
  wire rgb1_in1_channel_U_n_30;
  wire rgb1_in1_channel_U_n_31;
  wire rgb1_in1_channel_U_n_32;
  wire rgb1_in1_channel_U_n_4;
  wire rgb1_in1_channel_U_n_5;
  wire rgb1_in1_channel_U_n_6;
  wire rgb1_in1_channel_U_n_7;
  wire rgb1_in1_channel_U_n_8;
  wire rgb1_in1_channel_U_n_9;
  wire rgb1_in1_channel_empty_n;
  wire rgb1_in1_channel_full_n;
  wire [29:0]\rgb1_in1_reg_230_reg[29] ;
  wire rgb2_buff_i_full_n;
  wire rgb2_buff_t_empty_n;
  wire [23:0]rgb2_buff_t_q0;
  wire rgb2_in3_channel_U_n_10;
  wire rgb2_in3_channel_U_n_11;
  wire rgb2_in3_channel_U_n_12;
  wire rgb2_in3_channel_U_n_13;
  wire rgb2_in3_channel_U_n_14;
  wire rgb2_in3_channel_U_n_15;
  wire rgb2_in3_channel_U_n_16;
  wire rgb2_in3_channel_U_n_17;
  wire rgb2_in3_channel_U_n_18;
  wire rgb2_in3_channel_U_n_19;
  wire rgb2_in3_channel_U_n_20;
  wire rgb2_in3_channel_U_n_21;
  wire rgb2_in3_channel_U_n_22;
  wire rgb2_in3_channel_U_n_23;
  wire rgb2_in3_channel_U_n_24;
  wire rgb2_in3_channel_U_n_25;
  wire rgb2_in3_channel_U_n_26;
  wire rgb2_in3_channel_U_n_27;
  wire rgb2_in3_channel_U_n_28;
  wire rgb2_in3_channel_U_n_29;
  wire rgb2_in3_channel_U_n_30;
  wire rgb2_in3_channel_U_n_31;
  wire rgb2_in3_channel_U_n_32;
  wire rgb2_in3_channel_U_n_33;
  wire rgb2_in3_channel_U_n_34;
  wire rgb2_in3_channel_U_n_35;
  wire rgb2_in3_channel_U_n_36;
  wire rgb2_in3_channel_U_n_37;
  wire rgb2_in3_channel_U_n_38;
  wire rgb2_in3_channel_U_n_6;
  wire rgb2_in3_channel_U_n_7;
  wire rgb2_in3_channel_U_n_8;
  wire rgb2_in3_channel_U_n_9;
  wire rgb2_in3_channel_empty_n;
  wire [29:0]\rgb2_in3_reg_225_reg[29] ;
  wire [5:0]row_0_i_i_channel1_dout;
  wire row_0_i_i_channel1_empty_n;
  wire row_0_i_i_channel1_full_n;
  wire row_0_i_i_channel2_U_n_18;
  wire row_0_i_i_channel2_U_n_2;
  wire row_0_i_i_channel2_U_n_3;
  wire row_0_i_i_channel2_U_n_4;
  wire row_0_i_i_channel2_U_n_5;
  wire row_0_i_i_channel2_U_n_6;
  wire row_0_i_i_channel2_U_n_7;
  wire [4:0]row_0_i_i_channel2_dout;
  wire row_0_i_i_channel2_empty_n;
  wire row_0_i_i_channel2_full_n;
  wire row_0_i_i_channel_U_n_3;
  wire [5:0]row_0_i_i_channel_dout;
  wire row_0_i_i_channel_empty_n;
  wire row_0_i_i_channel_full_n;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:0]tmp_reg_739;

  fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc Loop_Block_Cols_proc_U0
       (.ADDRBWRADDR({Loop_Block_Cols_proc_U0_rgb2_buff2_address0,tmp_reg_739}),
        .ARESET(ARESET),
        .E(E),
        .Loop_Block_Cols_proc_U0_ap_ready(Loop_Block_Cols_proc_U0_ap_ready),
        .Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .Q(Q[2:1]),
        .S({row_0_i_i_channel2_U_n_2,row_0_i_i_channel2_U_n_3}),
        .\SRL_SIG_reg[0][4] ({row_0_i_i_channel2_U_n_4,row_0_i_i_channel2_U_n_5,row_0_i_i_channel2_U_n_6,row_0_i_i_channel2_U_n_7}),
        .\SRL_SIG_reg[1][5] (row_0_i_i_channel2_U_n_18),
        .WEA(WEA),
        .addr0(addr0),
        .\ap_CS_fsm_reg[10] (memcpy_rgb1_buff_rgb_U0_ap_ready),
        .\ap_CS_fsm_reg[10]_0 (memcpy_rgb2_buff_rgb_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_2(ap_done_reg_2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .\col_0_i_i_i_i_reg_160_reg[5]_0 ({\col_0_i_i_i_i_reg_160_reg[5] ,ap_CS_fsm_state2,Loop_Block_Cols_proc_U0_n_16}),
        .count0__1(count0__1_1),
        .count0__1_0(count0__1),
        .dataflow_in_loop_Loo_1_U0_done_cnt(dataflow_in_loop_Loo_1_U0_done_cnt),
        .exitcond2_i_i_i_i_fu_246_p2__6(exitcond2_i_i_i_i_fu_246_p2__6),
        .indvar1_reg_134_reg(indvar1_reg_134_reg),
        .n_Mat_buff_d0(n_Mat_buff_d0),
        .p_0_in__1(p_0_in__1),
        .pop_buf(pop_buf_0),
        .pop_buf_1(pop_buf),
        .q1(rgb1_buff_t_q0),
        .ram_reg_1({rgb1_buff_U_n_45,rgb1_buff_U_n_46,rgb1_buff_U_n_47,rgb1_buff_U_n_48}),
        .ram_reg_11({rgb1_buff_U_n_41,rgb1_buff_U_n_42,rgb1_buff_U_n_43,rgb1_buff_U_n_44}),
        .ram_reg_3({rgb1_buff_U_n_49,rgb1_buff_U_n_50,rgb1_buff_U_n_51,rgb1_buff_U_n_52}),
        .ram_reg_5({rgb1_buff_U_n_5,rgb1_buff_U_n_6,rgb1_buff_U_n_7,rgb1_buff_U_n_8}),
        .ram_reg_7({rgb1_buff_U_n_33,rgb1_buff_U_n_34,rgb1_buff_U_n_35,rgb1_buff_U_n_36}),
        .ram_reg_9({rgb1_buff_U_n_37,rgb1_buff_U_n_38,rgb1_buff_U_n_39,rgb1_buff_U_n_40}),
        .rgb1_buff_i_full_n(rgb1_buff_i_full_n),
        .rgb1_buff_t_empty_n(rgb1_buff_t_empty_n),
        .rgb2_buff_i_full_n(rgb2_buff_i_full_n),
        .rgb2_buff_t_empty_n(rgb2_buff_t_empty_n),
        .row_0_i_i_channel2_dout(row_0_i_i_channel2_dout),
        .row_0_i_i_channel2_empty_n(row_0_i_i_channel2_empty_n),
        .\tmp_i_i_reg_686_reg[11]_0 (Loop_Block_Cols_proc_U0_row_0_i_i_read),
        .\tptr_reg[0] (Loop_Block_Cols_proc_U0_n_51),
        .\tptr_reg[0]_0 (Loop_Block_Cols_proc_U0_n_52),
        .\tptr_reg[0]_1 (address1_3),
        .\tptr_reg[0]_2 (address1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rgb2_in3_channel_U_n_38),
        .Q(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rgb2_in3_channel_U_n_36),
        .Q(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rgb2_in3_channel_U_n_37),
        .Q(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2),
        .R(1'b0));
  fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb memcpy_rgb1_buff_rgb_U0
       (.ARESET(ARESET),
        .AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .C({rgb1_in1_channel_U_n_3,rgb1_in1_channel_U_n_4,rgb1_in1_channel_U_n_5,rgb1_in1_channel_U_n_6,rgb1_in1_channel_U_n_7,rgb1_in1_channel_U_n_8,rgb1_in1_channel_U_n_9,rgb1_in1_channel_U_n_10,rgb1_in1_channel_U_n_11,rgb1_in1_channel_U_n_12,rgb1_in1_channel_U_n_13,rgb1_in1_channel_U_n_14,rgb1_in1_channel_U_n_15,rgb1_in1_channel_U_n_16,rgb1_in1_channel_U_n_17,rgb1_in1_channel_U_n_18,rgb1_in1_channel_U_n_19,rgb1_in1_channel_U_n_20,rgb1_in1_channel_U_n_21,rgb1_in1_channel_U_n_22,rgb1_in1_channel_U_n_23,rgb1_in1_channel_U_n_24,rgb1_in1_channel_U_n_25,rgb1_in1_channel_U_n_26,rgb1_in1_channel_U_n_27,rgb1_in1_channel_U_n_28,rgb1_in1_channel_U_n_29,rgb1_in1_channel_U_n_30,rgb1_in1_channel_U_n_31,rgb1_in1_channel_U_n_32}),
        .D(row_0_i_i_channel_dout),
        .Q(Q[1:0]),
        .WEA(memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0),
        .\ap_CS_fsm_reg[10]_0 (memcpy_rgb2_buff_rgb_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_condition_154(ap_condition_154),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0({memcpy_rgb1_buff_rgb_U0_ap_ready,memcpy_rgb1_buff_rgb_U0_n_38}),
        .ap_rst_n(ap_rst_n),
        .ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2),
        .\data_p1_reg[23] (\data_p1_reg[23] ),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ),
        .dataflow_in_loop_Loo_1_U0_start_state(dataflow_in_loop_Loo_1_U0_start_state),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_empty_n_reg(row_0_i_i_channel_U_n_3),
        .m_axi_rgb1_in_ARADDR(m_axi_rgb1_in_ARADDR),
        .memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .push_0(push_0),
        .ram_reg_11(memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0),
        .ram_reg_11_0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0),
        .rgb1_buff_i_full_n(rgb1_buff_i_full_n),
        .rgb1_in1_channel_empty_n(rgb1_in1_channel_empty_n),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (\state_reg[0] ),
        .we0(memcpy_rgb1_buff_rgb_U0_n_41));
  fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb memcpy_rgb2_buff_rgb_U0
       (.A(row_0_i_i_channel1_dout),
        .ARESET(ARESET),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .C({rgb2_in3_channel_U_n_6,rgb2_in3_channel_U_n_7,rgb2_in3_channel_U_n_8,rgb2_in3_channel_U_n_9,rgb2_in3_channel_U_n_10,rgb2_in3_channel_U_n_11,rgb2_in3_channel_U_n_12,rgb2_in3_channel_U_n_13,rgb2_in3_channel_U_n_14,rgb2_in3_channel_U_n_15,rgb2_in3_channel_U_n_16,rgb2_in3_channel_U_n_17,rgb2_in3_channel_U_n_18,rgb2_in3_channel_U_n_19,rgb2_in3_channel_U_n_20,rgb2_in3_channel_U_n_21,rgb2_in3_channel_U_n_22,rgb2_in3_channel_U_n_23,rgb2_in3_channel_U_n_24,rgb2_in3_channel_U_n_25,rgb2_in3_channel_U_n_26,rgb2_in3_channel_U_n_27,rgb2_in3_channel_U_n_28,rgb2_in3_channel_U_n_29,rgb2_in3_channel_U_n_30,rgb2_in3_channel_U_n_31,rgb2_in3_channel_U_n_32,rgb2_in3_channel_U_n_33,rgb2_in3_channel_U_n_34,rgb2_in3_channel_U_n_35}),
        .Q(Q[1:0]),
        .WEA(memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0),
        .\ap_CS_fsm_reg[10]_0 (memcpy_rgb1_buff_rgb_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_condition_147(ap_condition_147),
        .ap_done_reg(ap_done_reg_2),
        .ap_done_reg_reg_0(memcpy_rgb2_buff_rgb_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start1_out(ap_start1_out),
        .ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready(ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready),
        .ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg(memcpy_rgb2_buff_rgb_U0_n_41),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2),
        .\data_p1_reg[23] (\data_p1_reg[23]_0 ),
        .internal_full_n_reg(memcpy_rgb2_buff_rgb_U0_n_38),
        .internal_full_n_reg_0(memcpy_rgb2_buff_rgb_U0_n_40),
        .m_axi_rgb2_in_ARADDR(m_axi_rgb2_in_ARADDR),
        .memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .push_1(push_1),
        .ram_reg_11(memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0),
        .ram_reg_11_0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0),
        .rgb2_buff_i_full_n(rgb2_buff_i_full_n),
        .rgb2_in3_channel_empty_n(rgb2_in3_channel_empty_n),
        .row_0_i_i_channel1_empty_n(row_0_i_i_channel1_empty_n),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (\state_reg[0]_0 ),
        .we0(memcpy_rgb2_buff_rgb_U0_n_43));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe rgb1_buff_U
       (.ADDRBWRADDR({Loop_Block_Cols_proc_U0_rgb2_buff2_address0,tmp_reg_739}),
        .ARESET(ARESET),
        .Loop_Block_Cols_proc_U0_ap_ready(Loop_Block_Cols_proc_U0_ap_ready),
        .Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0),
        .\ap_CS_fsm_reg[10] (memcpy_rgb1_buff_rgb_U0_ap_ready),
        .\ap_CS_fsm_reg[1] (Loop_Block_Cols_proc_U0_n_52),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] (memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0),
        .count0__1(count0__1_1),
        .d0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0),
        .exitcond2_i_i_i_i_fu_246_p2__6(exitcond2_i_i_i_i_fu_246_p2__6),
        .memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .pop_buf(pop_buf),
        .q1(rgb1_buff_t_q0),
        .ram_reg_11(address1),
        .ram_reg_11_0(rgb2_buff_t_q0),
        .rgb1_buff_i_full_n(rgb1_buff_i_full_n),
        .rgb1_buff_t_empty_n(rgb1_buff_t_empty_n),
        .\tmp_11_i_i_i_reg_766_reg[3] ({rgb1_buff_U_n_37,rgb1_buff_U_n_38,rgb1_buff_U_n_39,rgb1_buff_U_n_40}),
        .\tmp_11_i_i_i_reg_766_reg[7] ({rgb1_buff_U_n_41,rgb1_buff_U_n_42,rgb1_buff_U_n_43,rgb1_buff_U_n_44}),
        .\tmp_15_i_i_i_reg_773_reg[3] ({rgb1_buff_U_n_5,rgb1_buff_U_n_6,rgb1_buff_U_n_7,rgb1_buff_U_n_8}),
        .\tmp_15_i_i_i_reg_773_reg[7] ({rgb1_buff_U_n_33,rgb1_buff_U_n_34,rgb1_buff_U_n_35,rgb1_buff_U_n_36}),
        .\tmp_19_i_i_i_reg_759_reg[3] ({rgb1_buff_U_n_45,rgb1_buff_U_n_46,rgb1_buff_U_n_47,rgb1_buff_U_n_48}),
        .\tmp_19_i_i_i_reg_759_reg[7] ({rgb1_buff_U_n_49,rgb1_buff_U_n_50,rgb1_buff_U_n_51,rgb1_buff_U_n_52}),
        .we0(memcpy_rgb1_buff_rgb_U0_n_41));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi rgb1_in1_channel_U
       (.ARESET(ARESET),
        .C({rgb1_in1_channel_U_n_3,rgb1_in1_channel_U_n_4,rgb1_in1_channel_U_n_5,rgb1_in1_channel_U_n_6,rgb1_in1_channel_U_n_7,rgb1_in1_channel_U_n_8,rgb1_in1_channel_U_n_9,rgb1_in1_channel_U_n_10,rgb1_in1_channel_U_n_11,rgb1_in1_channel_U_n_12,rgb1_in1_channel_U_n_13,rgb1_in1_channel_U_n_14,rgb1_in1_channel_U_n_15,rgb1_in1_channel_U_n_16,rgb1_in1_channel_U_n_17,rgb1_in1_channel_U_n_18,rgb1_in1_channel_U_n_19,rgb1_in1_channel_U_n_20,rgb1_in1_channel_U_n_21,rgb1_in1_channel_U_n_22,rgb1_in1_channel_U_n_23,rgb1_in1_channel_U_n_24,rgb1_in1_channel_U_n_25,rgb1_in1_channel_U_n_26,rgb1_in1_channel_U_n_27,rgb1_in1_channel_U_n_28,rgb1_in1_channel_U_n_29,rgb1_in1_channel_U_n_30,rgb1_in1_channel_U_n_31,rgb1_in1_channel_U_n_32}),
        .\ap_CS_fsm_reg[0] (memcpy_rgb1_buff_rgb_U0_n_38),
        .ap_clk(ap_clk),
        .ap_condition_154(ap_condition_154),
        .ap_rst_n(ap_rst_n),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .rgb1_in1_channel_empty_n(rgb1_in1_channel_empty_n),
        .rgb1_in1_channel_full_n(rgb1_in1_channel_full_n),
        .\rgb1_in1_reg_230_reg[29] (\rgb1_in1_reg_230_reg[29] ));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1 rgb2_buff_U
       (.ADDRBWRADDR({Loop_Block_Cols_proc_U0_rgb2_buff2_address0,tmp_reg_739}),
        .ARESET(ARESET),
        .Loop_Block_Cols_proc_U0_ap_ready(Loop_Block_Cols_proc_U0_ap_ready),
        .Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0),
        .\ap_CS_fsm_reg[10] (memcpy_rgb2_buff_rgb_U0_ap_ready),
        .\ap_CS_fsm_reg[1] (Loop_Block_Cols_proc_U0_n_51),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] (memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0),
        .count0__1(count0__1),
        .d0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0),
        .exitcond2_i_i_i_i_fu_246_p2__6(exitcond2_i_i_i_i_fu_246_p2__6),
        .memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .pop_buf(pop_buf_0),
        .q1(rgb2_buff_t_q0),
        .ram_reg_11(address1_3),
        .rgb2_buff_i_full_n(rgb2_buff_i_full_n),
        .rgb2_buff_t_empty_n(rgb2_buff_t_empty_n),
        .we0(memcpy_rgb2_buff_rgb_U0_n_43));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs rgb2_in3_channel_U
       (.ARESET(ARESET),
        .C({rgb2_in3_channel_U_n_6,rgb2_in3_channel_U_n_7,rgb2_in3_channel_U_n_8,rgb2_in3_channel_U_n_9,rgb2_in3_channel_U_n_10,rgb2_in3_channel_U_n_11,rgb2_in3_channel_U_n_12,rgb2_in3_channel_U_n_13,rgb2_in3_channel_U_n_14,rgb2_in3_channel_U_n_15,rgb2_in3_channel_U_n_16,rgb2_in3_channel_U_n_17,rgb2_in3_channel_U_n_18,rgb2_in3_channel_U_n_19,rgb2_in3_channel_U_n_20,rgb2_in3_channel_U_n_21,rgb2_in3_channel_U_n_22,rgb2_in3_channel_U_n_23,rgb2_in3_channel_U_n_24,rgb2_in3_channel_U_n_25,rgb2_in3_channel_U_n_26,rgb2_in3_channel_U_n_27,rgb2_in3_channel_U_n_28,rgb2_in3_channel_U_n_29,rgb2_in3_channel_U_n_30,rgb2_in3_channel_U_n_31,rgb2_in3_channel_U_n_32,rgb2_in3_channel_U_n_33,rgb2_in3_channel_U_n_34,rgb2_in3_channel_U_n_35}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start1_out(ap_start1_out),
        .ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready(ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready),
        .ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg(rgb2_in3_channel_U_n_38),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg(rgb2_in3_channel_U_n_36),
        .ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg(rgb2_in3_channel_U_n_37),
        .ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0(memcpy_rgb2_buff_rgb_U0_n_41),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 ),
        .dataflow_in_loop_Loo_1_U0_start_state(dataflow_in_loop_Loo_1_U0_start_state),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_empty_n_reg_0(memcpy_rgb2_buff_rgb_U0_n_40),
        .memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .rgb1_in1_channel_full_n(rgb1_in1_channel_full_n),
        .rgb2_in3_channel_empty_n(rgb2_in3_channel_empty_n),
        .\rgb2_in3_reg_225_reg[29] (\rgb2_in3_reg_225_reg[29] ),
        .row_0_i_i_channel1_full_n(row_0_i_i_channel1_full_n),
        .row_0_i_i_channel_full_n(row_0_i_i_channel_full_n));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j row_0_i_i_channel1_U
       (.A(row_0_i_i_channel1_dout),
        .ARESET(ARESET),
        .ap_clk(ap_clk),
        .ap_condition_147(ap_condition_147),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 [5:0]),
        .dataflow_in_loop_Loo_1_U0_start_state(dataflow_in_loop_Loo_1_U0_start_state),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_empty_n_reg_0(memcpy_rgb2_buff_rgb_U0_n_38),
        .memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .rgb2_in3_channel_empty_n(rgb2_in3_channel_empty_n),
        .row_0_i_i_channel1_empty_n(row_0_i_i_channel1_empty_n),
        .row_0_i_i_channel1_full_n(row_0_i_i_channel1_full_n));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC row_0_i_i_channel2_U
       (.ARESET(ARESET),
        .D(row_0_i_i_channel_dout),
        .S({row_0_i_i_channel2_U_n_2,row_0_i_i_channel2_U_n_3}),
        .\ap_CS_fsm_reg[0] (memcpy_rgb1_buff_rgb_U0_n_38),
        .\ap_CS_fsm_reg[0]_0 (Loop_Block_Cols_proc_U0_n_16),
        .\ap_CS_fsm_reg[0]_1 (Loop_Block_Cols_proc_U0_row_0_i_i_read),
        .ap_clk(ap_clk),
        .ap_condition_154(ap_condition_154),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start1_out(ap_start1_out),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .p_0_in__1(p_0_in__1),
        .rgb1_buff_t_empty_n(rgb1_buff_t_empty_n),
        .rgb1_in1_channel_empty_n(rgb1_in1_channel_empty_n),
        .rgb2_buff_t_empty_n(rgb2_buff_t_empty_n),
        .row_0_i_i_channel2_dout(row_0_i_i_channel2_dout),
        .row_0_i_i_channel2_empty_n(row_0_i_i_channel2_empty_n),
        .row_0_i_i_channel2_full_n(row_0_i_i_channel2_full_n),
        .row_0_i_i_channel_empty_n(row_0_i_i_channel_empty_n),
        .\tmp_i_i_reg_686_reg[10] ({row_0_i_i_channel2_U_n_4,row_0_i_i_channel2_U_n_5,row_0_i_i_channel2_U_n_6,row_0_i_i_channel2_U_n_7}),
        .\tmp_i_i_reg_686_reg[11] (row_0_i_i_channel2_U_n_18));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi row_0_i_i_channel_U
       (.ARESET(ARESET),
        .D(row_0_i_i_channel_dout),
        .\ap_CS_fsm_reg[0] (memcpy_rgb1_buff_rgb_U0_n_38),
        .ap_clk(ap_clk),
        .ap_condition_154(ap_condition_154),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 [5:0]),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .row_0_i_i_channel2_full_n(row_0_i_i_channel2_full_n),
        .row_0_i_i_channel_empty_n(row_0_i_i_channel_empty_n),
        .row_0_i_i_channel_full_n(row_0_i_i_channel_full_n),
        .sum_i_i_reg_213_reg(row_0_i_i_channel_U_n_3));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe
   (rgb1_buff_t_empty_n,
    rgb1_buff_i_full_n,
    ram_reg_11,
    \tmp_15_i_i_i_reg_773_reg[3] ,
    q1,
    \tmp_15_i_i_i_reg_773_reg[7] ,
    \tmp_11_i_i_i_reg_766_reg[3] ,
    \tmp_11_i_i_i_reg_766_reg[7] ,
    \tmp_19_i_i_i_reg_759_reg[3] ,
    \tmp_19_i_i_i_reg_759_reg[7] ,
    ARESET,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ram_reg_11_0,
    \ap_CS_fsm_reg[10] ,
    ap_done_reg,
    \ap_CS_fsm_reg[1]_0 ,
    exitcond2_i_i_i_i_fu_246_p2__6,
    count0__1,
    pop_buf,
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] ,
    ADDRBWRADDR,
    d0,
    WEA,
    we0,
    Loop_Block_Cols_proc_U0_ap_ready);
  output rgb1_buff_t_empty_n;
  output rgb1_buff_i_full_n;
  output [0:0]ram_reg_11;
  output [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  output [23:0]q1;
  output [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  input ARESET;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input [23:0]ram_reg_11_0;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input ap_done_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input exitcond2_i_i_i_i_fu_246_p2__6;
  input count0__1;
  input pop_buf;
  input memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [12:0]\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] ;
  input [12:0]ADDRBWRADDR;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;
  input Loop_Block_Cols_proc_U0_ap_ready;

  wire [12:0]ADDRBWRADDR;
  wire ARESET;
  wire Loop_Block_Cols_proc_U0_ap_ready;
  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [0:0]address0;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [12:0]\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] ;
  wire [1:0]count;
  wire count0__1;
  wire count16_out;
  wire \count[0]_i_1_n_2 ;
  wire \count[1]_i_1_n_2 ;
  wire [23:0]d0;
  wire empty_n_i_1__2_n_2;
  wire exitcond2_i_i_i_i_fu_246_p2__6;
  wire full_n_i_1__2_n_2;
  wire \iptr[0]_i_1_n_2 ;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  wire pop_buf;
  wire [23:0]q1;
  wire [0:0]ram_reg_11;
  wire [23:0]ram_reg_11_0;
  wire rgb1_buff_i_full_n;
  wire rgb1_buff_t_empty_n;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  wire we0;

  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \count[0]_i_1 
       (.I0(Loop_Block_Cols_proc_U0_ap_ready),
        .I1(rgb1_buff_t_empty_n),
        .I2(rgb1_buff_i_full_n),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(ap_done_reg),
        .I5(count[0]),
        .O(\count[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(rgb1_buff_i_full_n),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_2 ),
        .Q(count[0]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_2 ),
        .Q(count[1]),
        .R(ARESET));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2 dataflow_in_loop_dEe_memcore_U
       (.Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(WEA),
        .addr0({\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] ,address0}),
        .addr1({ADDRBWRADDR,ram_reg_11}),
        .ap_clk(ap_clk),
        .d0(d0),
        .memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .q1(q1),
        .ram_reg_11(ram_reg_11_0),
        .\tmp_11_i_i_i_reg_766_reg[3] (\tmp_11_i_i_i_reg_766_reg[3] ),
        .\tmp_11_i_i_i_reg_766_reg[7] (\tmp_11_i_i_i_reg_766_reg[7] ),
        .\tmp_15_i_i_i_reg_773_reg[3] (\tmp_15_i_i_i_reg_773_reg[3] ),
        .\tmp_15_i_i_i_reg_773_reg[7] (\tmp_15_i_i_i_reg_773_reg[7] ),
        .\tmp_19_i_i_i_reg_759_reg[3] (\tmp_19_i_i_i_reg_759_reg[3] ),
        .\tmp_19_i_i_i_reg_759_reg[7] (\tmp_19_i_i_i_reg_759_reg[7] ),
        .we0(we0));
  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    empty_n_i_1__2
       (.I0(count0__1),
        .I1(count[0]),
        .I2(count[1]),
        .I3(count16_out),
        .I4(rgb1_buff_t_empty_n),
        .O(empty_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    empty_n_i_3__2
       (.I0(rgb1_buff_i_full_n),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(exitcond2_i_i_i_i_fu_246_p2__6),
        .I5(rgb1_buff_t_empty_n),
        .O(count16_out));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(rgb1_buff_t_empty_n),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEF0000)) 
    full_n_i_1__2
       (.I0(count[0]),
        .I1(count[1]),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(rgb1_buff_i_full_n),
        .I5(pop_buf),
        .O(full_n_i_1__2_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(rgb1_buff_i_full_n),
        .S(ARESET));
  LUT4 #(
    .INIT(16'h57A8)) 
    \iptr[0]_i_1 
       (.I0(rgb1_buff_i_full_n),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(ap_done_reg),
        .I3(address0),
        .O(\iptr[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1_n_2 ),
        .Q(address0),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1] ),
        .Q(ram_reg_11),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1
   (rgb2_buff_t_empty_n,
    rgb2_buff_i_full_n,
    ram_reg_11,
    q1,
    ARESET,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[10] ,
    ap_done_reg,
    \ap_CS_fsm_reg[1]_0 ,
    exitcond2_i_i_i_i_fu_246_p2__6,
    count0__1,
    pop_buf,
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] ,
    ADDRBWRADDR,
    d0,
    WEA,
    we0,
    Loop_Block_Cols_proc_U0_ap_ready);
  output rgb2_buff_t_empty_n;
  output rgb2_buff_i_full_n;
  output [0:0]ram_reg_11;
  output [23:0]q1;
  input ARESET;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input ap_done_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input exitcond2_i_i_i_i_fu_246_p2__6;
  input count0__1;
  input pop_buf;
  input memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [12:0]\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] ;
  input [12:0]ADDRBWRADDR;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;
  input Loop_Block_Cols_proc_U0_ap_ready;

  wire [12:0]ADDRBWRADDR;
  wire ARESET;
  wire Loop_Block_Cols_proc_U0_ap_ready;
  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [0:0]address0;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [12:0]\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] ;
  wire [1:0]count;
  wire count0__1;
  wire count16_out;
  wire \count[0]_i_1_n_2 ;
  wire \count[1]_i_1_n_2 ;
  wire [23:0]d0;
  wire empty_n_i_1__3_n_2;
  wire exitcond2_i_i_i_i_fu_246_p2__6;
  wire full_n_i_1__3_n_2;
  wire \iptr[0]_i_1__0_n_2 ;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  wire pop_buf;
  wire [23:0]q1;
  wire [0:0]ram_reg_11;
  wire rgb2_buff_i_full_n;
  wire rgb2_buff_t_empty_n;
  wire we0;

  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \count[0]_i_1 
       (.I0(Loop_Block_Cols_proc_U0_ap_ready),
        .I1(rgb2_buff_t_empty_n),
        .I2(rgb2_buff_i_full_n),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(ap_done_reg),
        .I5(count[0]),
        .O(\count[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(rgb2_buff_i_full_n),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_2 ),
        .Q(count[0]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_2 ),
        .Q(count[1]),
        .R(ARESET));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore dataflow_in_loop_dEe_memcore_U
       (.Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(WEA),
        .addr0({\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] ,address0}),
        .addr1({ADDRBWRADDR,ram_reg_11}),
        .ap_clk(ap_clk),
        .d0(d0),
        .memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .q1(q1),
        .we0(we0));
  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    empty_n_i_1__3
       (.I0(count0__1),
        .I1(count[0]),
        .I2(count[1]),
        .I3(count16_out),
        .I4(rgb2_buff_t_empty_n),
        .O(empty_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    empty_n_i_3__3
       (.I0(rgb2_buff_i_full_n),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(exitcond2_i_i_i_i_fu_246_p2__6),
        .I5(rgb2_buff_t_empty_n),
        .O(count16_out));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(rgb2_buff_t_empty_n),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEF0000)) 
    full_n_i_1__3
       (.I0(count[0]),
        .I1(count[1]),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(rgb2_buff_i_full_n),
        .I5(pop_buf),
        .O(full_n_i_1__3_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(rgb2_buff_i_full_n),
        .S(ARESET));
  LUT4 #(
    .INIT(16'h57A8)) 
    \iptr[0]_i_1__0 
       (.I0(rgb2_buff_i_full_n),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(ap_done_reg),
        .I3(address0),
        .O(\iptr[0]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1__0_n_2 ),
        .Q(address0),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1] ),
        .Q(ram_reg_11),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe_memcore" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore
   (q1,
    ap_clk,
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    addr0,
    addr1,
    d0,
    WEA,
    we0);
  output [23:0]q1;
  input ap_clk;
  input memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [13:0]addr0;
  input [13:0]addr1;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;

  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [13:0]addr0;
  wire [13:0]addr1;
  wire ap_clk;
  wire [23:0]d0;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  wire [23:0]q1;
  wire we0;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram dataflow_in_loop_dEe_memcore_ram_U
       (.Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(WEA),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .d0(d0),
        .memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .q1(q1),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe_memcore" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2
   (\tmp_15_i_i_i_reg_773_reg[3] ,
    q1,
    \tmp_15_i_i_i_reg_773_reg[7] ,
    \tmp_11_i_i_i_reg_766_reg[3] ,
    \tmp_11_i_i_i_reg_766_reg[7] ,
    \tmp_19_i_i_i_reg_759_reg[3] ,
    \tmp_19_i_i_i_reg_759_reg[7] ,
    ram_reg_11,
    ap_clk,
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    addr0,
    addr1,
    d0,
    WEA,
    we0);
  output [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  output [23:0]q1;
  output [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  input [23:0]ram_reg_11;
  input ap_clk;
  input memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [13:0]addr0;
  input [13:0]addr1;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;

  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [13:0]addr0;
  wire [13:0]addr1;
  wire ap_clk;
  wire [23:0]d0;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  wire [23:0]q1;
  wire [23:0]ram_reg_11;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  wire we0;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3 dataflow_in_loop_dEe_memcore_ram_U
       (.Loop_Block_Cols_proc_U0_rgb2_buff2_ce0(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .WEA(WEA),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .d0(d0),
        .memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .q1(q1),
        .ram_reg_11_0(ram_reg_11),
        .\tmp_11_i_i_i_reg_766_reg[3] (\tmp_11_i_i_i_reg_766_reg[3] ),
        .\tmp_11_i_i_i_reg_766_reg[7] (\tmp_11_i_i_i_reg_766_reg[7] ),
        .\tmp_15_i_i_i_reg_773_reg[3] (\tmp_15_i_i_i_reg_773_reg[3] ),
        .\tmp_15_i_i_i_reg_773_reg[7] (\tmp_15_i_i_i_reg_773_reg[7] ),
        .\tmp_19_i_i_i_reg_759_reg[3] (\tmp_19_i_i_i_reg_759_reg[3] ),
        .\tmp_19_i_i_i_reg_759_reg[7] (\tmp_19_i_i_i_reg_759_reg[7] ),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe_memcore_ram" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram
   (q1,
    ap_clk,
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    addr0,
    addr1,
    d0,
    WEA,
    we0);
  output [23:0]q1;
  input ap_clk;
  input memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [13:0]addr0;
  input [13:0]addr1;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;

  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [13:0]addr0;
  wire [13:0]addr1;
  wire ap_clk;
  wire [23:0]d0;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  wire [23:0]q1;
  wire ram_reg_0_n_53;
  wire ram_reg_0_n_54;
  wire ram_reg_10_n_53;
  wire ram_reg_10_n_54;
  wire ram_reg_11_n_53;
  wire ram_reg_11_n_54;
  wire ram_reg_1_n_53;
  wire ram_reg_1_n_54;
  wire ram_reg_2_n_53;
  wire ram_reg_2_n_54;
  wire ram_reg_3_n_53;
  wire ram_reg_3_n_54;
  wire ram_reg_4_n_53;
  wire ram_reg_4_n_54;
  wire ram_reg_5_n_53;
  wire ram_reg_5_n_54;
  wire ram_reg_6_n_53;
  wire ram_reg_6_n_54;
  wire ram_reg_7_n_53;
  wire ram_reg_7_n_54;
  wire ram_reg_8_n_53;
  wire ram_reg_8_n_54;
  wire ram_reg_9_n_53;
  wire ram_reg_9_n_54;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_10_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_11_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_11_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_8_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_9_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_9_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],ram_reg_0_n_53,ram_reg_0_n_54}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],ram_reg_1_n_53,ram_reg_1_n_54}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_10
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[21:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_10_DOADO_UNCONNECTED[31:2],ram_reg_10_n_53,ram_reg_10_n_54}),
        .DOBDO({NLW_ram_reg_10_DOBDO_UNCONNECTED[31:2],q1[21:20]}),
        .DOPADOP(NLW_ram_reg_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_10_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "22" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_11
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_11_DOADO_UNCONNECTED[31:2],ram_reg_11_n_53,ram_reg_11_n_54}),
        .DOBDO({NLW_ram_reg_11_DOBDO_UNCONNECTED[31:2],q1[23:22]}),
        .DOPADOP(NLW_ram_reg_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_11_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],ram_reg_2_n_53,ram_reg_2_n_54}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],ram_reg_3_n_53,ram_reg_3_n_54}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],ram_reg_4_n_53,ram_reg_4_n_54}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],ram_reg_5_n_53,ram_reg_5_n_54}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],ram_reg_6_n_53,ram_reg_6_n_54}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],ram_reg_7_n_53,ram_reg_7_n_54}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_8
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[17:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_8_DOADO_UNCONNECTED[31:2],ram_reg_8_n_53,ram_reg_8_n_54}),
        .DOBDO({NLW_ram_reg_8_DOBDO_UNCONNECTED[31:2],q1[17:16]}),
        .DOPADOP(NLW_ram_reg_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_8_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_9
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[19:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_9_DOADO_UNCONNECTED[31:2],ram_reg_9_n_53,ram_reg_9_n_54}),
        .DOBDO({NLW_ram_reg_9_DOBDO_UNCONNECTED[31:2],q1[19:18]}),
        .DOPADOP(NLW_ram_reg_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_9_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_dEe_memcore_ram" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3
   (\tmp_15_i_i_i_reg_773_reg[3] ,
    q1,
    \tmp_15_i_i_i_reg_773_reg[7] ,
    \tmp_11_i_i_i_reg_766_reg[3] ,
    \tmp_11_i_i_i_reg_766_reg[7] ,
    \tmp_19_i_i_i_reg_759_reg[3] ,
    \tmp_19_i_i_i_reg_759_reg[7] ,
    ram_reg_11_0,
    ap_clk,
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
    addr0,
    addr1,
    d0,
    WEA,
    we0);
  output [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  output [23:0]q1;
  output [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  output [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  output [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  input [23:0]ram_reg_11_0;
  input ap_clk;
  input memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  input Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  input [13:0]addr0;
  input [13:0]addr1;
  input [23:0]d0;
  input [0:0]WEA;
  input we0;

  wire Loop_Block_Cols_proc_U0_rgb2_buff2_ce0;
  wire [0:0]WEA;
  wire [13:0]addr0;
  wire [13:0]addr1;
  wire ap_clk;
  wire [23:0]d0;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  wire [23:0]q1;
  wire ram_reg_0_n_53;
  wire ram_reg_0_n_54;
  wire ram_reg_10_n_53;
  wire ram_reg_10_n_54;
  wire [23:0]ram_reg_11_0;
  wire ram_reg_11_n_53;
  wire ram_reg_11_n_54;
  wire ram_reg_1_n_53;
  wire ram_reg_1_n_54;
  wire ram_reg_2_n_53;
  wire ram_reg_2_n_54;
  wire ram_reg_3_n_53;
  wire ram_reg_3_n_54;
  wire ram_reg_4_n_53;
  wire ram_reg_4_n_54;
  wire ram_reg_5_n_53;
  wire ram_reg_5_n_54;
  wire ram_reg_6_n_53;
  wire ram_reg_6_n_54;
  wire ram_reg_7_n_53;
  wire ram_reg_7_n_54;
  wire ram_reg_8_n_53;
  wire ram_reg_8_n_54;
  wire ram_reg_9_n_53;
  wire ram_reg_9_n_54;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[3] ;
  wire [3:0]\tmp_11_i_i_i_reg_766_reg[7] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[3] ;
  wire [3:0]\tmp_15_i_i_i_reg_773_reg[7] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[3] ;
  wire [3:0]\tmp_19_i_i_i_reg_759_reg[7] ;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_10_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_10_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_11_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_11_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_11_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_8_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_8_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_9_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_9_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_9_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],ram_reg_0_n_53,ram_reg_0_n_54}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],ram_reg_1_n_53,ram_reg_1_n_54}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_10
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[21:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_10_DOADO_UNCONNECTED[31:2],ram_reg_10_n_53,ram_reg_10_n_54}),
        .DOBDO({NLW_ram_reg_10_DOBDO_UNCONNECTED[31:2],q1[21:20]}),
        .DOPADOP(NLW_ram_reg_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_10_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "22" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_11
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_11_DOADO_UNCONNECTED[31:2],ram_reg_11_n_53,ram_reg_11_n_54}),
        .DOBDO({NLW_ram_reg_11_DOBDO_UNCONNECTED[31:2],q1[23:22]}),
        .DOPADOP(NLW_ram_reg_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_11_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],ram_reg_2_n_53,ram_reg_2_n_54}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],ram_reg_3_n_53,ram_reg_3_n_54}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],ram_reg_4_n_53,ram_reg_4_n_54}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],ram_reg_5_n_53,ram_reg_5_n_54}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],ram_reg_6_n_53,ram_reg_6_n_54}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],ram_reg_7_n_53,ram_reg_7_n_54}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_8
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[17:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_8_DOADO_UNCONNECTED[31:2],ram_reg_8_n_53,ram_reg_8_n_54}),
        .DOBDO({NLW_ram_reg_8_DOBDO_UNCONNECTED[31:2],q1[17:16]}),
        .DOPADOP(NLW_ram_reg_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_8_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "307200" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_9
       (.ADDRARDADDR({1'b1,addr0,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[19:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_9_DOADO_UNCONNECTED[31:2],ram_reg_9_n_53,ram_reg_9_n_54}),
        .DOBDO({NLW_ram_reg_9_DOBDO_UNCONNECTED[31:2],q1[19:18]}),
        .DOPADOP(NLW_ram_reg_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .ENBWREN(Loop_Block_Cols_proc_U0_rgb2_buff2_ce0),
        .INJECTDBITERR(NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_9_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry__0_i_1
       (.I0(q1[23]),
        .I1(ram_reg_11_0[23]),
        .O(\tmp_11_i_i_i_reg_766_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry__0_i_2
       (.I0(q1[22]),
        .I1(ram_reg_11_0[22]),
        .O(\tmp_11_i_i_i_reg_766_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry__0_i_3
       (.I0(q1[21]),
        .I1(ram_reg_11_0[21]),
        .O(\tmp_11_i_i_i_reg_766_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry__0_i_4
       (.I0(q1[20]),
        .I1(ram_reg_11_0[20]),
        .O(\tmp_11_i_i_i_reg_766_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry_i_1
       (.I0(q1[19]),
        .I1(ram_reg_11_0[19]),
        .O(\tmp_11_i_i_i_reg_766_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry_i_2
       (.I0(q1[18]),
        .I1(ram_reg_11_0[18]),
        .O(\tmp_11_i_i_i_reg_766_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry_i_3
       (.I0(q1[17]),
        .I1(ram_reg_11_0[17]),
        .O(\tmp_11_i_i_i_reg_766_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_i_i_i_fu_491_p2_carry_i_4
       (.I0(q1[16]),
        .I1(ram_reg_11_0[16]),
        .O(\tmp_11_i_i_i_reg_766_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry__0_i_1
       (.I0(q1[15]),
        .I1(ram_reg_11_0[15]),
        .O(\tmp_15_i_i_i_reg_773_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry__0_i_2
       (.I0(q1[14]),
        .I1(ram_reg_11_0[14]),
        .O(\tmp_15_i_i_i_reg_773_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry__0_i_3
       (.I0(q1[13]),
        .I1(ram_reg_11_0[13]),
        .O(\tmp_15_i_i_i_reg_773_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry__0_i_4
       (.I0(q1[12]),
        .I1(ram_reg_11_0[12]),
        .O(\tmp_15_i_i_i_reg_773_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry_i_1
       (.I0(q1[11]),
        .I1(ram_reg_11_0[11]),
        .O(\tmp_15_i_i_i_reg_773_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry_i_2
       (.I0(q1[10]),
        .I1(ram_reg_11_0[10]),
        .O(\tmp_15_i_i_i_reg_773_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry_i_3
       (.I0(q1[9]),
        .I1(ram_reg_11_0[9]),
        .O(\tmp_15_i_i_i_reg_773_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_15_i_i_i_fu_511_p2_carry_i_4
       (.I0(q1[8]),
        .I1(ram_reg_11_0[8]),
        .O(\tmp_15_i_i_i_reg_773_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry__0_i_1
       (.I0(q1[7]),
        .I1(ram_reg_11_0[7]),
        .O(\tmp_19_i_i_i_reg_759_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry__0_i_2
       (.I0(q1[6]),
        .I1(ram_reg_11_0[6]),
        .O(\tmp_19_i_i_i_reg_759_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry__0_i_3
       (.I0(q1[5]),
        .I1(ram_reg_11_0[5]),
        .O(\tmp_19_i_i_i_reg_759_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry__0_i_4
       (.I0(q1[4]),
        .I1(ram_reg_11_0[4]),
        .O(\tmp_19_i_i_i_reg_759_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry_i_1
       (.I0(q1[3]),
        .I1(ram_reg_11_0[3]),
        .O(\tmp_19_i_i_i_reg_759_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry_i_2
       (.I0(q1[2]),
        .I1(ram_reg_11_0[2]),
        .O(\tmp_19_i_i_i_reg_759_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry_i_3
       (.I0(q1[1]),
        .I1(ram_reg_11_0[1]),
        .O(\tmp_19_i_i_i_reg_759_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_19_i_i_i_fu_443_p2_carry_i_4
       (.I0(q1[0]),
        .I1(ram_reg_11_0[0]),
        .O(\tmp_19_i_i_i_reg_759_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_fYi" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi
   (row_0_i_i_channel_full_n,
    sum_i_i_reg_213_reg,
    row_0_i_i_channel_empty_n,
    D,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    ap_done_reg,
    row_0_i_i_channel2_full_n,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ,
    ap_clk,
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
    \ap_CS_fsm_reg[0] ,
    ap_condition_154,
    ARESET,
    ap_rst_n);
  output row_0_i_i_channel_full_n;
  output sum_i_i_reg_213_reg;
  output row_0_i_i_channel_empty_n;
  output [5:0]D;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input ap_done_reg;
  input row_0_i_i_channel2_full_n;
  input ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  input ap_clk;
  input memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_condition_154;
  input ARESET;
  input ap_rst_n;

  wire ARESET;
  wire [5:0]D;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_154;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_i_2__2_n_2;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  wire row_0_i_i_channel2_full_n;
  wire row_0_i_i_channel_empty_n;
  wire row_0_i_i_channel_full_n;
  wire sum_i_i_reg_213_reg;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg U_dataflow_in_loop_fYi_shiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_full_n_reg(row_0_i_i_channel_full_n),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hAAAA2A002A002A00)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__2_n_2),
        .I2(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I3(row_0_i_i_channel_empty_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(row_0_i_i_channel_full_n),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(row_0_i_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF73F373F373F3)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__2_n_2),
        .I1(ap_rst_n),
        .I2(row_0_i_i_channel_full_n),
        .I3(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I4(row_0_i_i_channel_empty_n),
        .I5(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .O(internal_full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(row_0_i_i_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08F7F7F7F7080808)) 
    \mOutPtr[0]_i_1 
       (.I0(row_0_i_i_channel_empty_n),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(ap_condition_154),
        .I3(row_0_i_i_channel_full_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I2(row_0_i_i_channel_full_n),
        .I3(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I4(row_0_i_i_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(mOutPtr[0]),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(mOutPtr[1]),
        .S(ARESET));
  LUT4 #(
    .INIT(16'hFFDF)) 
    sum_i_i_reg_213_reg_i_39
       (.I0(row_0_i_i_channel_empty_n),
        .I1(ap_done_reg),
        .I2(row_0_i_i_channel2_full_n),
        .I3(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .O(sum_i_i_reg_213_reg));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_fYi_shiftReg" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg
   (D,
    internal_full_n_reg,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    mOutPtr,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ,
    ap_clk);
  output [5:0]D;
  input internal_full_n_reg;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input [1:0]mOutPtr;
  input [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  input ap_clk;

  wire [5:0]D;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire ap_clk;
  wire ce;
  wire [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_full_n_reg;
  wire [1:0]mOutPtr;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_2
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_3
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_4
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_5
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_6
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_7
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_g8j" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j
   (ap_condition_147,
    row_0_i_i_channel1_empty_n,
    row_0_i_i_channel1_full_n,
    A,
    dataflow_in_loop_Loo_1_U0_start_state,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ,
    rgb2_in3_channel_empty_n,
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
    ap_done_reg,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ,
    ap_clk,
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
    ARESET,
    ap_rst_n,
    internal_empty_n_reg_0);
  output ap_condition_147;
  output row_0_i_i_channel1_empty_n;
  output row_0_i_i_channel1_full_n;
  output [5:0]A;
  input dataflow_in_loop_Loo_1_U0_start_state;
  input \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ;
  input rgb2_in3_channel_empty_n;
  input ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  input ap_done_reg;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  input ap_clk;
  input memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  input ARESET;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire [5:0]A;
  wire ARESET;
  wire ap_clk;
  wire ap_condition_147;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  wire \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ;
  wire [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  wire dataflow_in_loop_Loo_1_U0_start_state;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_empty_n_i_1_n_2;
  wire internal_empty_n_i_2_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  wire rgb2_in3_channel_empty_n;
  wire row_0_i_i_channel1_empty_n;
  wire row_0_i_i_channel1_full_n;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg U_dataflow_in_loop_g8j_shiftReg
       (.A(A),
        .ap_clk(ap_clk),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] (\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_full_n_reg(row_0_i_i_channel1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(dataflow_in_loop_Loo_1_U0_start_state),
        .I1(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ),
        .I2(row_0_i_i_channel1_empty_n),
        .I3(rgb2_in3_channel_empty_n),
        .I4(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I5(ap_done_reg),
        .O(ap_condition_147));
  LUT6 #(
    .INIT(64'hAAAA2A002A002A00)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2_n_2),
        .I2(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I3(row_0_i_i_channel1_empty_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(row_0_i_i_channel1_full_n),
        .O(internal_empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(row_0_i_i_channel1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF0FFF0FFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(ap_rst_n),
        .I3(row_0_i_i_channel1_full_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(row_0_i_i_channel1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(row_0_i_i_channel1_empty_n),
        .I1(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I2(row_0_i_i_channel1_full_n),
        .I3(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I2(row_0_i_i_channel1_full_n),
        .I3(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I4(row_0_i_i_channel1_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_g8j_shiftReg" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg
   (A,
    internal_full_n_reg,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ,
    ap_clk);
  output [5:0]A;
  input internal_full_n_reg;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  input ap_clk;

  wire [5:0]A;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire ap_clk;
  wire ce;
  wire [5:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] ;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_2
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_3
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_4
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_5
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_6
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_7
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_hbi" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi
   (rgb1_in1_channel_full_n,
    C,
    rgb1_in1_channel_empty_n,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
    \ap_CS_fsm_reg[0] ,
    ap_condition_154,
    ARESET,
    ap_clk,
    \rgb1_in1_reg_230_reg[29] ,
    ap_rst_n);
  output rgb1_in1_channel_full_n;
  output [29:0]C;
  output rgb1_in1_channel_empty_n;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_condition_154;
  input ARESET;
  input ap_clk;
  input [29:0]\rgb1_in1_reg_230_reg[29] ;
  input ap_rst_n;

  wire ARESET;
  wire [29:0]C;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_154;
  wire ap_rst_n;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_i_2__3_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  wire rgb1_in1_channel_empty_n;
  wire rgb1_in1_channel_full_n;
  wire [29:0]\rgb1_in1_reg_230_reg[29] ;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg U_dataflow_in_loop_hbi_shiftReg
       (.C(C),
        .ap_clk(ap_clk),
        .dataflow_in_loop_Loo_U0_rgb2_in3_out_write(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .internal_full_n_reg(rgb1_in1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_2_[1] ),
        .\rgb1_in1_reg_230_reg[29] (\rgb1_in1_reg_230_reg[29] ));
  LUT6 #(
    .INIT(64'hAAAA2A002A002A00)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__3_n_2),
        .I2(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I3(rgb1_in1_channel_empty_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(rgb1_in1_channel_full_n),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(rgb1_in1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF73F373F373F3)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__3_n_2),
        .I1(ap_rst_n),
        .I2(rgb1_in1_channel_full_n),
        .I3(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I4(rgb1_in1_channel_empty_n),
        .I5(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .O(internal_full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(rgb1_in1_channel_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08F7F7F7F7080808)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb1_in1_channel_empty_n),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(ap_condition_154),
        .I3(rgb1_in1_channel_full_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I2(rgb1_in1_channel_full_n),
        .I3(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I4(rgb1_in1_channel_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_hbi_shiftReg" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg
   (C,
    internal_full_n_reg,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \rgb1_in1_reg_230_reg[29] ,
    ap_clk);
  output [29:0]C;
  input internal_full_n_reg;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [29:0]\rgb1_in1_reg_230_reg[29] ;
  input ap_clk;

  wire [29:0]C;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][10] ;
  wire \SRL_SIG_reg_n_2_[0][11] ;
  wire \SRL_SIG_reg_n_2_[0][12] ;
  wire \SRL_SIG_reg_n_2_[0][13] ;
  wire \SRL_SIG_reg_n_2_[0][14] ;
  wire \SRL_SIG_reg_n_2_[0][15] ;
  wire \SRL_SIG_reg_n_2_[0][16] ;
  wire \SRL_SIG_reg_n_2_[0][17] ;
  wire \SRL_SIG_reg_n_2_[0][18] ;
  wire \SRL_SIG_reg_n_2_[0][19] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][20] ;
  wire \SRL_SIG_reg_n_2_[0][21] ;
  wire \SRL_SIG_reg_n_2_[0][22] ;
  wire \SRL_SIG_reg_n_2_[0][23] ;
  wire \SRL_SIG_reg_n_2_[0][24] ;
  wire \SRL_SIG_reg_n_2_[0][25] ;
  wire \SRL_SIG_reg_n_2_[0][26] ;
  wire \SRL_SIG_reg_n_2_[0][27] ;
  wire \SRL_SIG_reg_n_2_[0][28] ;
  wire \SRL_SIG_reg_n_2_[0][29] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[0][8] ;
  wire \SRL_SIG_reg_n_2_[0][9] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][10] ;
  wire \SRL_SIG_reg_n_2_[1][11] ;
  wire \SRL_SIG_reg_n_2_[1][12] ;
  wire \SRL_SIG_reg_n_2_[1][13] ;
  wire \SRL_SIG_reg_n_2_[1][14] ;
  wire \SRL_SIG_reg_n_2_[1][15] ;
  wire \SRL_SIG_reg_n_2_[1][16] ;
  wire \SRL_SIG_reg_n_2_[1][17] ;
  wire \SRL_SIG_reg_n_2_[1][18] ;
  wire \SRL_SIG_reg_n_2_[1][19] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][20] ;
  wire \SRL_SIG_reg_n_2_[1][21] ;
  wire \SRL_SIG_reg_n_2_[1][22] ;
  wire \SRL_SIG_reg_n_2_[1][23] ;
  wire \SRL_SIG_reg_n_2_[1][24] ;
  wire \SRL_SIG_reg_n_2_[1][25] ;
  wire \SRL_SIG_reg_n_2_[1][26] ;
  wire \SRL_SIG_reg_n_2_[1][27] ;
  wire \SRL_SIG_reg_n_2_[1][28] ;
  wire \SRL_SIG_reg_n_2_[1][29] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire \SRL_SIG_reg_n_2_[1][8] ;
  wire \SRL_SIG_reg_n_2_[1][9] ;
  wire ap_clk;
  wire ce;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [29:0]\rgb1_in1_reg_230_reg[29] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [10]),
        .Q(\SRL_SIG_reg_n_2_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [11]),
        .Q(\SRL_SIG_reg_n_2_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [12]),
        .Q(\SRL_SIG_reg_n_2_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [13]),
        .Q(\SRL_SIG_reg_n_2_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [14]),
        .Q(\SRL_SIG_reg_n_2_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [15]),
        .Q(\SRL_SIG_reg_n_2_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [16]),
        .Q(\SRL_SIG_reg_n_2_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [17]),
        .Q(\SRL_SIG_reg_n_2_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [18]),
        .Q(\SRL_SIG_reg_n_2_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [19]),
        .Q(\SRL_SIG_reg_n_2_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [20]),
        .Q(\SRL_SIG_reg_n_2_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [21]),
        .Q(\SRL_SIG_reg_n_2_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [22]),
        .Q(\SRL_SIG_reg_n_2_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [23]),
        .Q(\SRL_SIG_reg_n_2_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [24]),
        .Q(\SRL_SIG_reg_n_2_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [25]),
        .Q(\SRL_SIG_reg_n_2_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [26]),
        .Q(\SRL_SIG_reg_n_2_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [27]),
        .Q(\SRL_SIG_reg_n_2_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [28]),
        .Q(\SRL_SIG_reg_n_2_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [29]),
        .Q(\SRL_SIG_reg_n_2_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [8]),
        .Q(\SRL_SIG_reg_n_2_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb1_in1_reg_230_reg[29] [9]),
        .Q(\SRL_SIG_reg_n_2_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][10] ),
        .Q(\SRL_SIG_reg_n_2_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][11] ),
        .Q(\SRL_SIG_reg_n_2_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][12] ),
        .Q(\SRL_SIG_reg_n_2_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][13] ),
        .Q(\SRL_SIG_reg_n_2_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][14] ),
        .Q(\SRL_SIG_reg_n_2_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][15] ),
        .Q(\SRL_SIG_reg_n_2_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][16] ),
        .Q(\SRL_SIG_reg_n_2_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][17] ),
        .Q(\SRL_SIG_reg_n_2_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][18] ),
        .Q(\SRL_SIG_reg_n_2_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][19] ),
        .Q(\SRL_SIG_reg_n_2_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][20] ),
        .Q(\SRL_SIG_reg_n_2_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][21] ),
        .Q(\SRL_SIG_reg_n_2_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][22] ),
        .Q(\SRL_SIG_reg_n_2_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][23] ),
        .Q(\SRL_SIG_reg_n_2_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][24] ),
        .Q(\SRL_SIG_reg_n_2_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][25] ),
        .Q(\SRL_SIG_reg_n_2_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][26] ),
        .Q(\SRL_SIG_reg_n_2_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][27] ),
        .Q(\SRL_SIG_reg_n_2_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][28] ),
        .Q(\SRL_SIG_reg_n_2_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][29] ),
        .Q(\SRL_SIG_reg_n_2_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][8] ),
        .Q(\SRL_SIG_reg_n_2_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][9] ),
        .Q(\SRL_SIG_reg_n_2_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_10
       (.I0(\SRL_SIG_reg_n_2_[1][27] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][27] ),
        .O(C[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_11
       (.I0(\SRL_SIG_reg_n_2_[1][26] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][26] ),
        .O(C[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_12
       (.I0(\SRL_SIG_reg_n_2_[1][25] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][25] ),
        .O(C[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_13
       (.I0(\SRL_SIG_reg_n_2_[1][24] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][24] ),
        .O(C[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_14
       (.I0(\SRL_SIG_reg_n_2_[1][23] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][23] ),
        .O(C[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_15
       (.I0(\SRL_SIG_reg_n_2_[1][22] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][22] ),
        .O(C[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_16
       (.I0(\SRL_SIG_reg_n_2_[1][21] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][21] ),
        .O(C[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_17
       (.I0(\SRL_SIG_reg_n_2_[1][20] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][20] ),
        .O(C[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_18
       (.I0(\SRL_SIG_reg_n_2_[1][19] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][19] ),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_19
       (.I0(\SRL_SIG_reg_n_2_[1][18] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][18] ),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_20
       (.I0(\SRL_SIG_reg_n_2_[1][17] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][17] ),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_21
       (.I0(\SRL_SIG_reg_n_2_[1][16] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][16] ),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_22
       (.I0(\SRL_SIG_reg_n_2_[1][15] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][15] ),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_23
       (.I0(\SRL_SIG_reg_n_2_[1][14] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][14] ),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_24
       (.I0(\SRL_SIG_reg_n_2_[1][13] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][13] ),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_25
       (.I0(\SRL_SIG_reg_n_2_[1][12] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][12] ),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_26
       (.I0(\SRL_SIG_reg_n_2_[1][11] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][11] ),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_27
       (.I0(\SRL_SIG_reg_n_2_[1][10] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][10] ),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_28
       (.I0(\SRL_SIG_reg_n_2_[1][9] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][9] ),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_29
       (.I0(\SRL_SIG_reg_n_2_[1][8] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][8] ),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_30
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_31
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_32
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_33
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_34
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_35
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_36
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_37
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_8
       (.I0(\SRL_SIG_reg_n_2_[1][29] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][29] ),
        .O(C[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_213_reg_i_9
       (.I0(\SRL_SIG_reg_n_2_[1][28] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][28] ),
        .O(C[28]));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_ibs" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs
   (SR,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ,
    ap_start1_out,
    C,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg,
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg,
    rgb2_in3_channel_empty_n,
    dataflow_in_loop_Loo_1_U0_start_state,
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0,
    ap_rst_n,
    row_0_i_i_channel1_full_n,
    rgb1_in1_channel_full_n,
    row_0_i_i_channel_full_n,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ,
    ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
    ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
    ARESET,
    ap_clk,
    \rgb2_in3_reg_225_reg[29] ,
    internal_empty_n_reg_0);
  output [0:0]SR;
  output dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  output \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  output ap_start1_out;
  output [29:0]C;
  output ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg;
  output ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  output ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg;
  output rgb2_in3_channel_empty_n;
  input dataflow_in_loop_Loo_1_U0_start_state;
  input ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready;
  input ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0;
  input ap_rst_n;
  input row_0_i_i_channel1_full_n;
  input rgb1_in1_channel_full_n;
  input row_0_i_i_channel_full_n;
  input [6:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ;
  input ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready;
  input ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  input ARESET;
  input ap_clk;
  input [29:0]\rgb2_in3_reg_225_reg[29] ;
  input internal_empty_n_reg_0;

  wire ARESET;
  wire [29:0]C;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start1_out;
  wire ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready;
  wire ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0;
  wire \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  wire [6:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 ;
  wire dataflow_in_loop_Loo_1_U0_start_state;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire internal_empty_n_i_1_n_2;
  wire internal_empty_n_i_2__0_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  wire rgb1_in1_channel_full_n;
  wire rgb2_in3_channel_empty_n;
  wire rgb2_in3_channel_full_n;
  wire [29:0]\rgb2_in3_reg_225_reg[29] ;
  wire row_0_i_i_channel1_full_n;
  wire row_0_i_i_channel_full_n;
  wire sum_i_i_reg_213_reg_i_40_n_2;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg U_dataflow_in_loop_ibs_shiftReg
       (.C(C),
        .ap_clk(ap_clk),
        .internal_full_n_reg(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_2_[1] ),
        .rgb2_in3_channel_full_n(rgb2_in3_channel_full_n),
        .\rgb2_in3_reg_225_reg[29] (\rgb2_in3_reg_225_reg[29] ));
  LUT5 #(
    .INIT(32'h2220AAA0)) 
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start1_out),
        .I2(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I3(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I4(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0),
        .O(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h222AAAAA00000000)) 
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start1_out),
        .I2(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I3(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I4(ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready),
        .I5(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .O(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h222A0000AAAA0000)) 
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start1_out),
        .I2(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I3(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I4(ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready),
        .I5(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .O(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h02AA0000FFFFFFFF)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_state),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I2(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I3(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0),
        .I4(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ),
        .I5(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAA2A002A002A00)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__0_n_2),
        .I2(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I3(rgb2_in3_channel_empty_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(rgb2_in3_channel_full_n),
        .O(internal_empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(rgb2_in3_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF0FFF0FFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(ap_rst_n),
        .I3(rgb2_in3_channel_full_n),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(rgb2_in3_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb2_in3_channel_empty_n),
        .I1(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I2(rgb2_in3_channel_full_n),
        .I3(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I2(rgb2_in3_channel_full_n),
        .I3(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .I4(rgb2_in3_channel_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(rgb2_in3_channel_full_n),
        .I1(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I2(row_0_i_i_channel1_full_n),
        .I3(rgb1_in1_channel_full_n),
        .I4(row_0_i_i_channel_full_n),
        .I5(ap_start1_out),
        .O(dataflow_in_loop_Loo_U0_rgb2_in3_out_write));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
  LUT2 #(
    .INIT(4'h2)) 
    sum_i_i_reg_189_reg_i_38
       (.I0(dataflow_in_loop_Loo_1_U0_start_state),
        .I1(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ),
        .O(ap_start1_out));
  LUT4 #(
    .INIT(16'h0002)) 
    sum_i_i_reg_213_reg_i_38
       (.I0(sum_i_i_reg_213_reg_i_40_n_2),
        .I1(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [0]),
        .I2(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [1]),
        .I3(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [2]),
        .O(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ));
  LUT4 #(
    .INIT(16'h0004)) 
    sum_i_i_reg_213_reg_i_40
       (.I0(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [5]),
        .I1(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [6]),
        .I2(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [4]),
        .I3(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 [3]),
        .O(sum_i_i_reg_213_reg_i_40_n_2));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_ibs_shiftReg" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg
   (C,
    rgb2_in3_channel_full_n,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \rgb2_in3_reg_225_reg[29] ,
    ap_clk);
  output [29:0]C;
  input rgb2_in3_channel_full_n;
  input internal_full_n_reg;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [29:0]\rgb2_in3_reg_225_reg[29] ;
  input ap_clk;

  wire [29:0]C;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][10] ;
  wire \SRL_SIG_reg_n_2_[0][11] ;
  wire \SRL_SIG_reg_n_2_[0][12] ;
  wire \SRL_SIG_reg_n_2_[0][13] ;
  wire \SRL_SIG_reg_n_2_[0][14] ;
  wire \SRL_SIG_reg_n_2_[0][15] ;
  wire \SRL_SIG_reg_n_2_[0][16] ;
  wire \SRL_SIG_reg_n_2_[0][17] ;
  wire \SRL_SIG_reg_n_2_[0][18] ;
  wire \SRL_SIG_reg_n_2_[0][19] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][20] ;
  wire \SRL_SIG_reg_n_2_[0][21] ;
  wire \SRL_SIG_reg_n_2_[0][22] ;
  wire \SRL_SIG_reg_n_2_[0][23] ;
  wire \SRL_SIG_reg_n_2_[0][24] ;
  wire \SRL_SIG_reg_n_2_[0][25] ;
  wire \SRL_SIG_reg_n_2_[0][26] ;
  wire \SRL_SIG_reg_n_2_[0][27] ;
  wire \SRL_SIG_reg_n_2_[0][28] ;
  wire \SRL_SIG_reg_n_2_[0][29] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[0][8] ;
  wire \SRL_SIG_reg_n_2_[0][9] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][10] ;
  wire \SRL_SIG_reg_n_2_[1][11] ;
  wire \SRL_SIG_reg_n_2_[1][12] ;
  wire \SRL_SIG_reg_n_2_[1][13] ;
  wire \SRL_SIG_reg_n_2_[1][14] ;
  wire \SRL_SIG_reg_n_2_[1][15] ;
  wire \SRL_SIG_reg_n_2_[1][16] ;
  wire \SRL_SIG_reg_n_2_[1][17] ;
  wire \SRL_SIG_reg_n_2_[1][18] ;
  wire \SRL_SIG_reg_n_2_[1][19] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][20] ;
  wire \SRL_SIG_reg_n_2_[1][21] ;
  wire \SRL_SIG_reg_n_2_[1][22] ;
  wire \SRL_SIG_reg_n_2_[1][23] ;
  wire \SRL_SIG_reg_n_2_[1][24] ;
  wire \SRL_SIG_reg_n_2_[1][25] ;
  wire \SRL_SIG_reg_n_2_[1][26] ;
  wire \SRL_SIG_reg_n_2_[1][27] ;
  wire \SRL_SIG_reg_n_2_[1][28] ;
  wire \SRL_SIG_reg_n_2_[1][29] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire \SRL_SIG_reg_n_2_[1][8] ;
  wire \SRL_SIG_reg_n_2_[1][9] ;
  wire ap_clk;
  wire ce;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire rgb2_in3_channel_full_n;
  wire [29:0]\rgb2_in3_reg_225_reg[29] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(rgb2_in3_channel_full_n),
        .I1(internal_full_n_reg),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [10]),
        .Q(\SRL_SIG_reg_n_2_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [11]),
        .Q(\SRL_SIG_reg_n_2_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [12]),
        .Q(\SRL_SIG_reg_n_2_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [13]),
        .Q(\SRL_SIG_reg_n_2_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [14]),
        .Q(\SRL_SIG_reg_n_2_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [15]),
        .Q(\SRL_SIG_reg_n_2_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [16]),
        .Q(\SRL_SIG_reg_n_2_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [17]),
        .Q(\SRL_SIG_reg_n_2_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [18]),
        .Q(\SRL_SIG_reg_n_2_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [19]),
        .Q(\SRL_SIG_reg_n_2_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [20]),
        .Q(\SRL_SIG_reg_n_2_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [21]),
        .Q(\SRL_SIG_reg_n_2_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [22]),
        .Q(\SRL_SIG_reg_n_2_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [23]),
        .Q(\SRL_SIG_reg_n_2_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [24]),
        .Q(\SRL_SIG_reg_n_2_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [25]),
        .Q(\SRL_SIG_reg_n_2_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [26]),
        .Q(\SRL_SIG_reg_n_2_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [27]),
        .Q(\SRL_SIG_reg_n_2_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [28]),
        .Q(\SRL_SIG_reg_n_2_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [29]),
        .Q(\SRL_SIG_reg_n_2_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [8]),
        .Q(\SRL_SIG_reg_n_2_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(\rgb2_in3_reg_225_reg[29] [9]),
        .Q(\SRL_SIG_reg_n_2_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][10] ),
        .Q(\SRL_SIG_reg_n_2_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][11] ),
        .Q(\SRL_SIG_reg_n_2_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][12] ),
        .Q(\SRL_SIG_reg_n_2_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][13] ),
        .Q(\SRL_SIG_reg_n_2_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][14] ),
        .Q(\SRL_SIG_reg_n_2_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][15] ),
        .Q(\SRL_SIG_reg_n_2_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][16] ),
        .Q(\SRL_SIG_reg_n_2_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][17] ),
        .Q(\SRL_SIG_reg_n_2_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][18] ),
        .Q(\SRL_SIG_reg_n_2_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][19] ),
        .Q(\SRL_SIG_reg_n_2_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][20] ),
        .Q(\SRL_SIG_reg_n_2_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][21] ),
        .Q(\SRL_SIG_reg_n_2_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][22] ),
        .Q(\SRL_SIG_reg_n_2_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][23] ),
        .Q(\SRL_SIG_reg_n_2_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][24] ),
        .Q(\SRL_SIG_reg_n_2_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][25] ),
        .Q(\SRL_SIG_reg_n_2_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][26] ),
        .Q(\SRL_SIG_reg_n_2_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][27] ),
        .Q(\SRL_SIG_reg_n_2_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][28] ),
        .Q(\SRL_SIG_reg_n_2_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][29] ),
        .Q(\SRL_SIG_reg_n_2_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][8] ),
        .Q(\SRL_SIG_reg_n_2_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][9] ),
        .Q(\SRL_SIG_reg_n_2_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_10
       (.I0(\SRL_SIG_reg_n_2_[1][27] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][27] ),
        .O(C[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_11
       (.I0(\SRL_SIG_reg_n_2_[1][26] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][26] ),
        .O(C[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_12
       (.I0(\SRL_SIG_reg_n_2_[1][25] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][25] ),
        .O(C[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_13
       (.I0(\SRL_SIG_reg_n_2_[1][24] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][24] ),
        .O(C[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_14
       (.I0(\SRL_SIG_reg_n_2_[1][23] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][23] ),
        .O(C[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_15
       (.I0(\SRL_SIG_reg_n_2_[1][22] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][22] ),
        .O(C[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_16
       (.I0(\SRL_SIG_reg_n_2_[1][21] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][21] ),
        .O(C[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_17
       (.I0(\SRL_SIG_reg_n_2_[1][20] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][20] ),
        .O(C[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_18
       (.I0(\SRL_SIG_reg_n_2_[1][19] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][19] ),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_19
       (.I0(\SRL_SIG_reg_n_2_[1][18] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][18] ),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_20
       (.I0(\SRL_SIG_reg_n_2_[1][17] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][17] ),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_21
       (.I0(\SRL_SIG_reg_n_2_[1][16] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][16] ),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_22
       (.I0(\SRL_SIG_reg_n_2_[1][15] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][15] ),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_23
       (.I0(\SRL_SIG_reg_n_2_[1][14] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][14] ),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_24
       (.I0(\SRL_SIG_reg_n_2_[1][13] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][13] ),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_25
       (.I0(\SRL_SIG_reg_n_2_[1][12] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][12] ),
        .O(C[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_26
       (.I0(\SRL_SIG_reg_n_2_[1][11] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][11] ),
        .O(C[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_27
       (.I0(\SRL_SIG_reg_n_2_[1][10] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][10] ),
        .O(C[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_28
       (.I0(\SRL_SIG_reg_n_2_[1][9] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][9] ),
        .O(C[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_29
       (.I0(\SRL_SIG_reg_n_2_[1][8] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][8] ),
        .O(C[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_30
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_31
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_32
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_33
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_34
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_35
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_36
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_37
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(C[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_8
       (.I0(\SRL_SIG_reg_n_2_[1][29] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][29] ),
        .O(C[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    sum_i_i_reg_189_reg_i_9
       (.I0(\SRL_SIG_reg_n_2_[1][28] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][28] ),
        .O(C[28]));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_jbC" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC
   (S,
    \tmp_i_i_reg_686_reg[10] ,
    row_0_i_i_channel2_full_n,
    ap_condition_154,
    row_0_i_i_channel2_empty_n,
    p_0_in__1,
    row_0_i_i_channel2_dout,
    \tmp_i_i_reg_686_reg[11] ,
    \ap_CS_fsm_reg[0] ,
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
    \ap_CS_fsm_reg[0]_0 ,
    rgb1_buff_t_empty_n,
    rgb2_buff_t_empty_n,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
    ap_done_reg,
    row_0_i_i_channel_empty_n,
    ap_start1_out,
    rgb1_in1_channel_empty_n,
    D,
    ap_clk,
    \ap_CS_fsm_reg[0]_1 ,
    ARESET,
    ap_rst_n);
  output [1:0]S;
  output [3:0]\tmp_i_i_reg_686_reg[10] ;
  output row_0_i_i_channel2_full_n;
  output ap_condition_154;
  output row_0_i_i_channel2_empty_n;
  output [1:0]p_0_in__1;
  output [4:0]row_0_i_i_channel2_dout;
  output [0:0]\tmp_i_i_reg_686_reg[11] ;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input rgb1_buff_t_empty_n;
  input rgb2_buff_t_empty_n;
  input ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input ap_done_reg;
  input row_0_i_i_channel_empty_n;
  input ap_start1_out;
  input rgb1_in1_channel_empty_n;
  input [5:0]D;
  input ap_clk;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input ARESET;
  input ap_rst_n;

  wire ARESET;
  wire [5:0]D;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire ap_clk;
  wire ap_condition_154;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start1_out;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire mOutPtr0__1;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  wire [1:0]p_0_in__1;
  wire rgb1_buff_t_empty_n;
  wire rgb1_in1_channel_empty_n;
  wire rgb2_buff_t_empty_n;
  wire [4:0]row_0_i_i_channel2_dout;
  wire row_0_i_i_channel2_empty_n;
  wire row_0_i_i_channel2_full_n;
  wire row_0_i_i_channel_empty_n;
  wire [3:0]\tmp_i_i_reg_686_reg[10] ;
  wire [0:0]\tmp_i_i_reg_686_reg[11] ;

  fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg U_dataflow_in_loop_jbC_shiftReg
       (.D(D),
        .S(S),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .ap_condition_154(ap_condition_154),
        .ap_done_reg(ap_done_reg),
        .ap_start1_out(ap_start1_out),
        .ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .internal_full_n_reg(row_0_i_i_channel2_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_2_[1] ),
        .p_0_in__1(p_0_in__1),
        .rgb1_in1_channel_empty_n(rgb1_in1_channel_empty_n),
        .row_0_i_i_channel2_dout(row_0_i_i_channel2_dout),
        .row_0_i_i_channel_empty_n(row_0_i_i_channel_empty_n),
        .\tmp_i_i_reg_686_reg[10] (\tmp_i_i_reg_686_reg[10] ),
        .\tmp_i_i_reg_686_reg[11] (\tmp_i_i_reg_686_reg[11] ));
  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1
       (.I0(row_0_i_i_channel2_empty_n),
        .I1(mOutPtr0__1),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(mOutPtr19_out),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(row_0_i_i_channel2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(mOutPtr0__1),
        .I3(row_0_i_i_channel2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr19_out),
        .O(internal_full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__1
       (.I0(row_0_i_i_channel2_empty_n),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(rgb1_buff_t_empty_n),
        .I3(rgb2_buff_t_empty_n),
        .I4(row_0_i_i_channel2_full_n),
        .I5(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .O(mOutPtr0__1));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    internal_full_n_i_3
       (.I0(row_0_i_i_channel2_full_n),
        .I1(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I2(row_0_i_i_channel2_empty_n),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(rgb1_buff_t_empty_n),
        .I5(rgb2_buff_t_empty_n),
        .O(mOutPtr19_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(row_0_i_i_channel2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(row_0_i_i_channel2_empty_n),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(row_0_i_i_channel2_full_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(ap_condition_154),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .I2(row_0_i_i_channel2_full_n),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(row_0_i_i_channel2_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "dataflow_in_loop_jbC_shiftReg" *) 
module fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg
   (S,
    \tmp_i_i_reg_686_reg[10] ,
    ap_condition_154,
    p_0_in__1,
    row_0_i_i_channel2_dout,
    \tmp_i_i_reg_686_reg[11] ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
    ap_done_reg,
    row_0_i_i_channel_empty_n,
    ap_start1_out,
    rgb1_in1_channel_empty_n,
    D,
    ap_clk);
  output [1:0]S;
  output [3:0]\tmp_i_i_reg_686_reg[10] ;
  output ap_condition_154;
  output [1:0]p_0_in__1;
  output [4:0]row_0_i_i_channel2_dout;
  output [0:0]\tmp_i_i_reg_686_reg[11] ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input internal_full_n_reg;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input ap_done_reg;
  input row_0_i_i_channel_empty_n;
  input ap_start1_out;
  input rgb1_in1_channel_empty_n;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire [1:0]S;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_154;
  wire ap_done_reg;
  wire ap_start1_out;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ce;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [1:0]p_0_in__1;
  wire rgb1_in1_channel_empty_n;
  wire [4:0]row_0_i_i_channel2_dout;
  wire row_0_i_i_channel_empty_n;
  wire [3:0]\tmp_i_i_reg_686_reg[10] ;
  wire [0:0]\tmp_i_i_reg_686_reg[11] ;

  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(internal_full_n_reg),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(ap_condition_154),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .I1(internal_full_n_reg),
        .I2(ap_done_reg),
        .I3(row_0_i_i_channel_empty_n),
        .I4(ap_start1_out),
        .I5(rgb1_in1_channel_empty_n),
        .O(ap_condition_154));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(row_0_i_i_channel2_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(row_0_i_i_channel2_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(row_0_i_i_channel2_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(row_0_i_i_channel2_dout[1]));
  LUT4 #(
    .INIT(16'h4575)) 
    tmp_i_i_fu_240_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg_n_2_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_2_[1][4] ),
        .O(\tmp_i_i_reg_686_reg[10] [3]));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    tmp_i_i_fu_240_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg_n_2_[0][3] ),
        .I1(\SRL_SIG_reg_n_2_[1][3] ),
        .I2(\SRL_SIG_reg_n_2_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_2_[1][5] ),
        .O(\tmp_i_i_reg_686_reg[10] [2]));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    tmp_i_i_fu_240_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg_n_2_[0][2] ),
        .I1(\SRL_SIG_reg_n_2_[1][2] ),
        .I2(\SRL_SIG_reg_n_2_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_2_[1][4] ),
        .O(\tmp_i_i_reg_686_reg[10] [1]));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    tmp_i_i_fu_240_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg_n_2_[0][1] ),
        .I1(\SRL_SIG_reg_n_2_[1][1] ),
        .I2(\SRL_SIG_reg_n_2_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_2_[1][3] ),
        .O(\tmp_i_i_reg_686_reg[10] [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    tmp_i_i_fu_240_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(\tmp_i_i_reg_686_reg[11] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(row_0_i_i_channel2_dout[0]));
  LUT4 #(
    .INIT(16'h4575)) 
    tmp_i_i_fu_240_p2_carry_i_2
       (.I0(\SRL_SIG_reg_n_2_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_2_[1][0] ),
        .O(p_0_in__1[0]));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    tmp_i_i_fu_240_p2_carry_i_3
       (.I0(\SRL_SIG_reg_n_2_[0][0] ),
        .I1(\SRL_SIG_reg_n_2_[1][0] ),
        .I2(\SRL_SIG_reg_n_2_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_2_[1][2] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h4575)) 
    tmp_i_i_fu_240_p2_carry_i_4
       (.I0(\SRL_SIG_reg_n_2_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_2_[1][1] ),
        .O(p_0_in__1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    tmp_i_i_fu_240_p2_carry_i_5
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "dataflow_parent_loop_1" *) 
module fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1
   (push,
    push_0,
    push_1,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
    ap_done,
    WEA,
    n_Mat_buff_ce0,
    addr0,
    s_ready_t_reg,
    s_ready_t_reg_0,
    grp_dataflow_parent_loop_1_fu_145_ap_ready,
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg,
    m_axi_rgb1_in_ARADDR,
    m_axi_rgb2_in_ARADDR,
    n_Mat_buff_d0,
    Q,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
    AXI_Lite_RGB_1_N_AWREADY,
    AXI_Lite_RGB_1_N_ARREADY,
    AXI_Lite_RGB_2_ARREADY,
    indvar1_reg_134_reg,
    ap_enable_reg_pp0_iter0,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    ap_rst_n,
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0,
    ap_enable_reg_pp0_iter1,
    p_0_in,
    ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
    exitcond1_fu_199_p2,
    p_10_in,
    ap_clk,
    ARESET,
    \rgb1_in1_reg_230_reg[29] ,
    \data_p1_reg[23] ,
    \rgb2_in3_reg_225_reg[29] ,
    \data_p1_reg[23]_0 ,
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg);
  output push;
  output push_0;
  output push_1;
  output ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  output ap_done;
  output [0:0]WEA;
  output n_Mat_buff_ce0;
  output [11:0]addr0;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output grp_dataflow_parent_loop_1_fu_145_ap_ready;
  output ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg;
  output [29:0]m_axi_rgb1_in_ARADDR;
  output [29:0]m_axi_rgb2_in_ARADDR;
  output [10:0]n_Mat_buff_d0;
  input [2:0]Q;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  input AXI_Lite_RGB_1_N_AWREADY;
  input AXI_Lite_RGB_1_N_ARREADY;
  input AXI_Lite_RGB_2_ARREADY;
  input [11:0]indvar1_reg_134_reg;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\state_reg[0] ;
  input [0:0]\state_reg[0]_0 ;
  input ap_rst_n;
  input ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]p_0_in;
  input ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY;
  input exitcond1_fu_199_p2;
  input p_10_in;
  input ap_clk;
  input ARESET;
  input [29:0]\rgb1_in1_reg_230_reg[29] ;
  input [23:0]\data_p1_reg[23] ;
  input [29:0]\rgb2_in3_reg_225_reg[29] ;
  input [23:0]\data_p1_reg[23]_0 ;
  input ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg;

  wire ARESET;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire AXI_Lite_RGB_1_N_AWREADY;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg;
  wire ap_rst_n;
  wire ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY;
  wire ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg;
  wire ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0;
  wire [23:0]\data_p1_reg[23] ;
  wire [23:0]\data_p1_reg[23]_0 ;
  wire dataflow_in_loop_Loo_1_U0_CS;
  wire dataflow_in_loop_Loo_1_U0_CS_i_1_n_2;
  wire dataflow_in_loop_Loo_1_U0_done_cnt;
  wire \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ;
  wire \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2 ;
  wire [6:0]dataflow_in_loop_Loo_1_U0_done_cnt_reg__0;
  wire dataflow_in_loop_Loo_1_U0_n_91;
  wire dataflow_in_loop_Loo_1_U0_n_93;
  wire dataflow_in_loop_Loo_1_U0_n_94;
  wire \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2 ;
  wire [5:0]dataflow_in_loop_Loo_1_U0_start_cnt_reg__0;
  wire [6:6]dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0;
  wire dataflow_in_loop_Loo_1_U0_start_state;
  wire dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2;
  wire exitcond1_fu_199_p2;
  wire grp_dataflow_parent_loop_1_fu_145_ap_ready;
  wire [11:0]indvar1_reg_134_reg;
  wire [29:0]m_axi_rgb1_in_ARADDR;
  wire [29:0]m_axi_rgb2_in_ARADDR;
  wire \mem_reg[4][0]_srl5_i_3_n_2 ;
  wire n_Mat_buff_ce0;
  wire [10:0]n_Mat_buff_d0;
  wire [0:0]p_0_in;
  wire [6:0]p_0_in_0;
  wire [6:0]p_0_in__0;
  wire p_10_in;
  wire push;
  wire push_0;
  wire push_1;
  wire [29:0]\rgb1_in1_reg_230_reg[29] ;
  wire [29:0]\rgb2_in3_reg_225_reg[29] ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt),
        .I1(dataflow_in_loop_Loo_1_U0_CS),
        .O(ap_done));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .I2(ap_rst_n),
        .I3(p_10_in),
        .I4(exitcond1_fu_199_p2),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT4 #(
    .INIT(16'h5350)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(exitcond1_fu_199_p2),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .I2(p_10_in),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_0_in),
        .I2(ap_rst_n),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .I4(ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(Q[1]),
        .I2(ap_done),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .O(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_i_1
       (.I0(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0),
        .I1(grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .O(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg));
  fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1 dataflow_in_loop_Loo_1_U0
       (.ARESET(ARESET),
        .AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .E(dataflow_in_loop_Loo_1_U0_n_93),
        .Q(Q),
        .SR(dataflow_in_loop_Loo_1_U0_n_91),
        .WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .\col_0_i_i_i_i_reg_160_reg[5] (n_Mat_buff_ce0),
        .\data_p1_reg[23] (\data_p1_reg[23] ),
        .\data_p1_reg[23]_0 (\data_p1_reg[23]_0 ),
        .dataflow_in_loop_Loo_1_U0_done_cnt(dataflow_in_loop_Loo_1_U0_done_cnt),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] (grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0 (dataflow_in_loop_Loo_1_U0_n_94),
        .\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1 ({dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0,dataflow_in_loop_Loo_1_U0_start_cnt_reg__0}),
        .dataflow_in_loop_Loo_1_U0_start_state(dataflow_in_loop_Loo_1_U0_start_state),
        .indvar1_reg_134_reg(indvar1_reg_134_reg),
        .m_axi_rgb1_in_ARADDR(m_axi_rgb1_in_ARADDR),
        .m_axi_rgb2_in_ARADDR(m_axi_rgb2_in_ARADDR),
        .n_Mat_buff_d0(n_Mat_buff_d0),
        .push_0(push_0),
        .push_1(push_1),
        .\rgb1_in1_reg_230_reg[29] (\rgb1_in1_reg_230_reg[29] ),
        .\rgb2_in3_reg_225_reg[29] (\rgb2_in3_reg_225_reg[29] ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    dataflow_in_loop_Loo_1_U0_CS_i_1
       (.I0(dataflow_in_loop_Loo_1_U0_CS),
        .I1(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg),
        .I2(ap_rst_n),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt),
        .I4(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .O(dataflow_in_loop_Loo_1_U0_CS_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dataflow_in_loop_Loo_1_U0_CS_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dataflow_in_loop_Loo_1_U0_CS_i_1_n_2),
        .Q(dataflow_in_loop_Loo_1_U0_CS),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[0]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[1]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[2]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[3]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[4]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .I4(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[5]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .I4(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[4]),
        .I5(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[5]),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h8F)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .I2(ap_rst_n),
        .O(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_3 
       (.I0(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2 ),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[5]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[4]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I4(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .O(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[0] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[0]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[1] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[1]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[2] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[2]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[3] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[3]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[4] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[4]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[4]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[5] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[5]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[5]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_done_cnt_reg[6] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_93),
        .D(p_0_in__0[6]),
        .Q(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[6]),
        .R(\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[0]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[1]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[2]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[3]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .I3(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[3]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[4]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .I3(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[3]),
        .I4(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[4]),
        .O(p_0_in_0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[5]_i_1 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[3]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I3(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .I4(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[4]),
        .I5(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[5]),
        .O(p_0_in_0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_3 
       (.I0(\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2 ),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[5]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6 
       (.I0(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[4]),
        .I1(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .I2(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .I3(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .I4(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[3]),
        .O(\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[0]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[0]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[1] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[1]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[1]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[2] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[2]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[2]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[3] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[3]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[3]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[4] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[4]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[4]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[5]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0[5]),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] 
       (.C(ap_clk),
        .CE(dataflow_in_loop_Loo_1_U0_n_94),
        .D(p_0_in_0[6]),
        .Q(dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0),
        .R(dataflow_in_loop_Loo_1_U0_n_91));
  LUT3 #(
    .INIT(8'h74)) 
    dataflow_in_loop_Loo_1_U0_start_state_i_1
       (.I0(grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .I1(dataflow_in_loop_Loo_1_U0_start_state),
        .I2(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg),
        .O(dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dataflow_in_loop_Loo_1_U0_start_state_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2),
        .Q(dataflow_in_loop_Loo_1_U0_start_state),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \indvar1_reg_134[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_done),
        .I2(AXI_Lite_RGB_1_N_AWREADY),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .O(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(Q[1]),
        .I1(dataflow_in_loop_Loo_1_U0_CS),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .I4(AXI_Lite_RGB_1_N_AWREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \mem_reg[4][0]_srl5_i_2 
       (.I0(\mem_reg[4][0]_srl5_i_3_n_2 ),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[0]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[1]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[2]),
        .O(dataflow_in_loop_Loo_1_U0_done_cnt));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_reg[4][0]_srl5_i_3 
       (.I0(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[5]),
        .I1(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[6]),
        .I2(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[4]),
        .I3(dataflow_in_loop_Loo_1_U0_done_cnt_reg__0[3]),
        .O(\mem_reg[4][0]_srl5_i_3_n_2 ));
endmodule

(* ORIG_REF_NAME = "memcpy_rgb1_buff_rgb" *) 
module fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb
   (m_axi_rgb1_in_ARADDR,
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
    push_0,
    s_ready_t_reg,
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
    WEA,
    ap_done_reg_reg_0,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ,
    ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
    we0,
    ram_reg_11,
    ap_done_reg,
    ram_reg_11_0,
    ap_clk,
    D,
    C,
    ARESET,
    Q,
    AXI_Lite_RGB_1_N_ARREADY,
    \state_reg[0] ,
    ap_condition_154,
    rgb1_in1_channel_empty_n,
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ,
    dataflow_in_loop_Loo_1_U0_start_state,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[10]_0 ,
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
    ap_rst_n,
    rgb1_buff_i_full_n,
    \data_p1_reg[23] );
  output [29:0]m_axi_rgb1_in_ARADDR;
  output memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  output push_0;
  output s_ready_t_reg;
  output memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  output [0:0]WEA;
  output [1:0]ap_done_reg_reg_0;
  output [0:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  output ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready;
  output we0;
  output [12:0]ram_reg_11;
  output ap_done_reg;
  output [23:0]ram_reg_11_0;
  input ap_clk;
  input [5:0]D;
  input [29:0]C;
  input ARESET;
  input [1:0]Q;
  input AXI_Lite_RGB_1_N_ARREADY;
  input [0:0]\state_reg[0] ;
  input ap_condition_154;
  input rgb1_in1_channel_empty_n;
  input \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ;
  input dataflow_in_loop_Loo_1_U0_start_state;
  input internal_empty_n_reg;
  input [0:0]\ap_CS_fsm_reg[10]_0 ;
  input ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  input ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready;
  input dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  input ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input ap_rst_n;
  input rgb1_buff_i_full_n;
  input [23:0]\data_p1_reg[23] ;

  wire ARESET;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire [29:0]C;
  wire [5:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm6__0;
  wire ap_clk;
  wire ap_condition_154;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_2;
  wire [1:0]ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224;
  wire ap_reg_ioackin_m_axi_rgb1_in_ARREADY;
  wire ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2;
  wire ap_rst_n;
  wire ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  wire [12:0]data;
  wire [23:0]\data_p1_reg[23] ;
  wire \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ;
  wire [0:0]\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ;
  wire dataflow_in_loop_Loo_1_U0_start_state;
  wire dataflow_in_loop_Loo_U0_rgb2_in3_out_write;
  wire exitcond_i_i_i_i_i_fu_178_p2;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2 ;
  wire \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ;
  wire indvar_i_i_i_i_i_reg_150;
  wire indvar_next_i_i_i_i_s_reg_2280;
  wire \indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2 ;
  wire [12:0]indvar_next_i_i_i_i_s_reg_228_reg;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_3 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_4 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_5 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_3 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_4 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_5 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_3 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_4 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_5 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8 ;
  wire \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire [29:0]m_axi_rgb1_in_ARADDR;
  wire m_axi_rgb1_in_RREADY;
  wire memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0;
  wire memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write;
  wire p_11_in;
  wire p_6_in;
  wire push_0;
  wire [12:0]ram_reg_11;
  wire [23:0]ram_reg_11_0;
  wire rgb1_buff_i_full_n;
  wire rgb1_in1_channel_empty_n;
  wire rgb1_in_addr_read_reg_2330;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;
  wire sum_i_i_reg_213_reg_n_77;
  wire we0;
  wire [3:0]\NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_sum_i_i_reg_213_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_i_i_reg_213_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_i_i_reg_213_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_i_i_reg_213_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_i_i_reg_213_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_i_i_reg_213_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_i_i_reg_213_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sum_i_i_reg_213_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sum_i_i_reg_213_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_sum_i_i_reg_213_reg_P_UNCONNECTED;
  wire [47:0]NLW_sum_i_i_reg_213_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_condition_154),
        .I1(ap_done_reg_reg_0[0]),
        .I2(ap_done_reg_reg_0[1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0022002000200020)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm6__0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(exitcond_i_i_i_i_i_fu_178_p2),
        .O(ap_NS_fsm[10]));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\state_reg[0] ),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm6__0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(\ap_CS_fsm_reg_n_2_[3] ),
        .I4(\ap_CS_fsm[1]_i_2__0_n_2 ),
        .I5(ap_condition_154),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_2_[5] ),
        .I1(\ap_CS_fsm_reg_n_2_[6] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(ap_CS_fsm_state9),
        .I4(ap_done_reg_reg_0[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_reg_ioackin_m_axi_rgb1_in_ARREADY),
        .I1(AXI_Lite_RGB_1_N_ARREADY),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(AXI_Lite_RGB_1_N_ARREADY),
        .I2(ap_reg_ioackin_m_axi_rgb1_in_ARREADY),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCDF0000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(exitcond_i_i_i_i_i_fu_178_p2),
        .I3(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_done_reg_reg_0[0]),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_done_reg_reg_0[1]),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_done_reg_reg_0[1]),
        .I2(ap_rst_n),
        .I3(rgb1_buff_i_full_n),
        .O(ap_done_reg_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_2),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_rst_n),
        .I3(p_6_in),
        .I4(exitcond_i_i_i_i_i_fu_178_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5553555533330000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(exitcond_i_i_i_i_i_fu_178_p2),
        .I1(ap_CS_fsm_state9),
        .I2(\state_reg[0] ),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I4(\state_reg[0] ),
        .I5(ap_CS_fsm_state9),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I3(\state_reg[0] ),
        .O(p_6_in));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[0]),
        .Q(ram_reg_11[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[10]),
        .Q(ram_reg_11[10]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[11]),
        .Q(ram_reg_11[11]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[12]),
        .Q(ram_reg_11[12]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[1]),
        .Q(ram_reg_11[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[2]),
        .Q(ram_reg_11[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[3]),
        .Q(ram_reg_11[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[4]),
        .Q(ram_reg_11[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[5]),
        .Q(ram_reg_11[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[6]),
        .Q(ram_reg_11[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[7]),
        .Q(ram_reg_11[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[8]),
        .Q(ram_reg_11[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(data[9]),
        .Q(ram_reg_11[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_m_axi_rgb1_in_ARREADY),
        .I2(ap_CS_fsm_state3),
        .O(ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_rgb1_in_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2),
        .Q(ap_reg_ioackin_m_axi_rgb1_in_ARREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A80000000000)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_2 
       (.I0(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[10]_0 ),
        .I2(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I3(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready),
        .I4(dataflow_in_loop_Loo_U0_rgb2_in3_out_write),
        .I5(dataflow_in_loop_Loo_1_U0_start_state),
        .O(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_5 
       (.I0(ap_done_reg_reg_0[1]),
        .I1(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .O(ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_1 
       (.I0(\exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2 ),
        .I1(\exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2 ),
        .I2(\exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2 ),
        .I3(\exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2 ),
        .I4(\exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2 ),
        .I5(\exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2 ),
        .O(exitcond_i_i_i_i_i_fu_178_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_10 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[11]),
        .I1(p_11_in),
        .I2(data[11]),
        .I3(indvar_next_i_i_i_i_s_reg_228_reg[3]),
        .I4(data[3]),
        .I5(\exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2 ),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_11 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[0]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[0]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_2 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[5]),
        .I1(indvar_next_i_i_i_i_s_reg_228_reg[2]),
        .I2(indvar_next_i_i_i_i_s_reg_228_reg[7]),
        .I3(indvar_next_i_i_i_i_s_reg_228_reg[6]),
        .I4(p_11_in),
        .I5(\exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2 ),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_3 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[4]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[4]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_4 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[12]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[12]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_5 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[8]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[8]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_6 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[1]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[1]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_7 
       (.I0(\exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2 ),
        .I1(indvar_next_i_i_i_i_s_reg_228_reg[9]),
        .I2(p_11_in),
        .I3(data[9]),
        .I4(indvar_next_i_i_i_i_s_reg_228_reg[10]),
        .I5(data[10]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_8 
       (.I0(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(p_11_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \exitcond_i_i_i_i_i_reg_224[0]_i_9 
       (.I0(data[5]),
        .I1(data[2]),
        .I2(data[7]),
        .I3(data[6]),
        .O(\exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2 ));
  FDRE \exitcond_i_i_i_i_i_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(exitcond_i_i_i_i_i_fu_178_p2),
        .Q(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \indvar_i_i_i_i_i_reg_150[12]_i_1 
       (.I0(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\state_reg[0] ),
        .I4(ap_CS_fsm_state9),
        .O(indvar_i_i_i_i_i_reg_150));
  LUT4 #(
    .INIT(16'h4000)) 
    \indvar_i_i_i_i_i_reg_150[12]_i_2 
       (.I0(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\state_reg[0] ),
        .O(m_axi_rgb1_in_RREADY));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[0]),
        .Q(data[0]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[10]),
        .Q(data[10]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[11]),
        .Q(data[11]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[12]),
        .Q(data[12]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[1]),
        .Q(data[1]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[2]),
        .Q(data[2]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[3]),
        .Q(data[3]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[4]),
        .Q(data[4]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[5]),
        .Q(data[5]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[6]),
        .Q(data[6]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[7]),
        .Q(data[7]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[8]),
        .Q(data[8]),
        .R(indvar_i_i_i_i_i_reg_150));
  FDRE \indvar_i_i_i_i_i_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(m_axi_rgb1_in_RREADY),
        .D(indvar_next_i_i_i_i_s_reg_228_reg[9]),
        .Q(data[9]),
        .R(indvar_i_i_i_i_i_reg_150));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \indvar_next_i_i_i_i_s_reg_228[0]_i_1 
       (.I0(\state_reg[0] ),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(indvar_next_i_i_i_i_s_reg_2280));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[0]_i_3 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[3]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[3]),
        .O(\indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[0]_i_4 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[2]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[2]),
        .O(\indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[0]_i_5 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[1]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[1]),
        .O(\indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \indvar_next_i_i_i_i_s_reg_228[0]_i_6 
       (.I0(data[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I4(indvar_next_i_i_i_i_s_reg_228_reg[0]),
        .O(\indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_next_i_i_i_i_s_reg_228[12]_i_2 
       (.I0(data[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I4(indvar_next_i_i_i_i_s_reg_228_reg[12]),
        .O(\indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[4]_i_2 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[7]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[7]),
        .O(\indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[4]_i_3 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[6]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[6]),
        .O(\indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[4]_i_4 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[5]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[5]),
        .O(\indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[4]_i_5 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[4]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[4]),
        .O(\indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[8]_i_2 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[11]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[11]),
        .O(\indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[8]_i_3 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[10]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[10]),
        .O(\indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_next_i_i_i_i_s_reg_228[8]_i_4 
       (.I0(data[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I4(indvar_next_i_i_i_i_s_reg_228_reg[9]),
        .O(\indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next_i_i_i_i_s_reg_228[8]_i_5 
       (.I0(indvar_next_i_i_i_i_s_reg_228_reg[8]),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(data[8]),
        .O(\indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2 ));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[0]),
        .R(1'b0));
  CARRY4 \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_3 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_4 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8 ,\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9 }),
        .S({\indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2 ,\indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2 ,\indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2 ,\indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2 }));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[10]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[11]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[12]),
        .R(1'b0));
  CARRY4 \indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1 
       (.CI(\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2 ),
        .CO(\NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_O_UNCONNECTED [3:1],\indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9 }),
        .S({1'b0,1'b0,1'b0,\indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2 }));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[1]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[2]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[3]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[4]),
        .R(1'b0));
  CARRY4 \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1 
       (.CI(\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2 ),
        .CO({\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_3 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_4 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8 ,\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9 }),
        .S({\indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2 ,\indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2 ,\indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2 ,\indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2 }));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[5]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[6]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[7]),
        .R(1'b0));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[8]),
        .R(1'b0));
  CARRY4 \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1 
       (.CI(\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2 ),
        .CO({\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_3 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_4 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8 ,\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9 }),
        .S({\indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2 ,\indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2 ,\indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2 ,\indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2 }));
  FDRE \indvar_next_i_i_i_i_s_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(indvar_next_i_i_i_i_s_reg_2280),
        .D(\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8 ),
        .Q(indvar_next_i_i_i_i_s_reg_228_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h22200000)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_reg_ioackin_m_axi_rgb1_in_ARREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(AXI_Lite_RGB_1_N_ARREADY),
        .O(push_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_0_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I3(\state_reg[0] ),
        .O(memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_0_i_6
       (.I0(\state_reg[0] ),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224),
        .O(WEA));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_6_i_1__0
       (.I0(\state_reg[0] ),
        .I1(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224),
        .O(we0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \rgb1_in_addr_read_reg_233[23]_i_1 
       (.I0(\state_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .O(rgb1_in_addr_read_reg_2330));
  FDRE \rgb1_in_addr_read_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [0]),
        .Q(ram_reg_11_0[0]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [10]),
        .Q(ram_reg_11_0[10]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [11]),
        .Q(ram_reg_11_0[11]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [12]),
        .Q(ram_reg_11_0[12]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [13]),
        .Q(ram_reg_11_0[13]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [14]),
        .Q(ram_reg_11_0[14]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [15]),
        .Q(ram_reg_11_0[15]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [16]),
        .Q(ram_reg_11_0[16]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [17]),
        .Q(ram_reg_11_0[17]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [18]),
        .Q(ram_reg_11_0[18]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [19]),
        .Q(ram_reg_11_0[19]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [1]),
        .Q(ram_reg_11_0[1]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [20]),
        .Q(ram_reg_11_0[20]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [21]),
        .Q(ram_reg_11_0[21]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [22]),
        .Q(ram_reg_11_0[22]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [23]),
        .Q(ram_reg_11_0[23]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [2]),
        .Q(ram_reg_11_0[2]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [3]),
        .Q(ram_reg_11_0[3]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [4]),
        .Q(ram_reg_11_0[4]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [5]),
        .Q(ram_reg_11_0[5]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [6]),
        .Q(ram_reg_11_0[6]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [7]),
        .Q(ram_reg_11_0[7]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [8]),
        .Q(ram_reg_11_0[8]),
        .R(1'b0));
  FDRE \rgb1_in_addr_read_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(rgb1_in_addr_read_reg_2330),
        .D(\data_p1_reg[23] [9]),
        .Q(ram_reg_11_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0E00000000000000)) 
    \state[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\exitcond_i_i_i_i_i_reg_224_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\state_reg[0] ),
        .O(s_ready_t_reg));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_i_i_reg_213_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_i_i_reg_213_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sum_i_i_reg_213_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_i_i_reg_213_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_i_i_reg_213_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_i_i_reg_213_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_i_i_reg_213_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sum_i_i_reg_213_reg_P_UNCONNECTED[47:31],sum_i_i_reg_213_reg_n_77,m_axi_rgb1_in_ARADDR}),
        .PATTERNBDETECT(NLW_sum_i_i_reg_213_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_i_i_reg_213_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sum_i_i_reg_213_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_i_i_reg_213_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00000800)) 
    sum_i_i_reg_213_reg_i_1
       (.I0(ap_done_reg_reg_0[0]),
        .I1(rgb1_in1_channel_empty_n),
        .I2(\dataflow_in_loop_Loo_1_U0_start_cnt_reg[0] ),
        .I3(dataflow_in_loop_Loo_1_U0_start_state),
        .I4(internal_empty_n_reg),
        .O(memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write));
endmodule

(* ORIG_REF_NAME = "memcpy_rgb2_buff_rgb" *) 
module fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb
   (m_axi_rgb2_in_ARADDR,
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
    push_1,
    s_ready_t_reg,
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
    WEA,
    ap_done_reg_reg_0,
    internal_full_n_reg,
    ap_done_reg,
    internal_full_n_reg_0,
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg,
    ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
    we0,
    ram_reg_11,
    ram_reg_11_0,
    ap_clk,
    A,
    C,
    ARESET,
    Q,
    AXI_Lite_RGB_2_ARREADY,
    \state_reg[0] ,
    ap_condition_147,
    ap_start1_out,
    rgb2_in3_channel_empty_n,
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
    row_0_i_i_channel1_empty_n,
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
    \ap_CS_fsm_reg[10]_0 ,
    ap_rst_n,
    rgb2_buff_i_full_n,
    \data_p1_reg[23] );
  output [29:0]m_axi_rgb2_in_ARADDR;
  output memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  output push_1;
  output s_ready_t_reg;
  output memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  output [0:0]WEA;
  output [0:0]ap_done_reg_reg_0;
  output internal_full_n_reg;
  output ap_done_reg;
  output internal_full_n_reg_0;
  output ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg;
  output ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready;
  output we0;
  output [12:0]ram_reg_11;
  output [23:0]ram_reg_11_0;
  input ap_clk;
  input [5:0]A;
  input [29:0]C;
  input ARESET;
  input [1:0]Q;
  input AXI_Lite_RGB_2_ARREADY;
  input [0:0]\state_reg[0] ;
  input ap_condition_147;
  input ap_start1_out;
  input rgb2_in3_channel_empty_n;
  input ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  input row_0_i_i_channel1_empty_n;
  input ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  input [0:0]\ap_CS_fsm_reg[10]_0 ;
  input ap_rst_n;
  input rgb2_buff_i_full_n;
  input [23:0]\data_p1_reg[23] ;

  wire [5:0]A;
  wire ARESET;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [29:0]C;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__1_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[1] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm6__0;
  wire ap_clk;
  wire ap_condition_147;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_2;
  wire [0:0]ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200;
  wire ap_reg_ioackin_m_axi_rgb2_in_ARREADY;
  wire ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2;
  wire ap_rst_n;
  wire ap_start1_out;
  wire ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg;
  wire ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready;
  wire ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg;
  wire [23:0]\data_p1_reg[23] ;
  wire exitcond2_i_i_i_i_i_fu_154_p2;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2 ;
  wire \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ;
  wire indvar2_i_i_i_i_i_reg_126;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8] ;
  wire \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9] ;
  wire indvar_next2_i_i_i_i_reg_2040;
  wire \indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2 ;
  wire [12:0]indvar_next2_i_i_i_i_reg_204_reg;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_3 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_4 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_5 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_3 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_4 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_5 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_3 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_4 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_5 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8 ;
  wire \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9 ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [29:0]m_axi_rgb2_in_ARADDR;
  wire m_axi_rgb2_in_RREADY;
  wire memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0;
  wire memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read;
  wire p_11_in;
  wire p_6_in;
  wire push_1;
  wire [12:0]ram_reg_11;
  wire [23:0]ram_reg_11_0;
  wire rgb2_buff_i_full_n;
  wire rgb2_in3_channel_empty_n;
  wire rgb2_in_addr_read_reg_2090;
  wire row_0_i_i_channel1_empty_n;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;
  wire sum_i_i_reg_189_reg_n_77;
  wire we0;
  wire [3:0]\NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_sum_i_i_reg_189_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_i_i_reg_189_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_i_i_reg_189_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_i_i_reg_189_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_i_i_reg_189_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_i_i_reg_189_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_i_i_reg_189_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sum_i_i_reg_189_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sum_i_i_reg_189_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_sum_i_i_reg_189_reg_P_UNCONNECTED;
  wire [47:0]NLW_sum_i_i_reg_189_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_condition_147),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_done_reg_reg_0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0022002000200020)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm6__0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(exitcond2_i_i_i_i_i_fu_154_p2),
        .O(ap_NS_fsm[10]));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[10]_i_2__0 
       (.I0(\state_reg[0] ),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm6__0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg_n_2_[1] ),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(\ap_CS_fsm_reg_n_2_[3] ),
        .I4(\ap_CS_fsm[1]_i_2__1_n_2 ),
        .I5(ap_condition_147),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_2_[5] ),
        .I1(\ap_CS_fsm_reg_n_2_[6] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(ap_CS_fsm_state9),
        .I4(ap_done_reg_reg_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2__1_n_2 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_reg_ioackin_m_axi_rgb2_in_ARREADY),
        .I1(AXI_Lite_RGB_2_ARREADY),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg_n_2_[1] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(AXI_Lite_RGB_2_ARREADY),
        .I2(ap_reg_ioackin_m_axi_rgb2_in_ARREADY),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCDF0000)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(exitcond2_i_i_i_i_i_fu_154_p2),
        .I3(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_done_reg_reg_0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_2_[1] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_done_reg_reg_0),
        .I2(ap_rst_n),
        .I3(rgb2_buff_i_full_n),
        .O(ap_done_reg_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_2),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_rst_n),
        .I3(p_6_in),
        .I4(exitcond2_i_i_i_i_i_fu_154_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5553555533330000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(exitcond2_i_i_i_i_i_fu_154_p2),
        .I1(ap_CS_fsm_state9),
        .I2(\state_reg[0] ),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I4(\state_reg[0] ),
        .I5(ap_CS_fsm_state9),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .Q(ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I3(\state_reg[0] ),
        .O(p_6_in));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[0] ),
        .Q(ram_reg_11[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[10] ),
        .Q(ram_reg_11[10]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[11] ),
        .Q(ram_reg_11[11]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[12] ),
        .Q(ram_reg_11[12]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[1] ),
        .Q(ram_reg_11[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[2] ),
        .Q(ram_reg_11[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[3] ),
        .Q(ram_reg_11[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[4] ),
        .Q(ram_reg_11[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[5] ),
        .Q(ram_reg_11[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[6] ),
        .Q(ram_reg_11[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[7] ),
        .Q(ram_reg_11[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[8] ),
        .Q(ram_reg_11[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[9] ),
        .Q(ram_reg_11[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_m_axi_rgb2_in_ARREADY),
        .I2(ap_CS_fsm_state3),
        .O(ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_rgb2_in_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2),
        .Q(ap_reg_ioackin_m_axi_rgb2_in_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_i_2
       (.I0(ap_done_reg_reg_0),
        .I1(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .O(ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_4 
       (.I0(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready),
        .I3(\ap_CS_fsm_reg[10]_0 ),
        .O(ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_1 
       (.I0(\exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2 ),
        .I1(\exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2 ),
        .I2(\exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2 ),
        .I3(\exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2 ),
        .I4(\exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2 ),
        .I5(\exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2 ),
        .O(exitcond2_i_i_i_i_i_fu_154_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_10 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[11]),
        .I1(p_11_in),
        .I2(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[11] ),
        .I3(indvar_next2_i_i_i_i_reg_204_reg[3]),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[3] ),
        .I5(\exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2 ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_11 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[0]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[0] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_2 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[5]),
        .I1(indvar_next2_i_i_i_i_reg_204_reg[2]),
        .I2(indvar_next2_i_i_i_i_reg_204_reg[7]),
        .I3(indvar_next2_i_i_i_i_reg_204_reg[6]),
        .I4(p_11_in),
        .I5(\exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2 ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_3 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[4]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[4] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_4 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[12]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[12] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_5 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[8]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[8] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_6 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[1]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[1] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_7 
       (.I0(\exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2 ),
        .I1(indvar_next2_i_i_i_i_reg_204_reg[9]),
        .I2(p_11_in),
        .I3(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[9] ),
        .I4(indvar_next2_i_i_i_i_reg_204_reg[10]),
        .I5(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[10] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_8 
       (.I0(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(p_11_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \exitcond2_i_i_i_i_i_reg_200[0]_i_9 
       (.I0(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[5] ),
        .I1(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[2] ),
        .I2(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[7] ),
        .I3(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[6] ),
        .O(\exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2 ));
  FDRE \exitcond2_i_i_i_i_i_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(exitcond2_i_i_i_i_i_fu_154_p2),
        .Q(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \indvar2_i_i_i_i_i_reg_126[12]_i_1 
       (.I0(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\state_reg[0] ),
        .I4(ap_CS_fsm_state9),
        .O(indvar2_i_i_i_i_i_reg_126));
  LUT4 #(
    .INIT(16'h4000)) 
    \indvar2_i_i_i_i_i_reg_126[12]_i_2 
       (.I0(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\state_reg[0] ),
        .O(m_axi_rgb2_in_RREADY));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[0]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[0] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[10]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[10] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[11]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[11] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[12] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[12]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[12] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[1]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[1] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[2]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[2] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[3]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[3] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[4]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[4] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[5]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[5] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[6]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[6] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[7]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[7] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[8]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[8] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  FDRE \indvar2_i_i_i_i_i_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(m_axi_rgb2_in_RREADY),
        .D(indvar_next2_i_i_i_i_reg_204_reg[9]),
        .Q(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[9] ),
        .R(indvar2_i_i_i_i_i_reg_126));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \indvar_next2_i_i_i_i_reg_204[0]_i_1 
       (.I0(\state_reg[0] ),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(indvar_next2_i_i_i_i_reg_2040));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[0]_i_3 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[3]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[3] ),
        .O(\indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[0]_i_4 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[2]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[2] ),
        .O(\indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[0]_i_5 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[1]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[1] ),
        .O(\indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \indvar_next2_i_i_i_i_reg_204[0]_i_6 
       (.I0(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I4(indvar_next2_i_i_i_i_reg_204_reg[0]),
        .O(\indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_next2_i_i_i_i_reg_204[12]_i_2 
       (.I0(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[12] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I4(indvar_next2_i_i_i_i_reg_204_reg[12]),
        .O(\indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[4]_i_2 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[7]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[7] ),
        .O(\indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[4]_i_3 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[6]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[6] ),
        .O(\indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[4]_i_4 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[5]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[5] ),
        .O(\indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[4]_i_5 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[4]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[4] ),
        .O(\indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[8]_i_2 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[11]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[11] ),
        .O(\indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[8]_i_3 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[10]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[10] ),
        .O(\indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \indvar_next2_i_i_i_i_reg_204[8]_i_4 
       (.I0(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I4(indvar_next2_i_i_i_i_reg_204_reg[9]),
        .O(\indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_next2_i_i_i_i_reg_204[8]_i_5 
       (.I0(indvar_next2_i_i_i_i_reg_204_reg[8]),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar2_i_i_i_i_i_reg_126_reg_n_2_[8] ),
        .O(\indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2 ));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[0]),
        .R(1'b0));
  CARRY4 \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_3 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_4 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8 ,\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9 }),
        .S({\indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2 ,\indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2 ,\indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2 ,\indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2 }));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[10] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[10]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[11] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[11]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[12] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[12]),
        .R(1'b0));
  CARRY4 \indvar_next2_i_i_i_i_reg_204_reg[12]_i_1 
       (.CI(\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2 ),
        .CO(\NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_O_UNCONNECTED [3:1],\indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9 }),
        .S({1'b0,1'b0,1'b0,\indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2 }));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[1]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[2] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[2]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[3] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[3]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[4] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[4]),
        .R(1'b0));
  CARRY4 \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1 
       (.CI(\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2 ),
        .CO({\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_3 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_4 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8 ,\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9 }),
        .S({\indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2 ,\indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2 ,\indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2 ,\indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2 }));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[5] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[5]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[6] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[6]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[7] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[7]),
        .R(1'b0));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[8] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[8]),
        .R(1'b0));
  CARRY4 \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1 
       (.CI(\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2 ),
        .CO({\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_3 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_4 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8 ,\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9 }),
        .S({\indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2 ,\indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2 ,\indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2 ,\indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2 }));
  FDRE \indvar_next2_i_i_i_i_reg_204_reg[9] 
       (.C(ap_clk),
        .CE(indvar_next2_i_i_i_i_reg_2040),
        .D(\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8 ),
        .Q(indvar_next2_i_i_i_i_reg_204_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    internal_full_n_i_2
       (.I0(ap_start1_out),
        .I1(rgb2_in3_channel_empty_n),
        .I2(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(row_0_i_i_channel1_empty_n),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    internal_full_n_i_2__0
       (.I0(ap_start1_out),
        .I1(row_0_i_i_channel1_empty_n),
        .I2(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(rgb2_in3_channel_empty_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h22200000)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_reg_ioackin_m_axi_rgb2_in_ARREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(AXI_Lite_RGB_2_ARREADY),
        .O(push_1));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I3(\state_reg[0] ),
        .O(memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_0_i_2
       (.I0(\state_reg[0] ),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200),
        .O(WEA));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_6_i_1
       (.I0(\state_reg[0] ),
        .I1(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200),
        .O(we0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \rgb2_in_addr_read_reg_209[23]_i_1 
       (.I0(\state_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .O(rgb2_in_addr_read_reg_2090));
  FDRE \rgb2_in_addr_read_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [0]),
        .Q(ram_reg_11_0[0]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [10]),
        .Q(ram_reg_11_0[10]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [11]),
        .Q(ram_reg_11_0[11]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [12]),
        .Q(ram_reg_11_0[12]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [13]),
        .Q(ram_reg_11_0[13]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [14]),
        .Q(ram_reg_11_0[14]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [15]),
        .Q(ram_reg_11_0[15]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[16] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [16]),
        .Q(ram_reg_11_0[16]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[17] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [17]),
        .Q(ram_reg_11_0[17]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[18] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [18]),
        .Q(ram_reg_11_0[18]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[19] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [19]),
        .Q(ram_reg_11_0[19]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [1]),
        .Q(ram_reg_11_0[1]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[20] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [20]),
        .Q(ram_reg_11_0[20]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[21] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [21]),
        .Q(ram_reg_11_0[21]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[22] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [22]),
        .Q(ram_reg_11_0[22]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[23] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [23]),
        .Q(ram_reg_11_0[23]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [2]),
        .Q(ram_reg_11_0[2]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [3]),
        .Q(ram_reg_11_0[3]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [4]),
        .Q(ram_reg_11_0[4]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [5]),
        .Q(ram_reg_11_0[5]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [6]),
        .Q(ram_reg_11_0[6]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [7]),
        .Q(ram_reg_11_0[7]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [8]),
        .Q(ram_reg_11_0[8]),
        .R(1'b0));
  FDRE \rgb2_in_addr_read_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(rgb2_in_addr_read_reg_2090),
        .D(\data_p1_reg[23] [9]),
        .Q(ram_reg_11_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0E00000000000000)) 
    \state[1]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\state_reg[0] ),
        .O(s_ready_t_reg));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_i_i_reg_189_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_i_i_reg_189_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sum_i_i_reg_189_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_i_i_reg_189_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_i_i_reg_189_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg_n_2_[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_i_i_reg_189_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_i_i_reg_189_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sum_i_i_reg_189_reg_P_UNCONNECTED[47:31],sum_i_i_reg_189_reg_n_77,m_axi_rgb2_in_ARADDR}),
        .PATTERNBDETECT(NLW_sum_i_i_reg_189_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_i_i_reg_189_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sum_i_i_reg_189_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_i_i_reg_189_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    sum_i_i_reg_189_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg),
        .I3(rgb2_in3_channel_empty_n),
        .I4(row_0_i_i_channel1_empty_n),
        .I5(ap_start1_out),
        .O(memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read));
endmodule

(* C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH = "32" *) (* C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE = "3" *) (* C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH = "32" *) 
(* C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE = "0" *) (* C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE = "0" *) (* C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH = "32" *) 
(* C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE = "3" *) (* C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH = "32" *) (* C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH = "1" *) 
(* C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE = "0" *) (* C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH = "1" *) (* C_M_AXI_AXI_LITE_RGB_2_USER_VALUE = "0" *) 
(* C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH = "1" *) (* C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH = "5" *) (* C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH = "5" *) (* C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "square_check" *) 
module fmchc_python1300c_square_check_0_0_square_check
   (ap_clk,
    ap_rst_n,
    m_axi_AXI_Lite_RGB_1_N_AWVALID,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    m_axi_AXI_Lite_RGB_1_N_AWADDR,
    m_axi_AXI_Lite_RGB_1_N_AWID,
    m_axi_AXI_Lite_RGB_1_N_AWLEN,
    m_axi_AXI_Lite_RGB_1_N_AWSIZE,
    m_axi_AXI_Lite_RGB_1_N_AWBURST,
    m_axi_AXI_Lite_RGB_1_N_AWLOCK,
    m_axi_AXI_Lite_RGB_1_N_AWCACHE,
    m_axi_AXI_Lite_RGB_1_N_AWPROT,
    m_axi_AXI_Lite_RGB_1_N_AWQOS,
    m_axi_AXI_Lite_RGB_1_N_AWREGION,
    m_axi_AXI_Lite_RGB_1_N_AWUSER,
    m_axi_AXI_Lite_RGB_1_N_WVALID,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    m_axi_AXI_Lite_RGB_1_N_WDATA,
    m_axi_AXI_Lite_RGB_1_N_WSTRB,
    m_axi_AXI_Lite_RGB_1_N_WLAST,
    m_axi_AXI_Lite_RGB_1_N_WID,
    m_axi_AXI_Lite_RGB_1_N_WUSER,
    m_axi_AXI_Lite_RGB_1_N_ARVALID,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    m_axi_AXI_Lite_RGB_1_N_ARADDR,
    m_axi_AXI_Lite_RGB_1_N_ARID,
    m_axi_AXI_Lite_RGB_1_N_ARLEN,
    m_axi_AXI_Lite_RGB_1_N_ARSIZE,
    m_axi_AXI_Lite_RGB_1_N_ARBURST,
    m_axi_AXI_Lite_RGB_1_N_ARLOCK,
    m_axi_AXI_Lite_RGB_1_N_ARCACHE,
    m_axi_AXI_Lite_RGB_1_N_ARPROT,
    m_axi_AXI_Lite_RGB_1_N_ARQOS,
    m_axi_AXI_Lite_RGB_1_N_ARREGION,
    m_axi_AXI_Lite_RGB_1_N_ARUSER,
    m_axi_AXI_Lite_RGB_1_N_RVALID,
    m_axi_AXI_Lite_RGB_1_N_RREADY,
    m_axi_AXI_Lite_RGB_1_N_RDATA,
    m_axi_AXI_Lite_RGB_1_N_RLAST,
    m_axi_AXI_Lite_RGB_1_N_RID,
    m_axi_AXI_Lite_RGB_1_N_RUSER,
    m_axi_AXI_Lite_RGB_1_N_RRESP,
    m_axi_AXI_Lite_RGB_1_N_BVALID,
    m_axi_AXI_Lite_RGB_1_N_BREADY,
    m_axi_AXI_Lite_RGB_1_N_BRESP,
    m_axi_AXI_Lite_RGB_1_N_BID,
    m_axi_AXI_Lite_RGB_1_N_BUSER,
    m_axi_AXI_Lite_RGB_2_AWVALID,
    m_axi_AXI_Lite_RGB_2_AWREADY,
    m_axi_AXI_Lite_RGB_2_AWADDR,
    m_axi_AXI_Lite_RGB_2_AWID,
    m_axi_AXI_Lite_RGB_2_AWLEN,
    m_axi_AXI_Lite_RGB_2_AWSIZE,
    m_axi_AXI_Lite_RGB_2_AWBURST,
    m_axi_AXI_Lite_RGB_2_AWLOCK,
    m_axi_AXI_Lite_RGB_2_AWCACHE,
    m_axi_AXI_Lite_RGB_2_AWPROT,
    m_axi_AXI_Lite_RGB_2_AWQOS,
    m_axi_AXI_Lite_RGB_2_AWREGION,
    m_axi_AXI_Lite_RGB_2_AWUSER,
    m_axi_AXI_Lite_RGB_2_WVALID,
    m_axi_AXI_Lite_RGB_2_WREADY,
    m_axi_AXI_Lite_RGB_2_WDATA,
    m_axi_AXI_Lite_RGB_2_WSTRB,
    m_axi_AXI_Lite_RGB_2_WLAST,
    m_axi_AXI_Lite_RGB_2_WID,
    m_axi_AXI_Lite_RGB_2_WUSER,
    m_axi_AXI_Lite_RGB_2_ARVALID,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    m_axi_AXI_Lite_RGB_2_ARADDR,
    m_axi_AXI_Lite_RGB_2_ARID,
    m_axi_AXI_Lite_RGB_2_ARLEN,
    m_axi_AXI_Lite_RGB_2_ARSIZE,
    m_axi_AXI_Lite_RGB_2_ARBURST,
    m_axi_AXI_Lite_RGB_2_ARLOCK,
    m_axi_AXI_Lite_RGB_2_ARCACHE,
    m_axi_AXI_Lite_RGB_2_ARPROT,
    m_axi_AXI_Lite_RGB_2_ARQOS,
    m_axi_AXI_Lite_RGB_2_ARREGION,
    m_axi_AXI_Lite_RGB_2_ARUSER,
    m_axi_AXI_Lite_RGB_2_RVALID,
    m_axi_AXI_Lite_RGB_2_RREADY,
    m_axi_AXI_Lite_RGB_2_RDATA,
    m_axi_AXI_Lite_RGB_2_RLAST,
    m_axi_AXI_Lite_RGB_2_RID,
    m_axi_AXI_Lite_RGB_2_RUSER,
    m_axi_AXI_Lite_RGB_2_RRESP,
    m_axi_AXI_Lite_RGB_2_BVALID,
    m_axi_AXI_Lite_RGB_2_BREADY,
    m_axi_AXI_Lite_RGB_2_BRESP,
    m_axi_AXI_Lite_RGB_2_BID,
    m_axi_AXI_Lite_RGB_2_BUSER,
    s_axi_AXI_Lite_RGB_1_N_AWVALID,
    s_axi_AXI_Lite_RGB_1_N_AWREADY,
    s_axi_AXI_Lite_RGB_1_N_AWADDR,
    s_axi_AXI_Lite_RGB_1_N_WVALID,
    s_axi_AXI_Lite_RGB_1_N_WREADY,
    s_axi_AXI_Lite_RGB_1_N_WDATA,
    s_axi_AXI_Lite_RGB_1_N_WSTRB,
    s_axi_AXI_Lite_RGB_1_N_ARVALID,
    s_axi_AXI_Lite_RGB_1_N_ARREADY,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    s_axi_AXI_Lite_RGB_1_N_RVALID,
    s_axi_AXI_Lite_RGB_1_N_RREADY,
    s_axi_AXI_Lite_RGB_1_N_RDATA,
    s_axi_AXI_Lite_RGB_1_N_RRESP,
    s_axi_AXI_Lite_RGB_1_N_BVALID,
    s_axi_AXI_Lite_RGB_1_N_BREADY,
    s_axi_AXI_Lite_RGB_1_N_BRESP,
    interrupt,
    s_axi_AXI_Lite_RGB_2_AWVALID,
    s_axi_AXI_Lite_RGB_2_AWREADY,
    s_axi_AXI_Lite_RGB_2_AWADDR,
    s_axi_AXI_Lite_RGB_2_WVALID,
    s_axi_AXI_Lite_RGB_2_WREADY,
    s_axi_AXI_Lite_RGB_2_WDATA,
    s_axi_AXI_Lite_RGB_2_WSTRB,
    s_axi_AXI_Lite_RGB_2_ARVALID,
    s_axi_AXI_Lite_RGB_2_ARREADY,
    s_axi_AXI_Lite_RGB_2_ARADDR,
    s_axi_AXI_Lite_RGB_2_RVALID,
    s_axi_AXI_Lite_RGB_2_RREADY,
    s_axi_AXI_Lite_RGB_2_RDATA,
    s_axi_AXI_Lite_RGB_2_RRESP,
    s_axi_AXI_Lite_RGB_2_BVALID,
    s_axi_AXI_Lite_RGB_2_BREADY,
    s_axi_AXI_Lite_RGB_2_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_AXI_Lite_RGB_1_N_AWVALID;
  input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  output [31:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_AWID;
  output [7:0]m_axi_AXI_Lite_RGB_1_N_AWLEN;
  output [2:0]m_axi_AXI_Lite_RGB_1_N_AWSIZE;
  output [1:0]m_axi_AXI_Lite_RGB_1_N_AWBURST;
  output [1:0]m_axi_AXI_Lite_RGB_1_N_AWLOCK;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_AWCACHE;
  output [2:0]m_axi_AXI_Lite_RGB_1_N_AWPROT;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_AWQOS;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_AWREGION;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_AWUSER;
  output m_axi_AXI_Lite_RGB_1_N_WVALID;
  input m_axi_AXI_Lite_RGB_1_N_WREADY;
  output [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  output m_axi_AXI_Lite_RGB_1_N_WLAST;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_WID;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_WUSER;
  output m_axi_AXI_Lite_RGB_1_N_ARVALID;
  input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  output [31:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_ARID;
  output [7:0]m_axi_AXI_Lite_RGB_1_N_ARLEN;
  output [2:0]m_axi_AXI_Lite_RGB_1_N_ARSIZE;
  output [1:0]m_axi_AXI_Lite_RGB_1_N_ARBURST;
  output [1:0]m_axi_AXI_Lite_RGB_1_N_ARLOCK;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_ARCACHE;
  output [2:0]m_axi_AXI_Lite_RGB_1_N_ARPROT;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_ARQOS;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_ARREGION;
  output [0:0]m_axi_AXI_Lite_RGB_1_N_ARUSER;
  input m_axi_AXI_Lite_RGB_1_N_RVALID;
  output m_axi_AXI_Lite_RGB_1_N_RREADY;
  input [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  input m_axi_AXI_Lite_RGB_1_N_RLAST;
  input [0:0]m_axi_AXI_Lite_RGB_1_N_RID;
  input [0:0]m_axi_AXI_Lite_RGB_1_N_RUSER;
  input [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  input m_axi_AXI_Lite_RGB_1_N_BVALID;
  output m_axi_AXI_Lite_RGB_1_N_BREADY;
  input [1:0]m_axi_AXI_Lite_RGB_1_N_BRESP;
  input [0:0]m_axi_AXI_Lite_RGB_1_N_BID;
  input [0:0]m_axi_AXI_Lite_RGB_1_N_BUSER;
  output m_axi_AXI_Lite_RGB_2_AWVALID;
  input m_axi_AXI_Lite_RGB_2_AWREADY;
  output [31:0]m_axi_AXI_Lite_RGB_2_AWADDR;
  output [0:0]m_axi_AXI_Lite_RGB_2_AWID;
  output [7:0]m_axi_AXI_Lite_RGB_2_AWLEN;
  output [2:0]m_axi_AXI_Lite_RGB_2_AWSIZE;
  output [1:0]m_axi_AXI_Lite_RGB_2_AWBURST;
  output [1:0]m_axi_AXI_Lite_RGB_2_AWLOCK;
  output [3:0]m_axi_AXI_Lite_RGB_2_AWCACHE;
  output [2:0]m_axi_AXI_Lite_RGB_2_AWPROT;
  output [3:0]m_axi_AXI_Lite_RGB_2_AWQOS;
  output [3:0]m_axi_AXI_Lite_RGB_2_AWREGION;
  output [0:0]m_axi_AXI_Lite_RGB_2_AWUSER;
  output m_axi_AXI_Lite_RGB_2_WVALID;
  input m_axi_AXI_Lite_RGB_2_WREADY;
  output [31:0]m_axi_AXI_Lite_RGB_2_WDATA;
  output [3:0]m_axi_AXI_Lite_RGB_2_WSTRB;
  output m_axi_AXI_Lite_RGB_2_WLAST;
  output [0:0]m_axi_AXI_Lite_RGB_2_WID;
  output [0:0]m_axi_AXI_Lite_RGB_2_WUSER;
  output m_axi_AXI_Lite_RGB_2_ARVALID;
  input m_axi_AXI_Lite_RGB_2_ARREADY;
  output [31:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  output [0:0]m_axi_AXI_Lite_RGB_2_ARID;
  output [7:0]m_axi_AXI_Lite_RGB_2_ARLEN;
  output [2:0]m_axi_AXI_Lite_RGB_2_ARSIZE;
  output [1:0]m_axi_AXI_Lite_RGB_2_ARBURST;
  output [1:0]m_axi_AXI_Lite_RGB_2_ARLOCK;
  output [3:0]m_axi_AXI_Lite_RGB_2_ARCACHE;
  output [2:0]m_axi_AXI_Lite_RGB_2_ARPROT;
  output [3:0]m_axi_AXI_Lite_RGB_2_ARQOS;
  output [3:0]m_axi_AXI_Lite_RGB_2_ARREGION;
  output [0:0]m_axi_AXI_Lite_RGB_2_ARUSER;
  input m_axi_AXI_Lite_RGB_2_RVALID;
  output m_axi_AXI_Lite_RGB_2_RREADY;
  input [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  input m_axi_AXI_Lite_RGB_2_RLAST;
  input [0:0]m_axi_AXI_Lite_RGB_2_RID;
  input [0:0]m_axi_AXI_Lite_RGB_2_RUSER;
  input [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  input m_axi_AXI_Lite_RGB_2_BVALID;
  output m_axi_AXI_Lite_RGB_2_BREADY;
  input [1:0]m_axi_AXI_Lite_RGB_2_BRESP;
  input [0:0]m_axi_AXI_Lite_RGB_2_BID;
  input [0:0]m_axi_AXI_Lite_RGB_2_BUSER;
  input s_axi_AXI_Lite_RGB_1_N_AWVALID;
  output s_axi_AXI_Lite_RGB_1_N_AWREADY;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;
  input s_axi_AXI_Lite_RGB_1_N_WVALID;
  output s_axi_AXI_Lite_RGB_1_N_WREADY;
  input [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  input [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  input s_axi_AXI_Lite_RGB_1_N_ARVALID;
  output s_axi_AXI_Lite_RGB_1_N_ARREADY;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  output s_axi_AXI_Lite_RGB_1_N_RVALID;
  input s_axi_AXI_Lite_RGB_1_N_RREADY;
  output [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  output [1:0]s_axi_AXI_Lite_RGB_1_N_RRESP;
  output s_axi_AXI_Lite_RGB_1_N_BVALID;
  input s_axi_AXI_Lite_RGB_1_N_BREADY;
  output [1:0]s_axi_AXI_Lite_RGB_1_N_BRESP;
  output interrupt;
  input s_axi_AXI_Lite_RGB_2_AWVALID;
  output s_axi_AXI_Lite_RGB_2_AWREADY;
  input [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  input s_axi_AXI_Lite_RGB_2_WVALID;
  output s_axi_AXI_Lite_RGB_2_WREADY;
  input [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  input [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  input s_axi_AXI_Lite_RGB_2_ARVALID;
  output s_axi_AXI_Lite_RGB_2_ARREADY;
  input [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  output s_axi_AXI_Lite_RGB_2_RVALID;
  input s_axi_AXI_Lite_RGB_2_RREADY;
  output [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  output [1:0]s_axi_AXI_Lite_RGB_2_RRESP;
  output s_axi_AXI_Lite_RGB_2_BVALID;
  input s_axi_AXI_Lite_RGB_2_BREADY;
  output [1:0]s_axi_AXI_Lite_RGB_2_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ARESET;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire AXI_Lite_RGB_1_N_AWREADY;
  wire [23:0]AXI_Lite_RGB_1_N_RDATA;
  wire AXI_Lite_RGB_1_N_RVALID;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [23:0]AXI_Lite_RGB_2_RDATA;
  wire AXI_Lite_RGB_2_RVALID;
  wire I_BVALID;
  wire [11:0]address0;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2 ;
  wire \ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2 ;
  wire ap_CS_fsm_reg_gate_n_2;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire ap_CS_fsm_reg_r_0_n_2;
  wire ap_CS_fsm_reg_r_1_n_2;
  wire ap_CS_fsm_reg_r_n_2;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2;
  wire ap_rst_n;
  wire ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY;
  wire ap_start;
  wire ap_start1;
  wire ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2;
  wire \bus_read/fifo_rreq/push ;
  wire \bus_read/fifo_rreq/push_0 ;
  wire \bus_write/fifo_wreq/push ;
  wire ce0;
  wire exitcond1_fu_199_p2;
  wire exitcond1_reg_240;
  wire grp_dataflow_parent_loop_1_fu_145_ap_ready;
  wire [29:0]grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR;
  wire [29:0]grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR;
  wire grp_dataflow_parent_loop_1_fu_145_n_21;
  wire grp_dataflow_parent_loop_1_fu_145_n_22;
  wire grp_dataflow_parent_loop_1_fu_145_n_24;
  wire grp_dataflow_parent_loop_1_fu_145_n_25;
  wire grp_dataflow_parent_loop_1_fu_145_n_26;
  wire grp_dataflow_parent_loop_1_fu_145_n_27;
  wire grp_dataflow_parent_loop_1_fu_145_n_28;
  wire grp_dataflow_parent_loop_1_fu_145_n_7;
  wire [10:0]grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0;
  wire indvar1_reg_1340;
  wire \indvar1_reg_134[0]_i_10_n_2 ;
  wire \indvar1_reg_134[0]_i_5_n_2 ;
  wire \indvar1_reg_134[0]_i_6_n_2 ;
  wire \indvar1_reg_134[0]_i_7_n_2 ;
  wire \indvar1_reg_134[0]_i_8_n_2 ;
  wire \indvar1_reg_134[0]_i_9_n_2 ;
  wire \indvar1_reg_134[4]_i_2_n_2 ;
  wire \indvar1_reg_134[4]_i_3_n_2 ;
  wire \indvar1_reg_134[4]_i_4_n_2 ;
  wire \indvar1_reg_134[4]_i_5_n_2 ;
  wire \indvar1_reg_134[8]_i_2_n_2 ;
  wire \indvar1_reg_134[8]_i_3_n_2 ;
  wire \indvar1_reg_134[8]_i_4_n_2 ;
  wire \indvar1_reg_134[8]_i_5_n_2 ;
  wire [11:0]indvar1_reg_134_reg;
  wire \indvar1_reg_134_reg[0]_i_3_n_2 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_3 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_4 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_5 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_6 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_7 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_8 ;
  wire \indvar1_reg_134_reg[0]_i_3_n_9 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_2 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_3 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_4 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_5 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_6 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_7 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_8 ;
  wire \indvar1_reg_134_reg[4]_i_1_n_9 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_3 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_4 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_5 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_6 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_7 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_8 ;
  wire \indvar1_reg_134_reg[8]_i_1_n_9 ;
  wire interrupt;
  wire [31:2]\^m_axi_AXI_Lite_RGB_1_N_ARADDR ;
  wire [3:0]\^m_axi_AXI_Lite_RGB_1_N_ARLEN ;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire m_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [31:2]\^m_axi_AXI_Lite_RGB_1_N_AWADDR ;
  wire [3:0]\^m_axi_AXI_Lite_RGB_1_N_AWLEN ;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire m_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire m_axi_AXI_Lite_RGB_1_N_BREADY;
  wire m_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  wire m_axi_AXI_Lite_RGB_1_N_RLAST;
  wire m_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  wire m_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  wire m_axi_AXI_Lite_RGB_1_N_WLAST;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire m_axi_AXI_Lite_RGB_1_N_WVALID;
  wire [31:2]\^m_axi_AXI_Lite_RGB_2_ARADDR ;
  wire [3:0]\^m_axi_AXI_Lite_RGB_2_ARLEN ;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire m_axi_AXI_Lite_RGB_2_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  wire m_axi_AXI_Lite_RGB_2_RLAST;
  wire m_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  wire m_axi_AXI_Lite_RGB_2_RVALID;
  wire n_Mat_buff_ce0;
  wire [10:0]n_Mat_buff_load_reg_254;
  wire n_Mat_buff_load_reg_2540;
  wire [31:2]n_Mat_out;
  wire \n_Mat_out5_reg_220_reg_n_2_[0] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[10] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[11] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[12] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[13] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[14] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[15] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[16] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[17] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[18] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[19] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[1] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[20] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[21] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[22] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[23] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[24] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[25] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[26] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[27] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[28] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[29] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[2] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[3] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[4] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[5] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[6] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[7] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[8] ;
  wire \n_Mat_out5_reg_220_reg_n_2_[9] ;
  wire [1:0]p_0_in;
  wire p_10_in;
  wire [31:2]rgb1_in;
  wire [29:0]rgb1_in1;
  wire [31:2]rgb2_in;
  wire [29:0]rgb2_in3;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire s_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire s_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire s_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire s_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire s_axi_AXI_Lite_RGB_1_N_BREADY;
  wire s_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  wire s_axi_AXI_Lite_RGB_1_N_RREADY;
  wire s_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  wire s_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire s_axi_AXI_Lite_RGB_1_N_WVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  wire s_axi_AXI_Lite_RGB_2_ARREADY;
  wire s_axi_AXI_Lite_RGB_2_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  wire s_axi_AXI_Lite_RGB_2_AWREADY;
  wire s_axi_AXI_Lite_RGB_2_AWVALID;
  wire s_axi_AXI_Lite_RGB_2_BREADY;
  wire s_axi_AXI_Lite_RGB_2_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  wire s_axi_AXI_Lite_RGB_2_RREADY;
  wire s_axi_AXI_Lite_RGB_2_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  wire s_axi_AXI_Lite_RGB_2_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  wire s_axi_AXI_Lite_RGB_2_WVALID;
  wire square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7;
  wire square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91;
  wire square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92;
  wire square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70;
  wire [3:3]\NLW_indvar1_reg_134_reg[8]_i_1_CO_UNCONNECTED ;

  assign m_axi_AXI_Lite_RGB_1_N_ARADDR[31:2] = \^m_axi_AXI_Lite_RGB_1_N_ARADDR [31:2];
  assign m_axi_AXI_Lite_RGB_1_N_ARADDR[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARADDR[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARBURST[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARBURST[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARCACHE[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARCACHE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARCACHE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARCACHE[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLEN[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLEN[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLEN[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLEN[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLEN[3:0] = \^m_axi_AXI_Lite_RGB_1_N_ARLEN [3:0];
  assign m_axi_AXI_Lite_RGB_1_N_ARLOCK[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARLOCK[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARPROT[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARPROT[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARPROT[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARQOS[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARQOS[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARQOS[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARQOS[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARREGION[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARREGION[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARREGION[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARREGION[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARSIZE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARSIZE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARSIZE[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_ARUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWADDR[31:2] = \^m_axi_AXI_Lite_RGB_1_N_AWADDR [31:2];
  assign m_axi_AXI_Lite_RGB_1_N_AWADDR[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWADDR[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWBURST[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWBURST[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWCACHE[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWCACHE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWCACHE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWCACHE[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLEN[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLEN[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLEN[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLEN[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLEN[3:0] = \^m_axi_AXI_Lite_RGB_1_N_AWLEN [3:0];
  assign m_axi_AXI_Lite_RGB_1_N_AWLOCK[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWLOCK[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWPROT[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWPROT[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWPROT[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWQOS[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWQOS[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWQOS[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWQOS[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWREGION[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWREGION[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWREGION[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWREGION[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWSIZE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWSIZE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWSIZE[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_AWUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_WID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_1_N_WUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARADDR[31:2] = \^m_axi_AXI_Lite_RGB_2_ARADDR [31:2];
  assign m_axi_AXI_Lite_RGB_2_ARADDR[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARADDR[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARBURST[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARBURST[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_ARCACHE[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARCACHE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARCACHE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_ARCACHE[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_ARID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLEN[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLEN[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLEN[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLEN[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLEN[3:0] = \^m_axi_AXI_Lite_RGB_2_ARLEN [3:0];
  assign m_axi_AXI_Lite_RGB_2_ARLOCK[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARLOCK[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARPROT[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARPROT[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARPROT[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARQOS[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARQOS[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARQOS[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARQOS[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARREGION[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARREGION[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARREGION[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARREGION[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARSIZE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARSIZE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_ARSIZE[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_ARUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[31] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[30] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[29] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[28] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[27] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[26] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[25] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[24] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[23] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[22] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[21] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[20] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[19] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[18] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[17] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[16] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[15] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[14] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[13] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[12] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[11] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[10] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[9] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[8] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWADDR[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWBURST[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWBURST[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_AWCACHE[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWCACHE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWCACHE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_AWCACHE[0] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_AWID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLEN[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLOCK[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWLOCK[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWPROT[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWPROT[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWPROT[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWQOS[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWQOS[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWQOS[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWQOS[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWREGION[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWREGION[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWREGION[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWREGION[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWSIZE[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWSIZE[1] = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_AWSIZE[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_AWVALID = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_BREADY = \<const1> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[31] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[30] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[29] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[28] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[27] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[26] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[25] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[24] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[23] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[22] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[21] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[20] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[19] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[18] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[17] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[16] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[15] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[14] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[13] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[12] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[11] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[10] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[9] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[8] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[7] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[6] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[5] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[4] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WDATA[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WID[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WLAST = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WSTRB[3] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WSTRB[2] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WSTRB[1] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WSTRB[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WUSER[0] = \<const0> ;
  assign m_axi_AXI_Lite_RGB_2_WVALID = \<const0> ;
  assign s_axi_AXI_Lite_RGB_1_N_BRESP[1] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_1_N_BRESP[0] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_1_N_RRESP[1] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_1_N_RRESP[0] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_2_BRESP[1] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_2_BRESP[0] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_2_RRESP[1] = \<const0> ;
  assign s_axi_AXI_Lite_RGB_2_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* srl_bus_name = "U0/\ap_CS_fsm_reg " *) 
  (* srl_name = "U0/\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2 ));
  FDRE \ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2 ),
        .Q(\ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_2),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ARESET));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2 ),
        .I1(ap_CS_fsm_reg_r_1_n_2),
        .O(ap_CS_fsm_reg_gate_n_2));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_2),
        .Q(ap_CS_fsm_reg_r_0_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_2),
        .Q(ap_CS_fsm_reg_r_1_n_2),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dataflow_parent_loop_1_fu_145_n_27),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dataflow_parent_loop_1_fu_145_n_26),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dataflow_parent_loop_1_fu_145_n_25),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70),
        .Q(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dataflow_parent_loop_1_fu_145_n_28),
        .Q(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA020)) 
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(p_0_in[1]),
        .I2(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2),
        .I3(p_0_in[0]),
        .O(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2),
        .Q(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dataflow_parent_loop_1_fu_145_n_24),
        .Q(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2),
        .R(1'b0));
  FDRE \exitcond1_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92),
        .Q(exitcond1_reg_240),
        .R(1'b0));
  fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1 grp_dataflow_parent_loop_1_fu_145
       (.ARESET(ARESET),
        .AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .AXI_Lite_RGB_1_N_AWREADY(AXI_Lite_RGB_1_N_AWREADY),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .WEA(grp_dataflow_parent_loop_1_fu_145_n_7),
        .addr0(address0),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(grp_dataflow_parent_loop_1_fu_145_n_27),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(grp_dataflow_parent_loop_1_fu_145_n_26),
        .ap_enable_reg_pp0_iter2_reg(grp_dataflow_parent_loop_1_fu_145_n_25),
        .ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg(grp_dataflow_parent_loop_1_fu_145_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY(ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY),
        .ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg(grp_dataflow_parent_loop_1_fu_145_n_24),
        .ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2),
        .\data_p1_reg[23] (AXI_Lite_RGB_1_N_RDATA),
        .\data_p1_reg[23]_0 (AXI_Lite_RGB_2_RDATA),
        .exitcond1_fu_199_p2(exitcond1_fu_199_p2),
        .grp_dataflow_parent_loop_1_fu_145_ap_ready(grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .indvar1_reg_134_reg(indvar1_reg_134_reg),
        .m_axi_rgb1_in_ARADDR(grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR),
        .m_axi_rgb2_in_ARADDR(grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR),
        .n_Mat_buff_ce0(n_Mat_buff_ce0),
        .n_Mat_buff_d0(grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0),
        .p_0_in(p_0_in[1]),
        .p_10_in(p_10_in),
        .push(\bus_write/fifo_wreq/push ),
        .push_0(\bus_read/fifo_rreq/push_0 ),
        .push_1(\bus_read/fifo_rreq/push ),
        .\rgb1_in1_reg_230_reg[29] (rgb1_in1),
        .\rgb2_in3_reg_225_reg[29] (rgb2_in3),
        .s_ready_t_reg(grp_dataflow_parent_loop_1_fu_145_n_21),
        .s_ready_t_reg_0(grp_dataflow_parent_loop_1_fu_145_n_22),
        .\state_reg[0] (AXI_Lite_RGB_1_N_RVALID),
        .\state_reg[0]_0 (AXI_Lite_RGB_2_RVALID));
  LUT4 #(
    .INIT(16'h0001)) 
    \indvar1_reg_134[0]_i_10 
       (.I0(indvar1_reg_134_reg[1]),
        .I1(indvar1_reg_134_reg[0]),
        .I2(indvar1_reg_134_reg[3]),
        .I3(indvar1_reg_134_reg[2]),
        .O(\indvar1_reg_134[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \indvar1_reg_134[0]_i_4 
       (.I0(\indvar1_reg_134[0]_i_9_n_2 ),
        .I1(indvar1_reg_134_reg[11]),
        .I2(indvar1_reg_134_reg[10]),
        .I3(indvar1_reg_134_reg[9]),
        .I4(indvar1_reg_134_reg[8]),
        .I5(\indvar1_reg_134[0]_i_10_n_2 ),
        .O(exitcond1_fu_199_p2));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[0]_i_5 
       (.I0(indvar1_reg_134_reg[3]),
        .O(\indvar1_reg_134[0]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[0]_i_6 
       (.I0(indvar1_reg_134_reg[2]),
        .O(\indvar1_reg_134[0]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[0]_i_7 
       (.I0(indvar1_reg_134_reg[1]),
        .O(\indvar1_reg_134[0]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar1_reg_134[0]_i_8 
       (.I0(indvar1_reg_134_reg[0]),
        .O(\indvar1_reg_134[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \indvar1_reg_134[0]_i_9 
       (.I0(indvar1_reg_134_reg[7]),
        .I1(indvar1_reg_134_reg[6]),
        .I2(indvar1_reg_134_reg[5]),
        .I3(indvar1_reg_134_reg[4]),
        .O(\indvar1_reg_134[0]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[4]_i_2 
       (.I0(indvar1_reg_134_reg[7]),
        .O(\indvar1_reg_134[4]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[4]_i_3 
       (.I0(indvar1_reg_134_reg[6]),
        .O(\indvar1_reg_134[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[4]_i_4 
       (.I0(indvar1_reg_134_reg[5]),
        .O(\indvar1_reg_134[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[4]_i_5 
       (.I0(indvar1_reg_134_reg[4]),
        .O(\indvar1_reg_134[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[8]_i_2 
       (.I0(indvar1_reg_134_reg[11]),
        .O(\indvar1_reg_134[8]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[8]_i_3 
       (.I0(indvar1_reg_134_reg[10]),
        .O(\indvar1_reg_134[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[8]_i_4 
       (.I0(indvar1_reg_134_reg[9]),
        .O(\indvar1_reg_134[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \indvar1_reg_134[8]_i_5 
       (.I0(indvar1_reg_134_reg[8]),
        .O(\indvar1_reg_134[8]_i_5_n_2 ));
  FDRE \indvar1_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[0]_i_3_n_9 ),
        .Q(indvar1_reg_134_reg[0]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  CARRY4 \indvar1_reg_134_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar1_reg_134_reg[0]_i_3_n_2 ,\indvar1_reg_134_reg[0]_i_3_n_3 ,\indvar1_reg_134_reg[0]_i_3_n_4 ,\indvar1_reg_134_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar1_reg_134_reg[0]_i_3_n_6 ,\indvar1_reg_134_reg[0]_i_3_n_7 ,\indvar1_reg_134_reg[0]_i_3_n_8 ,\indvar1_reg_134_reg[0]_i_3_n_9 }),
        .S({\indvar1_reg_134[0]_i_5_n_2 ,\indvar1_reg_134[0]_i_6_n_2 ,\indvar1_reg_134[0]_i_7_n_2 ,\indvar1_reg_134[0]_i_8_n_2 }));
  FDRE \indvar1_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[8]_i_1_n_7 ),
        .Q(indvar1_reg_134_reg[10]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[8]_i_1_n_6 ),
        .Q(indvar1_reg_134_reg[11]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[0]_i_3_n_8 ),
        .Q(indvar1_reg_134_reg[1]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[0]_i_3_n_7 ),
        .Q(indvar1_reg_134_reg[2]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[0]_i_3_n_6 ),
        .Q(indvar1_reg_134_reg[3]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[4]_i_1_n_9 ),
        .Q(indvar1_reg_134_reg[4]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  CARRY4 \indvar1_reg_134_reg[4]_i_1 
       (.CI(\indvar1_reg_134_reg[0]_i_3_n_2 ),
        .CO({\indvar1_reg_134_reg[4]_i_1_n_2 ,\indvar1_reg_134_reg[4]_i_1_n_3 ,\indvar1_reg_134_reg[4]_i_1_n_4 ,\indvar1_reg_134_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar1_reg_134_reg[4]_i_1_n_6 ,\indvar1_reg_134_reg[4]_i_1_n_7 ,\indvar1_reg_134_reg[4]_i_1_n_8 ,\indvar1_reg_134_reg[4]_i_1_n_9 }),
        .S({\indvar1_reg_134[4]_i_2_n_2 ,\indvar1_reg_134[4]_i_3_n_2 ,\indvar1_reg_134[4]_i_4_n_2 ,\indvar1_reg_134[4]_i_5_n_2 }));
  FDRE \indvar1_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[4]_i_1_n_8 ),
        .Q(indvar1_reg_134_reg[5]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[4]_i_1_n_7 ),
        .Q(indvar1_reg_134_reg[6]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[4]_i_1_n_6 ),
        .Q(indvar1_reg_134_reg[7]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  FDRE \indvar1_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[8]_i_1_n_9 ),
        .Q(indvar1_reg_134_reg[8]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  CARRY4 \indvar1_reg_134_reg[8]_i_1 
       (.CI(\indvar1_reg_134_reg[4]_i_1_n_2 ),
        .CO({\NLW_indvar1_reg_134_reg[8]_i_1_CO_UNCONNECTED [3],\indvar1_reg_134_reg[8]_i_1_n_3 ,\indvar1_reg_134_reg[8]_i_1_n_4 ,\indvar1_reg_134_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar1_reg_134_reg[8]_i_1_n_6 ,\indvar1_reg_134_reg[8]_i_1_n_7 ,\indvar1_reg_134_reg[8]_i_1_n_8 ,\indvar1_reg_134_reg[8]_i_1_n_9 }),
        .S({\indvar1_reg_134[8]_i_2_n_2 ,\indvar1_reg_134[8]_i_3_n_2 ,\indvar1_reg_134[8]_i_4_n_2 ,\indvar1_reg_134[8]_i_5_n_2 }));
  FDRE \indvar1_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(indvar1_reg_1340),
        .D(\indvar1_reg_134_reg[8]_i_1_n_8 ),
        .Q(indvar1_reg_134_reg[9]),
        .R(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out));
  fmchc_python1300c_square_check_0_0_square_check_n_MakbM n_Mat_buff_U
       (.WEA(grp_dataflow_parent_loop_1_fu_145_n_7),
        .addr0(address0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0),
        .n_Mat_buff_load_reg_2540(n_Mat_buff_load_reg_2540),
        .q0(n_Mat_buff_load_reg_254));
  FDRE \n_Mat_out5_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[2]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[12]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[13]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[14]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[15]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[16]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[17]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[18]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[19]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[20]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[21]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[3]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[22]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[23]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[24]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[25]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[24] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[26]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[25] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[27]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[26] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[28]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[27] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[29]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[28] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[30]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[29] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[31]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[4]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[5]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[6]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[7]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[8]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[9]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[10]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \n_Mat_out5_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(n_Mat_out[11]),
        .Q(\n_Mat_out5_reg_220_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[2]),
        .Q(rgb1_in1[0]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[12]),
        .Q(rgb1_in1[10]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[13]),
        .Q(rgb1_in1[11]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[12] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[14]),
        .Q(rgb1_in1[12]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[13] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[15]),
        .Q(rgb1_in1[13]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[14] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[16]),
        .Q(rgb1_in1[14]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[15] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[17]),
        .Q(rgb1_in1[15]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[16] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[18]),
        .Q(rgb1_in1[16]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[17] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[19]),
        .Q(rgb1_in1[17]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[18] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[20]),
        .Q(rgb1_in1[18]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[19] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[21]),
        .Q(rgb1_in1[19]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[3]),
        .Q(rgb1_in1[1]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[20] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[22]),
        .Q(rgb1_in1[20]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[21] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[23]),
        .Q(rgb1_in1[21]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[22] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[24]),
        .Q(rgb1_in1[22]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[23] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[25]),
        .Q(rgb1_in1[23]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[24] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[26]),
        .Q(rgb1_in1[24]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[25] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[27]),
        .Q(rgb1_in1[25]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[26] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[28]),
        .Q(rgb1_in1[26]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[27] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[29]),
        .Q(rgb1_in1[27]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[28] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[30]),
        .Q(rgb1_in1[28]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[29] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[31]),
        .Q(rgb1_in1[29]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[4]),
        .Q(rgb1_in1[2]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[5]),
        .Q(rgb1_in1[3]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[6]),
        .Q(rgb1_in1[4]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[7]),
        .Q(rgb1_in1[5]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[8]),
        .Q(rgb1_in1[6]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[9]),
        .Q(rgb1_in1[7]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[10]),
        .Q(rgb1_in1[8]),
        .R(1'b0));
  FDRE \rgb1_in1_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb1_in[11]),
        .Q(rgb1_in1[9]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[2]),
        .Q(rgb2_in3[0]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[12]),
        .Q(rgb2_in3[10]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[11] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[13]),
        .Q(rgb2_in3[11]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[12] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[14]),
        .Q(rgb2_in3[12]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[13] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[15]),
        .Q(rgb2_in3[13]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[14] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[16]),
        .Q(rgb2_in3[14]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[15] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[17]),
        .Q(rgb2_in3[15]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[16] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[18]),
        .Q(rgb2_in3[16]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[17] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[19]),
        .Q(rgb2_in3[17]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[18] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[20]),
        .Q(rgb2_in3[18]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[19] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[21]),
        .Q(rgb2_in3[19]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[3]),
        .Q(rgb2_in3[1]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[20] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[22]),
        .Q(rgb2_in3[20]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[21] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[23]),
        .Q(rgb2_in3[21]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[22] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[24]),
        .Q(rgb2_in3[22]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[23] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[25]),
        .Q(rgb2_in3[23]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[24] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[26]),
        .Q(rgb2_in3[24]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[25] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[27]),
        .Q(rgb2_in3[25]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[26] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[28]),
        .Q(rgb2_in3[26]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[27] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[29]),
        .Q(rgb2_in3[27]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[28] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[30]),
        .Q(rgb2_in3[28]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[29] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[31]),
        .Q(rgb2_in3[29]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[4]),
        .Q(rgb2_in3[2]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[5]),
        .Q(rgb2_in3[3]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[6]),
        .Q(rgb2_in3[4]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[7]),
        .Q(rgb2_in3[5]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[8]),
        .Q(rgb2_in3[6]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[9]),
        .Q(rgb2_in3[7]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[10]),
        .Q(rgb2_in3[8]),
        .R(1'b0));
  FDRE \rgb2_in3_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(ap_start1),
        .D(rgb2_in[11]),
        .Q(rgb2_in3[9]),
        .R(1'b0));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi square_check_AXI_Lite_RGB_1_N_m_axi_U
       (.ARESET(ARESET),
        .AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .AXI_Lite_RGB_1_N_AWREADY(AXI_Lite_RGB_1_N_AWREADY),
        .D(n_Mat_buff_load_reg_254),
        .I_BVALID(I_BVALID),
        .Q(\^m_axi_AXI_Lite_RGB_1_N_AWLEN ),
        .\ap_CS_fsm_reg[1] (grp_dataflow_parent_loop_1_fu_145_n_21),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg_n_2_[6] ),
        .\ap_CS_fsm_reg[7] ({ap_CS_fsm_state10,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .ap_NS_fsm({ap_NS_fsm[7],ap_NS_fsm[3:0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] (square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY(ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY),
        .ap_start(ap_start),
        .ce0(ce0),
        .exitcond1_fu_199_p2(exitcond1_fu_199_p2),
        .exitcond1_reg_240(exitcond1_reg_240),
        .\exitcond1_reg_240_reg[0] (square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92),
        .in(grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR),
        .indvar1_reg_1340(indvar1_reg_1340),
        .m_axi_AXI_Lite_RGB_1_N_ARADDR(\^m_axi_AXI_Lite_RGB_1_N_ARADDR ),
        .\m_axi_AXI_Lite_RGB_1_N_ARLEN[3] (\^m_axi_AXI_Lite_RGB_1_N_ARLEN ),
        .m_axi_AXI_Lite_RGB_1_N_ARREADY(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .m_axi_AXI_Lite_RGB_1_N_ARVALID(m_axi_AXI_Lite_RGB_1_N_ARVALID),
        .m_axi_AXI_Lite_RGB_1_N_AWADDR(\^m_axi_AXI_Lite_RGB_1_N_AWADDR ),
        .m_axi_AXI_Lite_RGB_1_N_AWREADY(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .m_axi_AXI_Lite_RGB_1_N_AWVALID(m_axi_AXI_Lite_RGB_1_N_AWVALID),
        .m_axi_AXI_Lite_RGB_1_N_BREADY(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .m_axi_AXI_Lite_RGB_1_N_BVALID(m_axi_AXI_Lite_RGB_1_N_BVALID),
        .m_axi_AXI_Lite_RGB_1_N_RDATA(m_axi_AXI_Lite_RGB_1_N_RDATA),
        .m_axi_AXI_Lite_RGB_1_N_RLAST(m_axi_AXI_Lite_RGB_1_N_RLAST),
        .m_axi_AXI_Lite_RGB_1_N_RREADY(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .m_axi_AXI_Lite_RGB_1_N_RRESP(m_axi_AXI_Lite_RGB_1_N_RRESP),
        .m_axi_AXI_Lite_RGB_1_N_RVALID(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .m_axi_AXI_Lite_RGB_1_N_WDATA(m_axi_AXI_Lite_RGB_1_N_WDATA),
        .m_axi_AXI_Lite_RGB_1_N_WLAST(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .m_axi_AXI_Lite_RGB_1_N_WREADY(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .m_axi_AXI_Lite_RGB_1_N_WSTRB(m_axi_AXI_Lite_RGB_1_N_WSTRB),
        .m_axi_AXI_Lite_RGB_1_N_WVALID(m_axi_AXI_Lite_RGB_1_N_WVALID),
        .n_Mat_buff_ce0(n_Mat_buff_ce0),
        .n_Mat_buff_load_reg_2540(n_Mat_buff_load_reg_2540),
        .\n_Mat_out5_reg_220_reg[29] ({\n_Mat_out5_reg_220_reg_n_2_[29] ,\n_Mat_out5_reg_220_reg_n_2_[28] ,\n_Mat_out5_reg_220_reg_n_2_[27] ,\n_Mat_out5_reg_220_reg_n_2_[26] ,\n_Mat_out5_reg_220_reg_n_2_[25] ,\n_Mat_out5_reg_220_reg_n_2_[24] ,\n_Mat_out5_reg_220_reg_n_2_[23] ,\n_Mat_out5_reg_220_reg_n_2_[22] ,\n_Mat_out5_reg_220_reg_n_2_[21] ,\n_Mat_out5_reg_220_reg_n_2_[20] ,\n_Mat_out5_reg_220_reg_n_2_[19] ,\n_Mat_out5_reg_220_reg_n_2_[18] ,\n_Mat_out5_reg_220_reg_n_2_[17] ,\n_Mat_out5_reg_220_reg_n_2_[16] ,\n_Mat_out5_reg_220_reg_n_2_[15] ,\n_Mat_out5_reg_220_reg_n_2_[14] ,\n_Mat_out5_reg_220_reg_n_2_[13] ,\n_Mat_out5_reg_220_reg_n_2_[12] ,\n_Mat_out5_reg_220_reg_n_2_[11] ,\n_Mat_out5_reg_220_reg_n_2_[10] ,\n_Mat_out5_reg_220_reg_n_2_[9] ,\n_Mat_out5_reg_220_reg_n_2_[8] ,\n_Mat_out5_reg_220_reg_n_2_[7] ,\n_Mat_out5_reg_220_reg_n_2_[6] ,\n_Mat_out5_reg_220_reg_n_2_[5] ,\n_Mat_out5_reg_220_reg_n_2_[4] ,\n_Mat_out5_reg_220_reg_n_2_[3] ,\n_Mat_out5_reg_220_reg_n_2_[2] ,\n_Mat_out5_reg_220_reg_n_2_[1] ,\n_Mat_out5_reg_220_reg_n_2_[0] }),
        .p_0_in(p_0_in),
        .p_10_in(p_10_in),
        .push(\bus_write/fifo_wreq/push ),
        .push_0(\bus_read/fifo_rreq/push_0 ),
        .\rdata_data_reg[3] (square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7),
        .\rgb1_in_addr_read_reg_233_reg[23] (AXI_Lite_RGB_1_N_RDATA),
        .s_axi_AXI_Lite_RGB_1_N_ARADDR(s_axi_AXI_Lite_RGB_1_N_ARADDR),
        .s_ready_t_reg(AXI_Lite_RGB_1_N_RVALID));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi square_check_AXI_Lite_RGB_1_N_s_axi_U
       (.ARESET(ARESET),
        .E(ap_start1),
        .I_BVALID(I_BVALID),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg(square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70),
        .ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2),
        .empty_n_tmp_reg(square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7),
        .grp_dataflow_parent_loop_1_fu_145_ap_ready(grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .interrupt(interrupt),
        .\n_Mat_out5_reg_220_reg[29] (n_Mat_out),
        .\rgb1_in1_reg_230_reg[29] (rgb1_in),
        .s_axi_AXI_Lite_RGB_1_N_ARADDR(s_axi_AXI_Lite_RGB_1_N_ARADDR),
        .s_axi_AXI_Lite_RGB_1_N_ARREADY(s_axi_AXI_Lite_RGB_1_N_ARREADY),
        .s_axi_AXI_Lite_RGB_1_N_ARVALID(s_axi_AXI_Lite_RGB_1_N_ARVALID),
        .s_axi_AXI_Lite_RGB_1_N_AWADDR(s_axi_AXI_Lite_RGB_1_N_AWADDR),
        .s_axi_AXI_Lite_RGB_1_N_AWREADY(s_axi_AXI_Lite_RGB_1_N_AWREADY),
        .s_axi_AXI_Lite_RGB_1_N_AWVALID(s_axi_AXI_Lite_RGB_1_N_AWVALID),
        .s_axi_AXI_Lite_RGB_1_N_BREADY(s_axi_AXI_Lite_RGB_1_N_BREADY),
        .s_axi_AXI_Lite_RGB_1_N_BVALID(s_axi_AXI_Lite_RGB_1_N_BVALID),
        .s_axi_AXI_Lite_RGB_1_N_RDATA(s_axi_AXI_Lite_RGB_1_N_RDATA),
        .s_axi_AXI_Lite_RGB_1_N_RREADY(s_axi_AXI_Lite_RGB_1_N_RREADY),
        .s_axi_AXI_Lite_RGB_1_N_RVALID(s_axi_AXI_Lite_RGB_1_N_RVALID),
        .s_axi_AXI_Lite_RGB_1_N_WDATA(s_axi_AXI_Lite_RGB_1_N_WDATA),
        .s_axi_AXI_Lite_RGB_1_N_WREADY(s_axi_AXI_Lite_RGB_1_N_WREADY),
        .s_axi_AXI_Lite_RGB_1_N_WSTRB(s_axi_AXI_Lite_RGB_1_N_WSTRB),
        .s_axi_AXI_Lite_RGB_1_N_WVALID(s_axi_AXI_Lite_RGB_1_N_WVALID));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi square_check_AXI_Lite_RGB_2_m_axi_U
       (.ARESET(ARESET),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .Q(\^m_axi_AXI_Lite_RGB_2_ARLEN ),
        .\ap_CS_fsm_reg[1] (grp_dataflow_parent_loop_1_fu_145_n_22),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR),
        .m_axi_AXI_Lite_RGB_2_ARADDR(\^m_axi_AXI_Lite_RGB_2_ARADDR ),
        .m_axi_AXI_Lite_RGB_2_ARREADY(m_axi_AXI_Lite_RGB_2_ARREADY),
        .m_axi_AXI_Lite_RGB_2_ARVALID(m_axi_AXI_Lite_RGB_2_ARVALID),
        .m_axi_AXI_Lite_RGB_2_RDATA(m_axi_AXI_Lite_RGB_2_RDATA),
        .m_axi_AXI_Lite_RGB_2_RLAST(m_axi_AXI_Lite_RGB_2_RLAST),
        .m_axi_AXI_Lite_RGB_2_RREADY(m_axi_AXI_Lite_RGB_2_RREADY),
        .m_axi_AXI_Lite_RGB_2_RRESP(m_axi_AXI_Lite_RGB_2_RRESP),
        .m_axi_AXI_Lite_RGB_2_RVALID(m_axi_AXI_Lite_RGB_2_RVALID),
        .push(\bus_read/fifo_rreq/push ),
        .\rgb2_in_addr_read_reg_209_reg[23] (AXI_Lite_RGB_2_RDATA),
        .s_ready_t_reg(AXI_Lite_RGB_2_RVALID));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi square_check_AXI_Lite_RGB_2_s_axi_U
       (.ARESET(ARESET),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .rgb2_in(rgb2_in),
        .s_axi_AXI_Lite_RGB_2_ARADDR(s_axi_AXI_Lite_RGB_2_ARADDR),
        .s_axi_AXI_Lite_RGB_2_ARREADY(s_axi_AXI_Lite_RGB_2_ARREADY),
        .s_axi_AXI_Lite_RGB_2_ARVALID(s_axi_AXI_Lite_RGB_2_ARVALID),
        .s_axi_AXI_Lite_RGB_2_AWADDR(s_axi_AXI_Lite_RGB_2_AWADDR),
        .s_axi_AXI_Lite_RGB_2_AWREADY(s_axi_AXI_Lite_RGB_2_AWREADY),
        .s_axi_AXI_Lite_RGB_2_AWVALID(s_axi_AXI_Lite_RGB_2_AWVALID),
        .s_axi_AXI_Lite_RGB_2_BREADY(s_axi_AXI_Lite_RGB_2_BREADY),
        .s_axi_AXI_Lite_RGB_2_BVALID(s_axi_AXI_Lite_RGB_2_BVALID),
        .s_axi_AXI_Lite_RGB_2_RDATA(s_axi_AXI_Lite_RGB_2_RDATA),
        .s_axi_AXI_Lite_RGB_2_RREADY(s_axi_AXI_Lite_RGB_2_RREADY),
        .s_axi_AXI_Lite_RGB_2_RVALID(s_axi_AXI_Lite_RGB_2_RVALID),
        .s_axi_AXI_Lite_RGB_2_WDATA(s_axi_AXI_Lite_RGB_2_WDATA),
        .s_axi_AXI_Lite_RGB_2_WREADY(s_axi_AXI_Lite_RGB_2_WREADY),
        .s_axi_AXI_Lite_RGB_2_WSTRB(s_axi_AXI_Lite_RGB_2_WSTRB),
        .s_axi_AXI_Lite_RGB_2_WVALID(s_axi_AXI_Lite_RGB_2_WVALID));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi
   (m_axi_AXI_Lite_RGB_1_N_RREADY,
    ARESET,
    I_BVALID,
    m_axi_AXI_Lite_RGB_1_N_WVALID,
    m_axi_AXI_Lite_RGB_1_N_WLAST,
    \rdata_data_reg[3] ,
    Q,
    m_axi_AXI_Lite_RGB_1_N_AWVALID,
    \m_axi_AXI_Lite_RGB_1_N_ARLEN[3] ,
    m_axi_AXI_Lite_RGB_1_N_ARVALID,
    m_axi_AXI_Lite_RGB_1_N_BREADY,
    s_ready_t_reg,
    m_axi_AXI_Lite_RGB_1_N_AWADDR,
    m_axi_AXI_Lite_RGB_1_N_ARADDR,
    ap_NS_fsm,
    AXI_Lite_RGB_1_N_AWREADY,
    ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
    indvar1_reg_1340,
    p_10_in,
    ce0,
    n_Mat_buff_load_reg_2540,
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ,
    \exitcond1_reg_240_reg[0] ,
    m_axi_AXI_Lite_RGB_1_N_WDATA,
    m_axi_AXI_Lite_RGB_1_N_WSTRB,
    AXI_Lite_RGB_1_N_ARREADY,
    \rgb1_in_addr_read_reg_233_reg[23] ,
    ap_clk,
    D,
    m_axi_AXI_Lite_RGB_1_N_RDATA,
    m_axi_AXI_Lite_RGB_1_N_RRESP,
    m_axi_AXI_Lite_RGB_1_N_RLAST,
    m_axi_AXI_Lite_RGB_1_N_RVALID,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    push,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    push_0,
    p_0_in,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
    \ap_CS_fsm_reg[7] ,
    m_axi_AXI_Lite_RGB_1_N_BVALID,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
    ap_done,
    ap_start,
    ap_enable_reg_pp0_iter1,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
    ap_enable_reg_pp0_iter0,
    exitcond1_fu_199_p2,
    n_Mat_buff_ce0,
    exitcond1_reg_240,
    \ap_CS_fsm_reg[6] ,
    \n_Mat_out5_reg_220_reg[29] ,
    in);
  output m_axi_AXI_Lite_RGB_1_N_RREADY;
  output ARESET;
  output I_BVALID;
  output m_axi_AXI_Lite_RGB_1_N_WVALID;
  output m_axi_AXI_Lite_RGB_1_N_WLAST;
  output \rdata_data_reg[3] ;
  output [3:0]Q;
  output m_axi_AXI_Lite_RGB_1_N_AWVALID;
  output [3:0]\m_axi_AXI_Lite_RGB_1_N_ARLEN[3] ;
  output m_axi_AXI_Lite_RGB_1_N_ARVALID;
  output m_axi_AXI_Lite_RGB_1_N_BREADY;
  output [0:0]s_ready_t_reg;
  output [29:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  output [29:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  output [4:0]ap_NS_fsm;
  output AXI_Lite_RGB_1_N_AWREADY;
  output ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY;
  output indvar1_reg_1340;
  output p_10_in;
  output ce0;
  output n_Mat_buff_load_reg_2540;
  output \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  output \exitcond1_reg_240_reg[0] ;
  output [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  output AXI_Lite_RGB_1_N_ARREADY;
  output [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  input ap_clk;
  input [10:0]D;
  input [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  input m_axi_AXI_Lite_RGB_1_N_RLAST;
  input m_axi_AXI_Lite_RGB_1_N_RVALID;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  input m_axi_AXI_Lite_RGB_1_N_WREADY;
  input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  input push;
  input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  input push_0;
  input [1:0]p_0_in;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  input [3:0]\ap_CS_fsm_reg[7] ;
  input m_axi_AXI_Lite_RGB_1_N_BVALID;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  input ap_done;
  input ap_start;
  input ap_enable_reg_pp0_iter1;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  input ap_enable_reg_pp0_iter0;
  input exitcond1_fu_199_p2;
  input n_Mat_buff_ce0;
  input exitcond1_reg_240;
  input \ap_CS_fsm_reg[6] ;
  input [29:0]\n_Mat_out5_reg_220_reg[29] ;
  input [29:0]in;

  wire ARESET;
  wire ARVALID_Dummy;
  wire AWVALID_Dummy;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire AXI_Lite_RGB_1_N_AWREADY;
  wire [10:0]D;
  wire I_BVALID;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [3:0]\ap_CS_fsm_reg[7] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  wire ap_rst_n;
  wire ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY;
  wire ap_start;
  wire bus_read_n_10;
  wire bus_read_n_42;
  wire bus_write_n_14;
  wire bus_write_n_8;
  wire bus_write_n_9;
  wire ce0;
  wire exitcond1_fu_199_p2;
  wire exitcond1_reg_240;
  wire \exitcond1_reg_240_reg[0] ;
  wire [29:0]in;
  wire indvar1_reg_1340;
  wire [29:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire [3:0]\m_axi_AXI_Lite_RGB_1_N_ARLEN[3] ;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire m_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [29:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire m_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire m_axi_AXI_Lite_RGB_1_N_BREADY;
  wire m_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  wire m_axi_AXI_Lite_RGB_1_N_RLAST;
  wire m_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  wire m_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  wire m_axi_AXI_Lite_RGB_1_N_WLAST;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire m_axi_AXI_Lite_RGB_1_N_WVALID;
  wire n_Mat_buff_ce0;
  wire n_Mat_buff_load_reg_2540;
  wire [29:0]\n_Mat_out5_reg_220_reg[29] ;
  wire [1:0]p_0_in;
  wire p_10_in;
  wire p_13_in;
  wire push;
  wire push_0;
  wire \rdata_data_reg[3] ;
  wire [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire [0:0]s_ready_t_reg;
  wire throttl_cnt;
  wire throttl_cnt1;
  wire wreq_throttl_n_2;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;

  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read bus_read
       (.ARVALID_Dummy(ARVALID_Dummy),
        .AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .Q(\m_axi_AXI_Lite_RGB_1_N_ARLEN[3] ),
        .SR(ARESET),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.araddr_buf_reg[2]_0 (bus_read_n_10),
        .in(in),
        .m_axi_AXI_Lite_RGB_1_N_ARADDR(m_axi_AXI_Lite_RGB_1_N_ARADDR),
        .m_axi_AXI_Lite_RGB_1_N_ARREADY(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .m_axi_AXI_Lite_RGB_1_N_ARVALID(m_axi_AXI_Lite_RGB_1_N_ARVALID),
        .m_axi_AXI_Lite_RGB_1_N_RDATA(m_axi_AXI_Lite_RGB_1_N_RDATA),
        .m_axi_AXI_Lite_RGB_1_N_RLAST(m_axi_AXI_Lite_RGB_1_N_RLAST),
        .m_axi_AXI_Lite_RGB_1_N_RREADY(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .m_axi_AXI_Lite_RGB_1_N_RRESP(m_axi_AXI_Lite_RGB_1_N_RRESP),
        .m_axi_AXI_Lite_RGB_1_N_RVALID(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .p_13_in(p_13_in),
        .push_0(push_0),
        .\rgb1_in_addr_read_reg_233_reg[23] (\rgb1_in_addr_read_reg_233_reg[23] ),
        .s_ready_t_reg(s_ready_t_reg),
        .throttl_cnt(throttl_cnt),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[2] (bus_read_n_42));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .AXI_Lite_RGB_1_N_AWREADY(AXI_Lite_RGB_1_N_AWREADY),
        .D(D),
        .E(bus_write_n_8),
        .Q(Q),
        .SR(ARESET),
        .\ap_CS_fsm_reg[2] (ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ce0(ce0),
        .empty_n_tmp_reg(I_BVALID),
        .exitcond1_fu_199_p2(exitcond1_fu_199_p2),
        .exitcond1_reg_240(exitcond1_reg_240),
        .\exitcond1_reg_240_reg[0] (p_10_in),
        .\exitcond1_reg_240_reg[0]_0 (\exitcond1_reg_240_reg[0] ),
        .indvar1_reg_1340(indvar1_reg_1340),
        .m_axi_AXI_Lite_RGB_1_N_AWADDR(m_axi_AXI_Lite_RGB_1_N_AWADDR),
        .m_axi_AXI_Lite_RGB_1_N_AWREADY(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .m_axi_AXI_Lite_RGB_1_N_BREADY(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .m_axi_AXI_Lite_RGB_1_N_BVALID(m_axi_AXI_Lite_RGB_1_N_BVALID),
        .m_axi_AXI_Lite_RGB_1_N_WDATA(m_axi_AXI_Lite_RGB_1_N_WDATA),
        .m_axi_AXI_Lite_RGB_1_N_WLAST(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .m_axi_AXI_Lite_RGB_1_N_WREADY(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .m_axi_AXI_Lite_RGB_1_N_WSTRB(m_axi_AXI_Lite_RGB_1_N_WSTRB),
        .m_axi_AXI_Lite_RGB_1_N_WVALID(m_axi_AXI_Lite_RGB_1_N_WVALID),
        .n_Mat_buff_ce0(n_Mat_buff_ce0),
        .n_Mat_buff_load_reg_2540(n_Mat_buff_load_reg_2540),
        .\n_Mat_out5_reg_220_reg[29] (\n_Mat_out5_reg_220_reg[29] ),
        .p_0_in(p_0_in),
        .push(push),
        .\rdata_data_reg[3] (\rdata_data_reg[3] ),
        .s_axi_AXI_Lite_RGB_1_N_ARADDR(s_axi_AXI_Lite_RGB_1_N_ARADDR),
        .\throttl_cnt_reg[1] (wreq_throttl_n_2),
        .\throttl_cnt_reg[4] (wreq_throttl_n_5),
        .\throttl_cnt_reg[7] (bus_write_n_9),
        .\throttl_cnt_reg[7]_0 (bus_write_n_14),
        .\throttl_cnt_reg[7]_1 (wreq_throttl_n_4),
        .\throttl_cnt_reg[7]_2 (wreq_throttl_n_6));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1 rreq_throttl
       (.ARVALID_Dummy(ARVALID_Dummy),
        .SR(bus_read_n_42),
        .ap_clk(ap_clk),
        .ap_rst_n(ARESET),
        .\could_multi_bursts.arlen_buf_reg[3] (\m_axi_AXI_Lite_RGB_1_N_ARLEN[3] [3:2]),
        .full_n_tmp_reg(bus_read_n_10),
        .m_axi_AXI_Lite_RGB_1_N_ARREADY(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .p_13_in(p_13_in),
        .throttl_cnt(throttl_cnt),
        .throttl_cnt1(throttl_cnt1));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .E(bus_write_n_8),
        .Q(Q),
        .SR(ARESET),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_4),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_9),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_14),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_6),
        .m_axi_AXI_Lite_RGB_1_N_AWREADY(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .m_axi_AXI_Lite_RGB_1_N_AWVALID(m_axi_AXI_Lite_RGB_1_N_AWVALID),
        .\throttl_cnt_reg[6]_0 (wreq_throttl_n_2),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_5));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_buffer" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer
   (\q_tmp_reg[0]_0 ,
    p_11_in,
    \bus_equal_gen.WVALID_Dummy_reg ,
    ap_NS_fsm,
    \ap_CS_fsm_reg[2] ,
    indvar1_reg_1340,
    \exitcond1_reg_240_reg[0] ,
    ce0,
    n_Mat_buff_load_reg_2540,
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ,
    \exitcond1_reg_240_reg[0]_0 ,
    Q,
    ap_clk,
    D,
    p_0_in,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
    burst_valid,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2]_0 ,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    exitcond1_fu_199_p2,
    n_Mat_buff_ce0,
    exitcond1_reg_240);
  output \q_tmp_reg[0]_0 ;
  output p_11_in;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [1:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[2] ;
  output indvar1_reg_1340;
  output \exitcond1_reg_240_reg[0] ;
  output ce0;
  output n_Mat_buff_load_reg_2540;
  output \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  output \exitcond1_reg_240_reg[0]_0 ;
  output [35:0]Q;
  input ap_clk;
  input [10:0]D;
  input [1:0]p_0_in;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  input burst_valid;
  input m_axi_AXI_Lite_RGB_1_N_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input ap_enable_reg_pp0_iter1;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input exitcond1_fu_199_p2;
  input n_Mat_buff_ce0;
  input exitcond1_reg_240;

  wire AXI_Lite_RGB_1_N_WREADY;
  wire [10:0]D;
  wire I_WVALID;
  wire [35:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire ce0;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n;
  wire empty_n0;
  wire empty_n_i_3_n_2;
  wire empty_n_i_4_n_2;
  wire empty_n_reg_n_2;
  wire exitcond1_fu_199_p2;
  wire exitcond1_reg_240;
  wire \exitcond1_reg_240_reg[0] ;
  wire \exitcond1_reg_240_reg[0]_0 ;
  wire full_n0;
  wire full_n_i_2__0_n_2;
  wire full_n_i_3_n_2;
  wire if_empty_n;
  wire indvar1_reg_1340;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_1_n_2;
  wire mem_reg_i_2_n_2;
  wire mem_reg_i_3_n_2;
  wire mem_reg_i_4_n_2;
  wire mem_reg_i_5_n_2;
  wire mem_reg_i_6_n_2;
  wire mem_reg_i_7_n_2;
  wire mem_reg_i_8_n_2;
  wire n_Mat_buff_ce0;
  wire n_Mat_buff_load_reg_2540;
  wire [1:0]p_0_in;
  wire p_11_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire show_ahead;
  wire show_ahead0;
  wire usedw15_out;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[4]_i_3_n_2 ;
  wire \usedw[4]_i_4_n_2 ;
  wire \usedw[4]_i_5_n_2 ;
  wire \usedw[4]_i_6_n_2 ;
  wire \usedw[7]_i_2_n_2 ;
  wire \usedw[7]_i_3_n_2 ;
  wire \usedw[7]_i_4_n_2 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_1_n_4 ;
  wire \usedw_reg[7]_i_1_n_5 ;
  wire \usedw_reg[7]_i_1_n_7 ;
  wire \usedw_reg[7]_i_1_n_8 ;
  wire \usedw_reg[7]_i_1_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [7:0]wnext;
  wire [3:2]\NLW_usedw_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF54550000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_NS_fsm3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(p_0_in[1]),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond1_fu_199_p2),
        .O(ap_NS_fsm3));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(p_0_in[0]),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I2(AXI_Lite_RGB_1_N_WREADY),
        .I3(p_0_in[1]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h00000C0800000808)) 
    \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(p_0_in[1]),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(exitcond1_fu_199_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888808)) 
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240[0]_i_1 
       (.I0(exitcond1_reg_240),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(p_0_in[1]),
        .I3(AXI_Lite_RGB_1_N_WREADY),
        .I4(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I5(p_0_in[0]),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(if_empty_n),
        .I1(burst_valid),
        .I2(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I2(if_empty_n),
        .I3(burst_valid),
        .O(p_11_in));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[11]_i_1 
       (.I0(q_buf[11]),
        .I1(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[12]_i_1 
       (.I0(q_buf[12]),
        .I1(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[13]_i_1 
       (.I0(q_buf[13]),
        .I1(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[14]_i_1 
       (.I0(q_buf[14]),
        .I1(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[15]_i_1 
       (.I0(q_buf[15]),
        .I1(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[16]_i_1 
       (.I0(q_buf[16]),
        .I1(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[17]_i_1 
       (.I0(q_buf[17]),
        .I1(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_1 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hA2AA00AA)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I3(if_empty_n),
        .I4(burst_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(Q[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(Q[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(Q[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(Q[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(Q[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(Q[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(Q[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(Q[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(Q[32]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(Q[33]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(Q[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_2 ),
        .Q(Q[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFF4C44)) 
    dout_valid_i_1
       (.I0(burst_valid),
        .I1(if_empty_n),
        .I2(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(empty_n_reg_n_2),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(if_empty_n),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    empty_n_i_1
       (.I0(pop),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I4(AXI_Lite_RGB_1_N_WREADY),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FFFF)) 
    empty_n_i_2
       (.I0(empty_n_reg_n_2),
        .I1(p_11_in),
        .I2(if_empty_n),
        .I3(push),
        .I4(usedw_reg__0[0]),
        .I5(empty_n_i_3_n_2),
        .O(empty_n0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[4]),
        .I2(usedw_reg__0[3]),
        .I3(empty_n_i_4_n_2),
        .O(empty_n_i_3_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .O(empty_n_i_4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(empty_n_reg_n_2),
        .R(\q_tmp_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond1_reg_240[0]_i_1 
       (.I0(exitcond1_fu_199_p2),
        .I1(\exitcond1_reg_240_reg[0] ),
        .I2(exitcond1_reg_240),
        .O(\exitcond1_reg_240_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0DF00FF00FF00FF0)) 
    full_n_i_1
       (.I0(full_n_i_2__0_n_2),
        .I1(full_n_i_3_n_2),
        .I2(pop),
        .I3(push),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__0
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[1]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[2]),
        .O(full_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(full_n_i_3_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(AXI_Lite_RGB_1_N_WREADY),
        .S(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar1_reg_134[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond1_reg_240_reg[0] ),
        .I2(exitcond1_fu_199_p2),
        .O(indvar1_reg_1340));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_i_1_n_2,mem_reg_i_2_n_2,mem_reg_i_3_n_2,mem_reg_i_4_n_2,mem_reg_i_5_n_2,mem_reg_i_6_n_2,mem_reg_i_7_n_2,mem_reg_i_8_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(AXI_Lite_RGB_1_N_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({I_WVALID,I_WVALID,I_WVALID,I_WVALID}));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(mem_reg_i_10_n_2),
        .I4(raddr[4]),
        .I5(raddr[6]),
        .O(mem_reg_i_1_n_2));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(if_empty_n),
        .I3(p_11_in),
        .I4(empty_n_reg_n_2),
        .I5(raddr[1]),
        .O(mem_reg_i_10_n_2));
  LUT6 #(
    .INIT(64'h8A0A8A8A00000000)) 
    mem_reg_i_11
       (.I0(raddr[0]),
        .I1(burst_valid),
        .I2(if_empty_n),
        .I3(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I5(empty_n_reg_n_2),
        .O(mem_reg_i_11_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_i_10_n_2),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .O(mem_reg_i_2_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(mem_reg_i_11_n_2),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_3_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_4_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(pop),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(mem_reg_i_5_n_2));
  LUT6 #(
    .INIT(64'h66A6AAAAAAAAAAAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(if_empty_n),
        .I3(p_11_in),
        .I4(empty_n_reg_n_2),
        .I5(raddr[1]),
        .O(mem_reg_i_6_n_2));
  LUT5 #(
    .INIT(32'h6A66AAAA)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_2),
        .I2(p_11_in),
        .I3(if_empty_n),
        .I4(raddr[0]),
        .O(mem_reg_i_7_n_2));
  LUT6 #(
    .INIT(64'h65A56565AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(burst_valid),
        .I2(if_empty_n),
        .I3(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I5(empty_n_reg_n_2),
        .O(mem_reg_i_8_n_2));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_9__1
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .O(I_WVALID));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8_n_2),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_7_n_2),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_6_n_2),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_5_n_2),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_4_n_2),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_3_n_2),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_2_n_2),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_1_n_2),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_0_i_16
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(p_0_in[1]),
        .I2(AXI_Lite_RGB_1_N_WREADY),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I4(p_0_in[0]),
        .O(\exitcond1_reg_240_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond1_reg_240_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(n_Mat_buff_ce0),
        .O(ce0));
  LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
    ram_reg_0_i_2__1
       (.I0(p_0_in[0]),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I2(AXI_Lite_RGB_1_N_WREADY),
        .I3(p_0_in[1]),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(exitcond1_reg_240),
        .O(n_Mat_buff_load_reg_2540));
  LUT6 #(
    .INIT(64'h00000000D5DD0000)) 
    show_ahead_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_reg_n_2),
        .I2(p_11_in),
        .I3(if_empty_n),
        .I4(push),
        .I5(empty_n_i_3_n_2),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \usedw[4]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I3(AXI_Lite_RGB_1_N_WREADY),
        .I4(pop),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555655555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(AXI_Lite_RGB_1_N_WREADY),
        .I3(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\usedw[4]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_2 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw15_out}),
        .O({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .S({\usedw[4]_i_3_n_2 ,\usedw[4]_i_4_n_2 ,\usedw[4]_i_5_n_2 ,\usedw[4]_i_6_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_1 
       (.CI(\usedw_reg[4]_i_1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_1_n_4 ,\usedw_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_1_O_UNCONNECTED [3],\usedw_reg[7]_i_1_n_7 ,\usedw_reg[7]_i_1_n_8 ,\usedw_reg[7]_i_1_n_9 }),
        .S({1'b0,\usedw[7]_i_2_n_2 ,\usedw[7]_i_3_n_2 ,\usedw[7]_i_4_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(wnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(wnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(wnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(wnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(wnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(wnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(wnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \waddr[7]_i_1 
       (.I0(AXI_Lite_RGB_1_N_WREADY),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(wnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[0]),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[1]),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[2]),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[3]),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[4]),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[5]),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[6]),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[7]),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_buffer" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1
   (m_axi_AXI_Lite_RGB_1_N_RREADY,
    beat_valid,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_AXI_Lite_RGB_1_N_RDATA,
    m_axi_AXI_Lite_RGB_1_N_RRESP,
    m_axi_AXI_Lite_RGB_1_N_RLAST,
    m_axi_AXI_Lite_RGB_1_N_RVALID,
    SR,
    s_ready,
    \bus_equal_gen.rdata_valid_t_reg_0 );
  output m_axi_AXI_Lite_RGB_1_N_RREADY;
  output beat_valid;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [24:0]Q;
  input ap_clk;
  input [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  input m_axi_AXI_Lite_RGB_1_N_RLAST;
  input m_axi_AXI_Lite_RGB_1_N_RVALID;
  input [0:0]SR;
  input s_ready;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;

  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire empty_n;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_2_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_i_4_n_2;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  wire m_axi_AXI_Lite_RGB_1_N_RLAST;
  wire m_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  wire m_axi_AXI_Lite_RGB_1_N_RVALID;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_1__0_n_2;
  wire mem_reg_i_2__0_n_2;
  wire mem_reg_i_3__0_n_2;
  wire mem_reg_i_4__0_n_2;
  wire mem_reg_i_5__0_n_2;
  wire mem_reg_i_6__0_n_2;
  wire mem_reg_i_7__0_n_2;
  wire mem_reg_i_8__0_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_2_[0] ;
  wire \q_tmp_reg_n_2_[10] ;
  wire \q_tmp_reg_n_2_[11] ;
  wire \q_tmp_reg_n_2_[12] ;
  wire \q_tmp_reg_n_2_[13] ;
  wire \q_tmp_reg_n_2_[14] ;
  wire \q_tmp_reg_n_2_[15] ;
  wire \q_tmp_reg_n_2_[16] ;
  wire \q_tmp_reg_n_2_[17] ;
  wire \q_tmp_reg_n_2_[18] ;
  wire \q_tmp_reg_n_2_[19] ;
  wire \q_tmp_reg_n_2_[1] ;
  wire \q_tmp_reg_n_2_[20] ;
  wire \q_tmp_reg_n_2_[21] ;
  wire \q_tmp_reg_n_2_[22] ;
  wire \q_tmp_reg_n_2_[23] ;
  wire \q_tmp_reg_n_2_[2] ;
  wire \q_tmp_reg_n_2_[34] ;
  wire \q_tmp_reg_n_2_[3] ;
  wire \q_tmp_reg_n_2_[4] ;
  wire \q_tmp_reg_n_2_[5] ;
  wire \q_tmp_reg_n_2_[6] ;
  wire \q_tmp_reg_n_2_[7] ;
  wire \q_tmp_reg_n_2_[8] ;
  wire \q_tmp_reg_n_2_[9] ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire s_ready;
  wire show_ahead0;
  wire show_ahead_reg_n_2;
  wire usedw15_out;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[4]_i_3__0_n_2 ;
  wire \usedw[4]_i_4__0_n_2 ;
  wire \usedw[4]_i_5__0_n_2 ;
  wire \usedw[4]_i_6__0_n_2 ;
  wire \usedw[7]_i_2__0_n_2 ;
  wire \usedw[7]_i_3__0_n_2 ;
  wire \usedw[7]_i_4__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_1__0_n_4 ;
  wire \usedw_reg[7]_i_1__0_n_5 ;
  wire \usedw_reg[7]_i_1__0_n_7 ;
  wire \usedw_reg[7]_i_1__0_n_8 ;
  wire \usedw_reg[7]_i_1__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [7:0]wnext;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[23]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(s_ready),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_2_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_2_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_2_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_2_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_2_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_2_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_2_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_2_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_2_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_2_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_2_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_2_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_2_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_2_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_2_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_2_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_2_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(s_ready),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_2_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_2_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_2_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_2_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_2_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_2_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_2_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_2_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .I3(empty_n_reg_n_2),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    empty_n_i_1__0
       (.I0(pop),
        .I1(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .I2(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .I3(usedw_reg__0[0]),
        .I4(empty_n_i_2__0_n_2),
        .O(empty_n_i_1__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(empty_n_i_3__0_n_2),
        .O(empty_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[2]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    full_n_i_1__0
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .I5(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h404444446A666666)) 
    full_n_i_2
       (.I0(push),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(full_n_i_3__0_n_2),
        .O(full_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3__0
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[0]),
        .I4(full_n_i_4_n_2),
        .O(full_n_i_3__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_4_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n_i_2_n_2),
        .Q(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .S(SR));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_i_1__0_n_2,mem_reg_i_2__0_n_2,mem_reg_i_3__0_n_2,mem_reg_i_4__0_n_2,mem_reg_i_5__0_n_2,mem_reg_i_6__0_n_2,mem_reg_i_7__0_n_2,mem_reg_i_8__0_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_AXI_Lite_RGB_1_N_RDATA[15:0]),
        .DIBDI(m_axi_AXI_Lite_RGB_1_N_RDATA[31:16]),
        .DIPADIP(m_axi_AXI_Lite_RGB_1_N_RRESP),
        .DIPBDIP({1'b1,m_axi_AXI_Lite_RGB_1_N_RLAST}),
        .DOADO(q_buf[15:0]),
        .DOBDO({mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,q_buf[23:16]}),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_AXI_Lite_RGB_1_N_RVALID,m_axi_AXI_Lite_RGB_1_N_RVALID,m_axi_AXI_Lite_RGB_1_N_RVALID,m_axi_AXI_Lite_RGB_1_N_RVALID}));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_10__0_n_2));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_2_[7] ),
        .I1(\raddr_reg_n_2_[5] ),
        .I2(mem_reg_i_9_n_2),
        .I3(\raddr_reg_n_2_[6] ),
        .O(mem_reg_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_2__0
       (.I0(\raddr_reg_n_2_[6] ),
        .I1(\raddr_reg_n_2_[4] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(mem_reg_i_10__0_n_2),
        .I4(\raddr_reg_n_2_[3] ),
        .I5(\raddr_reg_n_2_[5] ),
        .O(mem_reg_i_2__0_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(mem_reg_i_10__0_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[4] ),
        .O(mem_reg_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_4__0_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(pop),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .O(mem_reg_i_5__0_n_2));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_6__0_n_2));
  LUT6 #(
    .INIT(64'h6A666666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_7__0_n_2));
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8__0
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(s_ready),
        .I4(empty_n_reg_n_2),
        .O(mem_reg_i_8__0_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[0]),
        .Q(\q_tmp_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[10]),
        .Q(\q_tmp_reg_n_2_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[11]),
        .Q(\q_tmp_reg_n_2_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[12]),
        .Q(\q_tmp_reg_n_2_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[13]),
        .Q(\q_tmp_reg_n_2_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[14]),
        .Q(\q_tmp_reg_n_2_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[15]),
        .Q(\q_tmp_reg_n_2_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[16]),
        .Q(\q_tmp_reg_n_2_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[17]),
        .Q(\q_tmp_reg_n_2_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[18]),
        .Q(\q_tmp_reg_n_2_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[19]),
        .Q(\q_tmp_reg_n_2_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[1]),
        .Q(\q_tmp_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[20]),
        .Q(\q_tmp_reg_n_2_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[21]),
        .Q(\q_tmp_reg_n_2_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[22]),
        .Q(\q_tmp_reg_n_2_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[23]),
        .Q(\q_tmp_reg_n_2_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[2]),
        .Q(\q_tmp_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RLAST),
        .Q(\q_tmp_reg_n_2_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[3]),
        .Q(\q_tmp_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[4]),
        .Q(\q_tmp_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[5]),
        .Q(\q_tmp_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[6]),
        .Q(\q_tmp_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[7]),
        .Q(\q_tmp_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[8]),
        .Q(\q_tmp_reg_n_2_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_1_N_RDATA[9]),
        .Q(\q_tmp_reg_n_2_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_2),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_7__0_n_2),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_6__0_n_2),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_5__0_n_2),
        .Q(\raddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_4__0_n_2),
        .Q(\raddr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_3__0_n_2),
        .Q(\raddr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_2__0_n_2),
        .Q(\raddr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_1__0_n_2),
        .Q(\raddr_reg_n_2_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000D000)) 
    show_ahead_i_1__0
       (.I0(usedw_reg__0[0]),
        .I1(pop),
        .I2(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .I3(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .I4(empty_n_i_2__0_n_2),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \usedw[4]_i_2__0 
       (.I0(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .I1(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(s_ready),
        .I5(empty_n_reg_n_2),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'h6A66666655555555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(push),
        .O(\usedw[4]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_2__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 ,\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw15_out}),
        .O({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .S({\usedw[4]_i_3__0_n_2 ,\usedw[4]_i_4__0_n_2 ,\usedw[4]_i_5__0_n_2 ,\usedw[4]_i_6__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_1__0 
       (.CI(\usedw_reg[4]_i_1__0_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_1__0_n_4 ,\usedw_reg[7]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED [3],\usedw_reg[7]_i_1__0_n_7 ,\usedw_reg[7]_i_1__0_n_8 ,\usedw_reg[7]_i_1__0_n_9 }),
        .S({1'b0,\usedw[7]_i_2__0_n_2 ,\usedw[7]_i_3__0_n_2 ,\usedw[7]_i_4__0_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(wnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(wnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(wnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(wnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(wnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(wnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(wnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .I1(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(wnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[6]),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[7]),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo
   (fifo_wreq_valid,
    S,
    Q,
    wreq_handling_reg,
    wreq_handling_reg_0,
    \sect_cnt_reg_0__s_port_] ,
    ap_NS_fsm,
    AXI_Lite_RGB_1_N_AWREADY,
    SR,
    invalid_len_event_reg,
    ap_rst_n_0,
    wreq_handling_reg_1,
    ap_clk,
    last_sect_buf,
    CO,
    wreq_handling_reg_2,
    push,
    \end_addr_buf_reg[31] ,
    sect_cnt_reg,
    fifo_wreq_valid_buf_reg,
    \ap_CS_fsm_reg[1] ,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
    ap_done,
    ap_start,
    wreq_handling_reg_3,
    ap_rst_n,
    \n_Mat_out5_reg_220_reg[29] );
  output fifo_wreq_valid;
  output [1:0]S;
  output [31:0]Q;
  output [3:0]wreq_handling_reg;
  output [2:0]wreq_handling_reg_0;
  output \sect_cnt_reg_0__s_port_] ;
  output [0:0]ap_NS_fsm;
  output AXI_Lite_RGB_1_N_AWREADY;
  output [0:0]SR;
  output invalid_len_event_reg;
  input ap_rst_n_0;
  input wreq_handling_reg_1;
  input ap_clk;
  input last_sect_buf;
  input [0:0]CO;
  input wreq_handling_reg_2;
  input push;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]sect_cnt_reg;
  input fifo_wreq_valid_buf_reg;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  input ap_done;
  input ap_start;
  input wreq_handling_reg_3;
  input ap_rst_n;
  input [29:0]\n_Mat_out5_reg_220_reg[29] ;

  wire AXI_Lite_RGB_1_N_AWREADY;
  wire [0:0]CO;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2_n_2;
  wire full_n_tmp_i_3_n_2;
  wire full_n_tmp_i_4_n_2;
  wire invalid_len_event_reg;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][43]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire [29:0]\n_Mat_out5_reg_220_reg[29] ;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [19:0]sect_cnt_reg;
  wire sect_cnt_reg_0__s_net_1;
  wire [3:0]wreq_handling_reg;
  wire [2:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \align_len[31]_i_1__1 
       (.I0(Q[30]),
        .I1(fifo_wreq_valid),
        .I2(Q[31]),
        .I3(wreq_handling_reg_3),
        .I4(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFF02AA02AA02AA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .I2(AXI_Lite_RGB_1_N_AWREADY),
        .I3(ap_done),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .I5(ap_start),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(wreq_handling_reg_1),
        .I5(push),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_tmp_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_tmp_i_2_n_2),
        .I2(full_n_tmp_i_3_n_2),
        .I3(AXI_Lite_RGB_1_N_AWREADY),
        .I4(ap_rst_n),
        .I5(full_n_tmp_i_4_n_2),
        .O(full_n_tmp_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_tmp_i_2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_2_n_2));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    full_n_tmp_i_3
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .I4(push),
        .I5(data_vld_reg_n_2),
        .O(full_n_tmp_i_3_n_2));
  LUT5 #(
    .INIT(32'hA222AAAA)) 
    full_n_tmp_i_4
       (.I0(data_vld_reg_n_2),
        .I1(fifo_wreq_valid),
        .I2(last_sect_buf),
        .I3(CO),
        .I4(wreq_handling_reg_2),
        .O(full_n_tmp_i_4_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(AXI_Lite_RGB_1_N_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1__1
       (.I0(Q[30]),
        .I1(fifo_wreq_valid),
        .I2(Q[31]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(sect_cnt_reg[18]),
        .O(wreq_handling_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31] [16]),
        .O(wreq_handling_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(sect_cnt_reg[14]),
        .I1(\end_addr_buf_reg[31] [14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [13]),
        .I5(sect_cnt_reg[13]),
        .O(wreq_handling_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(sect_cnt_reg[11]),
        .I1(\end_addr_buf_reg[31] [11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(sect_cnt_reg[10]),
        .O(wreq_handling_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[8]),
        .I1(\end_addr_buf_reg[31] [8]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [7]),
        .I5(sect_cnt_reg[7]),
        .O(wreq_handling_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [4]),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(\end_addr_buf_reg[31] [5]),
        .I4(sect_cnt_reg[3]),
        .I5(\end_addr_buf_reg[31] [3]),
        .O(wreq_handling_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(sect_cnt_reg[1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(wreq_handling_reg[0]));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][43]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\n_Mat_out5_reg_220_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(Q[31]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(Q[30]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push),
        .I3(wreq_handling_reg_1),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wreq_handling_reg_1),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][43]_srl5_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_1),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[0]_i_1 
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(fifo_wreq_valid),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_2),
        .O(sect_cnt_reg_0__s_net_1));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0
   (p_23_in,
    empty_n_tmp_reg_0,
    E,
    next_rreq,
    S,
    \align_len_reg[14] ,
    \align_len_reg[9] ,
    empty_n_tmp_reg_1,
    empty_n_tmp_reg_2,
    \sect_cnt_reg_0__s_port_] ,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    invalid_len_event_reg,
    fifo_rreq_valid_buf_reg,
    AXI_Lite_RGB_1_N_ARREADY,
    SR,
    ap_clk,
    invalid_len_event,
    CO,
    rreq_handling_reg,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    p_13_in,
    Q,
    sect_cnt_reg,
    fifo_rreq_valid_buf_reg_0,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    in,
    ap_rst_n);
  output p_23_in;
  output empty_n_tmp_reg_0;
  output [0:0]E;
  output next_rreq;
  output [1:0]S;
  output [33:0]\align_len_reg[14] ;
  output [1:0]\align_len_reg[9] ;
  output [3:0]empty_n_tmp_reg_1;
  output [2:0]empty_n_tmp_reg_2;
  output \sect_cnt_reg_0__s_port_] ;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output invalid_len_event_reg;
  output fifo_rreq_valid_buf_reg;
  output AXI_Lite_RGB_1_N_ARREADY;
  input [0:0]SR;
  input ap_clk;
  input invalid_len_event;
  input [0:0]CO;
  input rreq_handling_reg;
  input push_0;
  input \could_multi_bursts.sect_handling_reg ;
  input p_13_in;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input fifo_rreq_valid_buf_reg_0;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [29:0]in;
  input ap_rst_n;

  wire AXI_Lite_RGB_1_N_ARREADY;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [33:0]\align_len_reg[14] ;
  wire [1:0]\align_len_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1_n_2;
  wire empty_n_tmp_i_2_n_2;
  wire empty_n_tmp_reg_0;
  wire [3:0]empty_n_tmp_reg_1;
  wire [2:0]empty_n_tmp_reg_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2__1_n_2;
  wire full_n_tmp_i_3__0_n_2;
  wire full_n_tmp_i_4__0_n_2;
  wire [29:0]in;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][38]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][44]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_rreq;
  wire p_13_in;
  wire p_23_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push_0;
  wire rreq_handling_reg;
  wire \sect_cnt[0]_i_3__0_n_2 ;
  wire \sect_cnt[0]_i_4__0_n_2 ;
  wire \sect_cnt[0]_i_5__0_n_2 ;
  wire \sect_cnt[0]_i_6__0_n_2 ;
  wire \sect_cnt[0]_i_7__0_n_2 ;
  wire \sect_cnt[12]_i_2__0_n_2 ;
  wire \sect_cnt[12]_i_3__0_n_2 ;
  wire \sect_cnt[12]_i_4__0_n_2 ;
  wire \sect_cnt[12]_i_5__0_n_2 ;
  wire \sect_cnt[16]_i_2__0_n_2 ;
  wire \sect_cnt[16]_i_3__0_n_2 ;
  wire \sect_cnt[16]_i_4__0_n_2 ;
  wire \sect_cnt[16]_i_5__0_n_2 ;
  wire \sect_cnt[4]_i_2__0_n_2 ;
  wire \sect_cnt[4]_i_3__0_n_2 ;
  wire \sect_cnt[4]_i_4__0_n_2 ;
  wire \sect_cnt[4]_i_5__0_n_2 ;
  wire \sect_cnt[8]_i_2__0_n_2 ;
  wire \sect_cnt[8]_i_3__0_n_2 ;
  wire \sect_cnt[8]_i_4__0_n_2 ;
  wire \sect_cnt[8]_i_5__0_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__0_n_2 ;
  wire \sect_cnt_reg[0]_i_2__0_n_3 ;
  wire \sect_cnt_reg[0]_i_2__0_n_4 ;
  wire \sect_cnt_reg[0]_i_2__0_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__0_n_2 ;
  wire \sect_cnt_reg[12]_i_1__0_n_3 ;
  wire \sect_cnt_reg[12]_i_1__0_n_4 ;
  wire \sect_cnt_reg[12]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__0_n_3 ;
  wire \sect_cnt_reg[16]_i_1__0_n_4 ;
  wire \sect_cnt_reg[16]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1__0_n_2 ;
  wire \sect_cnt_reg[4]_i_1__0_n_3 ;
  wire \sect_cnt_reg[4]_i_1__0_n_4 ;
  wire \sect_cnt_reg[4]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__0_n_2 ;
  wire \sect_cnt_reg[8]_i_1__0_n_3 ;
  wire \sect_cnt_reg[8]_i_1__0_n_4 ;
  wire \sect_cnt_reg[8]_i_1__0_n_5 ;
  wire sect_cnt_reg_0__s_net_1;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(p_23_in),
        .I3(CO),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ),
        .O(empty_n_tmp_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(empty_n_tmp_i_1_n_2),
        .I5(push_0),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F775555)) 
    empty_n_tmp_i_1
       (.I0(rreq_handling_reg),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(empty_n_tmp_reg_0),
        .I3(p_13_in),
        .I4(CO),
        .I5(empty_n_tmp_i_2_n_2),
        .O(empty_n_tmp_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_tmp_i_2
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .O(empty_n_tmp_i_2_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    \end_addr_buf[31]_i_1 
       (.I0(rreq_handling_reg),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .I5(invalid_len_event),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFF2AD500)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(fifo_rreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_tmp_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_tmp_i_2__1_n_2),
        .I2(full_n_tmp_i_3__0_n_2),
        .I3(AXI_Lite_RGB_1_N_ARREADY),
        .I4(ap_rst_n),
        .I5(full_n_tmp_i_4__0_n_2),
        .O(full_n_tmp_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_tmp_i_2__1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_2__1_n_2));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_tmp_i_3__0
       (.I0(empty_n_tmp_i_1_n_2),
        .I1(push_0),
        .I2(data_vld_reg_n_2),
        .O(full_n_tmp_i_3__0_n_2));
  LUT6 #(
    .INIT(64'hAA8A8A8AAAAAAAAA)) 
    full_n_tmp_i_4__0
       (.I0(data_vld_reg_n_2),
        .I1(invalid_len_event),
        .I2(fifo_rreq_valid),
        .I3(CO),
        .I4(p_23_in),
        .I5(rreq_handling_reg),
        .O(full_n_tmp_i_4__0_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(AXI_Lite_RGB_1_N_ARREADY),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event0),
        .I1(fifo_rreq_valid_buf),
        .I2(invalid_len_event),
        .O(invalid_len_event_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_2
       (.I0(\align_len_reg[14] [31]),
        .I1(fifo_rreq_valid),
        .I2(\align_len_reg[14] [32]),
        .I3(\align_len_reg[14] [30]),
        .I4(\align_len_reg[14] [33]),
        .O(invalid_len_event0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    invalid_len_event_i_3
       (.I0(rreq_handling_reg),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(fifo_rreq_valid_buf));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(sect_cnt_reg[18]),
        .O(empty_n_tmp_reg_2[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[17]),
        .I1(\end_addr_buf_reg[31] [17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [16]),
        .I5(sect_cnt_reg[16]),
        .O(empty_n_tmp_reg_2[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(sect_cnt_reg[13]),
        .I5(\end_addr_buf_reg[31] [13]),
        .O(empty_n_tmp_reg_2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(sect_cnt_reg[11]),
        .I1(\end_addr_buf_reg[31] [11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(sect_cnt_reg[10]),
        .O(empty_n_tmp_reg_1[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(sect_cnt_reg[8]),
        .I1(\end_addr_buf_reg[31] [8]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [7]),
        .I5(sect_cnt_reg[7]),
        .O(empty_n_tmp_reg_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(sect_cnt_reg[5]),
        .I1(\end_addr_buf_reg[31] [5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [4]),
        .I5(sect_cnt_reg[4]),
        .O(empty_n_tmp_reg_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[1]),
        .I3(\end_addr_buf_reg[31] [1]),
        .I4(sect_cnt_reg[0]),
        .I5(\end_addr_buf_reg[31] [0]),
        .O(empty_n_tmp_reg_1[0]));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][38]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][44]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(\align_len_reg[14] [33]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(\align_len_reg[14] [32]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(\align_len_reg[14] [31]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(\align_len_reg[14] [30]),
        .O(\align_len_reg[9] [0]));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push_0),
        .I3(empty_n_tmp_i_1_n_2),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_tmp_i_1_n_2),
        .I2(push_0),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_tmp_i_1_n_2),
        .I2(push_0),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\align_len_reg[14] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\align_len_reg[14] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\align_len_reg[14] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\align_len_reg[14] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\align_len_reg[14] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\align_len_reg[14] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\align_len_reg[14] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\align_len_reg[14] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\align_len_reg[14] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\align_len_reg[14] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\align_len_reg[14] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\align_len_reg[14] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\align_len_reg[14] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\align_len_reg[14] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\align_len_reg[14] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\align_len_reg[14] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\align_len_reg[14] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\align_len_reg[14] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\align_len_reg[14] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\align_len_reg[14] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\align_len_reg[14] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\align_len_reg[14] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\align_len_reg[14] [2]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][38]_srl5_n_2 ),
        .Q(\align_len_reg[14] [30]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(\align_len_reg[14] [31]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\align_len_reg[14] [3]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(\align_len_reg[14] [32]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][44]_srl5_n_2 ),
        .Q(\align_len_reg[14] [33]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\align_len_reg[14] [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\align_len_reg[14] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\align_len_reg[14] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\align_len_reg[14] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\align_len_reg[14] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\align_len_reg[14] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFF00FF54)) 
    \sect_cnt[0]_i_1__0 
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(fifo_rreq_valid_buf_reg_0),
        .I3(p_23_in),
        .I4(rreq_handling_reg),
        .O(sect_cnt_reg_0__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7__0 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_rreq),
        .O(\sect_cnt[0]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__0_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__0_n_2 ,\sect_cnt_reg[0]_i_2__0_n_3 ,\sect_cnt_reg[0]_i_2__0_n_4 ,\sect_cnt_reg[0]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__0_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__0_n_2 ,\sect_cnt[0]_i_5__0_n_2 ,\sect_cnt[0]_i_6__0_n_2 ,\sect_cnt[0]_i_7__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__0 
       (.CI(\sect_cnt_reg[8]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1__0_n_2 ,\sect_cnt_reg[12]_i_1__0_n_3 ,\sect_cnt_reg[12]_i_1__0_n_4 ,\sect_cnt_reg[12]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__0_n_2 ,\sect_cnt[12]_i_3__0_n_2 ,\sect_cnt[12]_i_4__0_n_2 ,\sect_cnt[12]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__0 
       (.CI(\sect_cnt_reg[12]_i_1__0_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__0_n_3 ,\sect_cnt_reg[16]_i_1__0_n_4 ,\sect_cnt_reg[16]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2__0_n_2 ,\sect_cnt[16]_i_3__0_n_2 ,\sect_cnt[16]_i_4__0_n_2 ,\sect_cnt[16]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__0 
       (.CI(\sect_cnt_reg[0]_i_2__0_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1__0_n_2 ,\sect_cnt_reg[4]_i_1__0_n_3 ,\sect_cnt_reg[4]_i_1__0_n_4 ,\sect_cnt_reg[4]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__0_n_2 ,\sect_cnt[4]_i_3__0_n_2 ,\sect_cnt[4]_i_4__0_n_2 ,\sect_cnt[4]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__0 
       (.CI(\sect_cnt_reg[4]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1__0_n_2 ,\sect_cnt_reg[8]_i_1__0_n_3 ,\sect_cnt_reg[8]_i_1__0_n_4 ,\sect_cnt_reg[8]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__0_n_2 ,\sect_cnt[8]_i_3__0_n_2 ,\sect_cnt[8]_i_4__0_n_2 ,\sect_cnt[8]_i_5__0_n_2 }));
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(rreq_handling_reg),
        .I1(p_13_in),
        .I2(empty_n_tmp_reg_0),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(p_23_in));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1
   (burst_valid,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    SR,
    in,
    fifo_burst_ready,
    ap_rst_n_0,
    ap_clk,
    Q,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    E,
    wrreq,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_AXI_Lite_RGB_1_N_WLAST,
    ap_rst_n);
  output burst_valid;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [0:0]SR;
  output [3:0]in;
  output fifo_burst_ready;
  input ap_rst_n_0;
  input ap_clk;
  input [9:0]Q;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  input [0:0]E;
  input wrreq;
  input m_axi_AXI_Lite_RGB_1_N_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_AXI_Lite_RGB_1_N_WLAST;
  input ap_rst_n;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__0_n_2;
  wire fifo_burst_ready;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2__6_n_2;
  wire full_n_tmp_i_3__2_n_2;
  wire [3:0]in;
  wire m_axi_AXI_Lite_RGB_1_N_WLAST;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[2]_i_2__0_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire [3:0]q;
  wire rdreq;
  wire wrreq;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(rdreq),
        .I1(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00004100)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(q[0]),
        .I3(E),
        .I4(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ),
        .O(rdreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[2]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [2]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [4]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [7]),
        .I4(\bus_equal_gen.len_cnt_reg[7] [5]),
        .I5(\bus_equal_gen.len_cnt_reg[7] [6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [3]),
        .I2(q[1]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(rdreq),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(Q[9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(Q[8]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(Q[5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(Q[6]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(wrreq),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout[2]_i_2__0_n_2 ),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_tmp_i_1__0
       (.I0(rdreq),
        .I1(burst_valid),
        .O(empty_n_tmp_i_1__0_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1__0_n_2),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
    full_n_tmp_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_tmp_i_2__6_n_2),
        .I2(full_n_tmp_i_3__2_n_2),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(\pout[2]_i_2__0_n_2 ),
        .O(full_n_tmp_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    full_n_tmp_i_2__6
       (.I0(rdreq),
        .I1(burst_valid),
        .I2(wrreq),
        .I3(data_vld_reg_n_2),
        .O(full_n_tmp_i_2__6_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_tmp_i_3__2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_3__2_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hF00FFF0F0FE000E0)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout[2]_i_2__0_n_2 ),
        .I3(wrreq),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7CF0830F7CF0800)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wrreq),
        .I2(\pout[2]_i_2__0_n_2 ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFCF08000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(wrreq),
        .I2(\pout[2]_i_2__0_n_2 ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \pout[2]_i_2__0 
       (.I0(rdreq),
        .I1(burst_valid),
        .I2(data_vld_reg_n_2),
        .O(\pout[2]_i_2__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1__0_n_2),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1__0_n_2),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1__0_n_2),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1__0_n_2),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(q[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3
   (rdreq28_out,
    last_sect_buf,
    wrreq,
    push,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    wreq_handling_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    empty_n_tmp_reg_0,
    E,
    \align_len_reg[31] ,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_0,
    ap_clk,
    Q,
    sect_cnt_reg,
    wreq_handling_reg_0,
    CO,
    fifo_wreq_valid,
    fifo_wreq_valid_buf_reg,
    next_resp,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    full_n_tmp_reg_0,
    \throttl_cnt_reg[7]_0 ,
    ap_rst_n,
    in,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \start_addr_buf_reg[31] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] );
  output rdreq28_out;
  output last_sect_buf;
  output wrreq;
  output push;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output wreq_handling_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]SR;
  output empty_n_tmp_reg_0;
  output [0:0]E;
  output \align_len_reg[31] ;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n_0;
  input ap_clk;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input fifo_wreq_valid;
  input fifo_wreq_valid_buf_reg;
  input next_resp;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[1] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input full_n_tmp_reg_0;
  input \throttl_cnt_reg[7]_0 ;
  input ap_rst_n;
  input [0:0]in;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\start_addr_buf_reg[31] ;
  input \sect_len_buf_reg[7] ;
  input \sect_len_buf_reg[4] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_awdata1;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_2 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__3_n_2;
  wire empty_n_tmp_reg_0;
  wire fifo_burst_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2__3_n_2;
  wire full_n_tmp_reg_0;
  wire [0:0]in;
  wire last_sect_buf;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_resp;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire \pout[3]_i_3_n_2 ;
  wire \pout[3]_i_4_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \q[1]_i_1_n_2 ;
  wire rdreq28_out;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_cnt[0]_i_3_n_2 ;
  wire \sect_cnt[0]_i_4_n_2 ;
  wire \sect_cnt[0]_i_5_n_2 ;
  wire \sect_cnt[0]_i_6_n_2 ;
  wire \sect_cnt[0]_i_7_n_2 ;
  wire \sect_cnt[12]_i_2_n_2 ;
  wire \sect_cnt[12]_i_3_n_2 ;
  wire \sect_cnt[12]_i_4_n_2 ;
  wire \sect_cnt[12]_i_5_n_2 ;
  wire \sect_cnt[16]_i_2_n_2 ;
  wire \sect_cnt[16]_i_3_n_2 ;
  wire \sect_cnt[16]_i_4_n_2 ;
  wire \sect_cnt[16]_i_5_n_2 ;
  wire \sect_cnt[4]_i_2_n_2 ;
  wire \sect_cnt[4]_i_3_n_2 ;
  wire \sect_cnt[4]_i_4_n_2 ;
  wire \sect_cnt[4]_i_5_n_2 ;
  wire \sect_cnt[8]_i_2_n_2 ;
  wire \sect_cnt[8]_i_3_n_2 ;
  wire \sect_cnt[8]_i_4_n_2 ;
  wire \sect_cnt[8]_i_5_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_2 ;
  wire \sect_cnt_reg[0]_i_2_n_3 ;
  wire \sect_cnt_reg[0]_i_2_n_4 ;
  wire \sect_cnt_reg[0]_i_2_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_2 ;
  wire \sect_cnt_reg[12]_i_1_n_3 ;
  wire \sect_cnt_reg[12]_i_1_n_4 ;
  wire \sect_cnt_reg[12]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_3 ;
  wire \sect_cnt_reg[16]_i_1_n_4 ;
  wire \sect_cnt_reg[16]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1_n_2 ;
  wire \sect_cnt_reg[4]_i_1_n_3 ;
  wire \sect_cnt_reg[4]_i_1_n_4 ;
  wire \sect_cnt_reg[4]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_2 ;
  wire \sect_cnt_reg[8]_i_1_n_3 ;
  wire \sect_cnt_reg[8]_i_1_n_4 ;
  wire \sect_cnt_reg[8]_i_1_n_5 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wrreq;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT3 #(
    .INIT(8'h8F)) 
    \align_len[31]_i_3 
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(wreq_handling_reg_0),
        .O(\align_len_reg[31] ));
  LUT5 #(
    .INIT(32'h0000CE00)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(wrreq),
        .I2(\throttl_cnt_reg[7]_0 ),
        .I3(ap_rst_n),
        .I4(in),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .I2(\throttl_cnt_reg[7] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .O(wrreq));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(full_n),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_0),
        .I4(wrreq),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__0
       (.I0(wrreq),
        .I1(\pout[3]_i_3_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_tmp_i_1__3
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_tmp_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_tmp_i_1__6
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(empty_n_tmp_reg_0));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__3_n_2),
        .Q(need_wrsp),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .I4(fifo_wreq_valid_buf_reg),
        .O(rdreq28_out));
  LUT5 #(
    .INIT(32'hFBFBBBFB)) 
    full_n_tmp_i_1
       (.I0(full_n_tmp_i_2__3_n_2),
        .I1(ap_rst_n),
        .I2(data_vld_reg_n_2),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(full_n_tmp_i_1_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    full_n_tmp_i_2__3
       (.I0(full_n),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[0]),
        .I5(\pout[3]_i_4_n_2 ),
        .O(full_n_tmp_i_2__3_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(full_n),
        .R(1'b0));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(wrreq),
        .CLK(ap_clk),
        .D(aw2b_awdata1),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata1));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(wrreq),
        .I4(pout_reg__0[0]),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(wrreq),
        .I4(\q[1]_i_1_n_2 ),
        .I5(data_vld_reg_n_2),
        .O(\pout[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \pout[2]_i_2 
       (.I0(next_resp),
        .I1(aw2b_bdata[1]),
        .I2(aw2b_bdata[0]),
        .I3(need_wrsp),
        .I4(full_n_tmp_reg_0),
        .O(push));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(wrreq),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_2),
        .I4(\pout[3]_i_3_n_2 ),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[0]),
        .I2(\pout[3]_i_4_n_2 ),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(wrreq),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_2),
        .O(\pout[3]_i_4_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_0));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(\q[1]_i_1_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_2 ),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_2 ),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\start_addr_buf_reg[31] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(Q[0]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(Q[3]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(Q[2]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6 
       (.I0(Q[1]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(rdreq28_out),
        .O(\sect_cnt[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(Q[15]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(Q[14]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(Q[13]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(Q[12]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(Q[19]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(Q[18]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(Q[17]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(Q[16]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(Q[7]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(Q[6]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(Q[5]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(Q[4]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(Q[11]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(Q[10]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(Q[9]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(Q[8]),
        .I1(rdreq28_out),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_2 ,\sect_cnt_reg[0]_i_2_n_3 ,\sect_cnt_reg[0]_i_2_n_4 ,\sect_cnt_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4_n_2 ,\sect_cnt[0]_i_5_n_2 ,\sect_cnt[0]_i_6_n_2 ,\sect_cnt[0]_i_7_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1_n_2 ,\sect_cnt_reg[12]_i_1_n_3 ,\sect_cnt_reg[12]_i_1_n_4 ,\sect_cnt_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_2 ,\sect_cnt[12]_i_3_n_2 ,\sect_cnt[12]_i_4_n_2 ,\sect_cnt[12]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_3 ,\sect_cnt_reg[16]_i_1_n_4 ,\sect_cnt_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2_n_2 ,\sect_cnt[16]_i_3_n_2 ,\sect_cnt[16]_i_4_n_2 ,\sect_cnt[16]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1_n_2 ,\sect_cnt_reg[4]_i_1_n_3 ,\sect_cnt_reg[4]_i_1_n_4 ,\sect_cnt_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_2 ,\sect_cnt[4]_i_3_n_2 ,\sect_cnt[4]_i_4_n_2 ,\sect_cnt[4]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1_n_2 ,\sect_cnt_reg[8]_i_1_n_3 ,\sect_cnt_reg[8]_i_1_n_4 ,\sect_cnt_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_2 ,\sect_cnt[8]_i_3_n_2 ,\sect_cnt[8]_i_4_n_2 ,\sect_cnt[8]_i_5_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h1000F0F0)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(wreq_handling_reg_0),
        .I3(wrreq),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5
   (empty_n_tmp_reg_0,
    \rdata_data_reg[3] ,
    next_resp0,
    m_axi_AXI_Lite_RGB_1_N_BREADY,
    ap_NS_fsm,
    ap_rst_n_0,
    ap_clk,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    push,
    \ap_CS_fsm_reg[7] ,
    m_axi_AXI_Lite_RGB_1_N_BVALID,
    ap_start,
    \ap_CS_fsm_reg[6] ,
    ap_rst_n);
  output empty_n_tmp_reg_0;
  output \rdata_data_reg[3] ;
  output next_resp0;
  output m_axi_AXI_Lite_RGB_1_N_BREADY;
  output [1:0]ap_NS_fsm;
  input ap_rst_n_0;
  input ap_clk;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  input push;
  input [1:0]\ap_CS_fsm_reg[7] ;
  input m_axi_AXI_Lite_RGB_1_N_BVALID;
  input ap_start;
  input \ap_CS_fsm_reg[6] ;
  input ap_rst_n;

  wire I_BREADY;
  wire \ap_CS_fsm_reg[6] ;
  wire [1:0]\ap_CS_fsm_reg[7] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__1_n_2;
  wire empty_n_tmp_reg_0;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2__0_n_2;
  wire full_n_tmp_i_3__1_n_2;
  wire full_n_tmp_i_4__1_n_2;
  wire m_axi_AXI_Lite_RGB_1_N_BREADY;
  wire m_axi_AXI_Lite_RGB_1_N_BVALID;
  wire next_resp0;
  wire \pout[0]_i_1__2_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[2]_i_3_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire \rdata_data_reg[3] ;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(empty_n_tmp_reg_0),
        .I1(\ap_CS_fsm_reg[7] [1]),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[7] [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(empty_n_tmp_reg_0),
        .I1(\ap_CS_fsm_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(full_n_tmp_i_4__1_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_tmp_i_1__1
       (.I0(data_vld_reg_n_2),
        .I1(\ap_CS_fsm_reg[7] [1]),
        .I2(empty_n_tmp_reg_0),
        .O(empty_n_tmp_i_1__1_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__1_n_2),
        .Q(empty_n_tmp_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_tmp_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_tmp_i_2__0_n_2),
        .I2(full_n_tmp_i_3__1_n_2),
        .I3(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .I4(ap_rst_n),
        .I5(full_n_tmp_i_4__1_n_2),
        .O(full_n_tmp_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_tmp_i_2__0
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_tmp_i_3__1
       (.I0(push),
        .I1(\ap_CS_fsm_reg[7] [1]),
        .I2(empty_n_tmp_reg_0),
        .I3(data_vld_reg_n_2),
        .O(full_n_tmp_i_3__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_tmp_i_4__1
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_tmp_reg_0),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .O(full_n_tmp_i_4__1_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    next_resp_i_1
       (.I0(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .I1(m_axi_AXI_Lite_RGB_1_N_BVALID),
        .O(next_resp0));
  LUT6 #(
    .INIT(64'h9F609F609F609F20)) 
    \pout[0]_i_1__2 
       (.I0(push),
        .I1(\pout[2]_i_3_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hDFBF2040DFBF2000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFBF20000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_3 
       (.I0(\ap_CS_fsm_reg[7] [1]),
        .I1(empty_n_tmp_reg_0),
        .O(\pout[2]_i_3_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata_data[3]_i_2 
       (.I0(I_BREADY),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I5(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .O(\rdata_data_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[3]_i_3 
       (.I0(empty_n_tmp_reg_0),
        .I1(\ap_CS_fsm_reg[7] [1]),
        .O(I_BREADY));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8
   (\could_multi_bursts.araddr_buf_reg[2] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    SR,
    ap_clk,
    p_13_in,
    Q,
    beat_valid,
    \could_multi_bursts.sect_handling_reg ,
    throttl_cnt,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_rst_n);
  output \could_multi_bursts.araddr_buf_reg[2] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input p_13_in;
  input [0:0]Q;
  input beat_valid;
  input \could_multi_bursts.sect_handling_reg ;
  input throttl_cnt;
  input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input ap_rst_n;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf_reg[2] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__2_n_2;
  wire empty_n_tmp_reg_n_2;
  wire full_n;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2__4_n_2;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire p_13_in;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire \pout[3]_i_3__0_n_2 ;
  wire \pout[3]_i_4__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire throttl_cnt;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(full_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(throttl_cnt),
        .I3(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(full_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.araddr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(p_13_in),
        .I1(\pout[3]_i_3__0_n_2 ),
        .I2(beat_valid),
        .I3(Q),
        .I4(empty_n_tmp_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_tmp_i_1__2
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_tmp_reg_n_2),
        .I2(Q),
        .I3(beat_valid),
        .O(empty_n_tmp_i_1__2_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__2_n_2),
        .Q(empty_n_tmp_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFFFFBBBBBBBB)) 
    full_n_tmp_i_1
       (.I0(full_n_tmp_i_2__4_n_2),
        .I1(ap_rst_n),
        .I2(beat_valid),
        .I3(Q),
        .I4(empty_n_tmp_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(full_n_tmp_i_1_n_2));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_tmp_i_2__4
       (.I0(full_n),
        .I1(\pout[3]_i_4__0_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_tmp_i_2__4_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_4__0_n_2 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_4__0_n_2 ),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h0080808044848484)) 
    \pout[3]_i_1__0 
       (.I0(p_13_in),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_tmp_reg_n_2),
        .I3(Q),
        .I4(beat_valid),
        .I5(\pout[3]_i_3__0_n_2 ),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4__0_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4__0 
       (.I0(p_13_in),
        .I1(empty_n_tmp_reg_n_2),
        .I2(Q),
        .I3(beat_valid),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_4__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_read" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read
   (m_axi_AXI_Lite_RGB_1_N_RREADY,
    ARVALID_Dummy,
    throttl_cnt1,
    Q,
    m_axi_AXI_Lite_RGB_1_N_ARVALID,
    \could_multi_bursts.araddr_buf_reg[2]_0 ,
    s_ready_t_reg,
    m_axi_AXI_Lite_RGB_1_N_ARADDR,
    \throttl_cnt_reg[2] ,
    AXI_Lite_RGB_1_N_ARREADY,
    \rgb1_in_addr_read_reg_233_reg[23] ,
    ap_clk,
    m_axi_AXI_Lite_RGB_1_N_RDATA,
    m_axi_AXI_Lite_RGB_1_N_RRESP,
    m_axi_AXI_Lite_RGB_1_N_RLAST,
    m_axi_AXI_Lite_RGB_1_N_RVALID,
    SR,
    throttl_cnt,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    push_0,
    p_13_in,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    in);
  output m_axi_AXI_Lite_RGB_1_N_RREADY;
  output ARVALID_Dummy;
  output throttl_cnt1;
  output [3:0]Q;
  output m_axi_AXI_Lite_RGB_1_N_ARVALID;
  output \could_multi_bursts.araddr_buf_reg[2]_0 ;
  output [0:0]s_ready_t_reg;
  output [29:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  output [0:0]\throttl_cnt_reg[2] ;
  output AXI_Lite_RGB_1_N_ARREADY;
  output [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  input ap_clk;
  input [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  input m_axi_AXI_Lite_RGB_1_N_RLAST;
  input m_axi_AXI_Lite_RGB_1_N_RVALID;
  input [0:0]SR;
  input throttl_cnt;
  input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  input push_0;
  input p_13_in;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input [29:0]in;

  wire ARVALID_Dummy;
  wire AXI_Lite_RGB_1_N_ARREADY;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_2_[5] ;
  wire \beat_len_buf_reg_n_2_[6] ;
  wire \beat_len_buf_reg_n_2_[7] ;
  wire \beat_len_buf_reg_n_2_[8] ;
  wire \beat_len_buf_reg_n_2_[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_8_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_9_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_6_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_6_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_6_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_6_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_6_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire \could_multi_bursts.arlen_buf[0]_i_1_n_2 ;
  wire \could_multi_bursts.arlen_buf[1]_i_1_n_2 ;
  wire \could_multi_bursts.arlen_buf[2]_i_1_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_1_n_2 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_i_1_n_2 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_2 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[12] ;
  wire \end_addr_buf_reg_n_2_[13] ;
  wire \end_addr_buf_reg_n_2_[14] ;
  wire \end_addr_buf_reg_n_2_[15] ;
  wire \end_addr_buf_reg_n_2_[16] ;
  wire \end_addr_buf_reg_n_2_[17] ;
  wire \end_addr_buf_reg_n_2_[18] ;
  wire \end_addr_buf_reg_n_2_[19] ;
  wire \end_addr_buf_reg_n_2_[20] ;
  wire \end_addr_buf_reg_n_2_[21] ;
  wire \end_addr_buf_reg_n_2_[22] ;
  wire \end_addr_buf_reg_n_2_[23] ;
  wire \end_addr_buf_reg_n_2_[24] ;
  wire \end_addr_buf_reg_n_2_[25] ;
  wire \end_addr_buf_reg_n_2_[26] ;
  wire \end_addr_buf_reg_n_2_[27] ;
  wire \end_addr_buf_reg_n_2_[28] ;
  wire \end_addr_buf_reg_n_2_[29] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[30] ;
  wire \end_addr_buf_reg_n_2_[31] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire fifo_rctl_n_3;
  wire fifo_rdata_n_10;
  wire fifo_rdata_n_11;
  wire fifo_rdata_n_12;
  wire fifo_rdata_n_13;
  wire fifo_rdata_n_14;
  wire fifo_rdata_n_15;
  wire fifo_rdata_n_16;
  wire fifo_rdata_n_17;
  wire fifo_rdata_n_18;
  wire fifo_rdata_n_19;
  wire fifo_rdata_n_20;
  wire fifo_rdata_n_21;
  wire fifo_rdata_n_22;
  wire fifo_rdata_n_23;
  wire fifo_rdata_n_24;
  wire fifo_rdata_n_25;
  wire fifo_rdata_n_26;
  wire fifo_rdata_n_27;
  wire fifo_rdata_n_28;
  wire fifo_rdata_n_29;
  wire fifo_rdata_n_30;
  wire fifo_rdata_n_5;
  wire fifo_rdata_n_7;
  wire fifo_rdata_n_8;
  wire fifo_rdata_n_9;
  wire [44:38]fifo_rreq_data;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire if_read;
  wire [29:0]in;
  wire invalid_len_event;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire m_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_RDATA;
  wire m_axi_AXI_Lite_RGB_1_N_RLAST;
  wire m_axi_AXI_Lite_RGB_1_N_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_1_N_RRESP;
  wire m_axi_AXI_Lite_RGB_1_N_RVALID;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__0_n_8;
  wire minusOp_carry__0_n_9;
  wire minusOp_carry__1_n_9;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire minusOp_carry_n_8;
  wire next_rreq;
  wire p_13_in;
  wire p_23_in;
  wire [5:0]plusOp__1;
  wire push_0;
  wire [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  wire rreq_handling_i_1_n_2;
  wire rreq_handling_reg_n_2;
  wire [23:0]s_data;
  wire s_ready;
  wire [0:0]s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1__0_n_2 ;
  wire \sect_addr_buf[11]_i_1__0_n_2 ;
  wire \sect_addr_buf[11]_i_2__0_n_2 ;
  wire \sect_addr_buf[12]_i_1__0_n_2 ;
  wire \sect_addr_buf[13]_i_1__0_n_2 ;
  wire \sect_addr_buf[14]_i_1__0_n_2 ;
  wire \sect_addr_buf[15]_i_1__0_n_2 ;
  wire \sect_addr_buf[16]_i_1__0_n_2 ;
  wire \sect_addr_buf[17]_i_1__0_n_2 ;
  wire \sect_addr_buf[18]_i_1__0_n_2 ;
  wire \sect_addr_buf[19]_i_1__0_n_2 ;
  wire \sect_addr_buf[20]_i_1__0_n_2 ;
  wire \sect_addr_buf[21]_i_1__0_n_2 ;
  wire \sect_addr_buf[22]_i_1__0_n_2 ;
  wire \sect_addr_buf[23]_i_1__0_n_2 ;
  wire \sect_addr_buf[24]_i_1__0_n_2 ;
  wire \sect_addr_buf[25]_i_1__0_n_2 ;
  wire \sect_addr_buf[26]_i_1__0_n_2 ;
  wire \sect_addr_buf[27]_i_1__0_n_2 ;
  wire \sect_addr_buf[28]_i_1__0_n_2 ;
  wire \sect_addr_buf[29]_i_1__0_n_2 ;
  wire \sect_addr_buf[2]_i_1__0_n_2 ;
  wire \sect_addr_buf[30]_i_1__0_n_2 ;
  wire \sect_addr_buf[31]_i_1__0_n_2 ;
  wire \sect_addr_buf[3]_i_1__0_n_2 ;
  wire \sect_addr_buf[4]_i_1__0_n_2 ;
  wire \sect_addr_buf[5]_i_1__0_n_2 ;
  wire \sect_addr_buf[6]_i_1__0_n_2 ;
  wire \sect_addr_buf[7]_i_1__0_n_2 ;
  wire \sect_addr_buf[8]_i_1__0_n_2 ;
  wire \sect_addr_buf[9]_i_1__0_n_2 ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_len_buf[0]_i_1__0_n_2 ;
  wire \sect_len_buf[1]_i_1__0_n_2 ;
  wire \sect_len_buf[2]_i_1__0_n_2 ;
  wire \sect_len_buf[3]_i_1__0_n_2 ;
  wire \sect_len_buf[4]_i_1__0_n_2 ;
  wire \sect_len_buf[5]_i_1__0_n_2 ;
  wire \sect_len_buf[6]_i_1__0_n_2 ;
  wire \sect_len_buf[7]_i_1__0_n_2 ;
  wire \sect_len_buf[8]_i_1__0_n_2 ;
  wire \sect_len_buf[9]_i_2__0_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire throttl_cnt;
  wire throttl_cnt1;
  wire [0:0]\throttl_cnt_reg[2] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__1_O_UNCONNECTED;

  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_9),
        .Q(\align_len_reg_n_2_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_8),
        .Q(\align_len_reg_n_2_[11] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_7),
        .Q(\align_len_reg_n_2_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_6),
        .Q(\align_len_reg_n_2_[14] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__1_n_9),
        .Q(\align_len_reg_n_2_[31] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_8),
        .Q(\align_len_reg_n_2_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_7),
        .Q(\align_len_reg_n_2_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_6),
        .Q(\align_len_reg_n_2_[9] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(\beat_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(\beat_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(\beat_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(\beat_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(\beat_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_30),
        .Q(s_data[0]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_20),
        .Q(s_data[10]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_19),
        .Q(s_data[11]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_18),
        .Q(s_data[12]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_17),
        .Q(s_data[13]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_16),
        .Q(s_data[14]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_15),
        .Q(s_data[15]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_14),
        .Q(s_data[16]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_13),
        .Q(s_data[17]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_12),
        .Q(s_data[18]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_11),
        .Q(s_data[19]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_29),
        .Q(s_data[1]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_10),
        .Q(s_data[20]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_9),
        .Q(s_data[21]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_8),
        .Q(s_data[22]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_7),
        .Q(s_data[23]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_28),
        .Q(s_data[2]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_27),
        .Q(s_data[3]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_26),
        .Q(s_data[4]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_25),
        .Q(s_data[5]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_24),
        .Q(s_data[6]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_23),
        .Q(s_data[7]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_22),
        .Q(s_data[8]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_21),
        .Q(s_data[9]),
        .R(SR));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rdata_n_5),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_3),
        .Q(ARVALID_Dummy),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_6_n_9 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_6_n_8 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_6_n_7 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_8 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_9 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_AXI_Lite_RGB_1_N_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[12]_i_3_n_2 ,\could_multi_bursts.araddr_buf[12]_i_4_n_2 ,\could_multi_bursts.araddr_buf[12]_i_5_n_2 ,\could_multi_bursts.araddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[16]_i_3_n_2 ,\could_multi_bursts.araddr_buf[16]_i_4_n_2 ,\could_multi_bursts.araddr_buf[16]_i_5_n_2 ,\could_multi_bursts.araddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[20]_i_3_n_2 ,\could_multi_bursts.araddr_buf[20]_i_4_n_2 ,\could_multi_bursts.araddr_buf[20]_i_5_n_2 ,\could_multi_bursts.araddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[24]_i_3_n_2 ,\could_multi_bursts.araddr_buf[24]_i_4_n_2 ,\could_multi_bursts.araddr_buf[24]_i_5_n_2 ,\could_multi_bursts.araddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[28]_i_3_n_2 ,\could_multi_bursts.araddr_buf[28]_i_4_n_2 ,\could_multi_bursts.araddr_buf[28]_i_5_n_2 ,\could_multi_bursts.araddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_6_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_6_n_7 ,\could_multi_bursts.araddr_buf_reg[31]_i_6_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_6_n_9 }),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_7_n_2 ,\could_multi_bursts.araddr_buf[31]_i_8_n_2 ,\could_multi_bursts.araddr_buf[31]_i_9_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_AXI_Lite_RGB_1_N_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_AXI_Lite_RGB_1_N_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .S({\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_AXI_Lite_RGB_1_N_ARADDR[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(p_13_in),
        .I1(fifo_rreq_n_3),
        .I2(\sect_len_buf_reg_n_2_[0] ),
        .O(\could_multi_bursts.arlen_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(p_13_in),
        .I1(fifo_rreq_n_3),
        .I2(\sect_len_buf_reg_n_2_[1] ),
        .O(\could_multi_bursts.arlen_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(p_13_in),
        .I1(fifo_rreq_n_3),
        .I2(\sect_len_buf_reg_n_2_[2] ),
        .O(\could_multi_bursts.arlen_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(p_13_in),
        .I1(fifo_rreq_n_3),
        .I2(\sect_len_buf_reg_n_2_[3] ),
        .O(\could_multi_bursts.arlen_buf[3]_i_1_n_2 ));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\could_multi_bursts.arlen_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\could_multi_bursts.arlen_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\could_multi_bursts.arlen_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\could_multi_bursts.arlen_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(plusOp__1[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_23_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(plusOp__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(p_13_in),
        .I1(fifo_rreq_n_3),
        .I2(\could_multi_bursts.sect_handling_reg_n_2 ),
        .I3(rreq_handling_reg_n_2),
        .O(\could_multi_bursts.sect_handling_i_1_n_2 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_2 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(\end_addr_buf[2]_i_1__0_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_2 ),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_9),
        .Q(\end_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_8),
        .Q(\end_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_4__0_n_2));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8 fifo_rctl
       (.Q(data_pack),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_3),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (ARVALID_Dummy),
        .\could_multi_bursts.araddr_buf_reg[2] (\could_multi_bursts.araddr_buf_reg[2]_0 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_2 ),
        .m_axi_AXI_Lite_RGB_1_N_ARREADY(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .p_13_in(p_13_in),
        .throttl_cnt(throttl_cnt));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1 fifo_rdata
       (.E(if_read),
        .Q({data_pack,fifo_rdata_n_7,fifo_rdata_n_8,fifo_rdata_n_9,fifo_rdata_n_10,fifo_rdata_n_11,fifo_rdata_n_12,fifo_rdata_n_13,fifo_rdata_n_14,fifo_rdata_n_15,fifo_rdata_n_16,fifo_rdata_n_17,fifo_rdata_n_18,fifo_rdata_n_19,fifo_rdata_n_20,fifo_rdata_n_21,fifo_rdata_n_22,fifo_rdata_n_23,fifo_rdata_n_24,fifo_rdata_n_25,fifo_rdata_n_26,fifo_rdata_n_27,fifo_rdata_n_28,fifo_rdata_n_29,fifo_rdata_n_30}),
        .SR(SR),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (fifo_rdata_n_5),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_AXI_Lite_RGB_1_N_RDATA(m_axi_AXI_Lite_RGB_1_N_RDATA),
        .m_axi_AXI_Lite_RGB_1_N_RLAST(m_axi_AXI_Lite_RGB_1_N_RLAST),
        .m_axi_AXI_Lite_RGB_1_N_RREADY(m_axi_AXI_Lite_RGB_1_N_RREADY),
        .m_axi_AXI_Lite_RGB_1_N_RRESP(m_axi_AXI_Lite_RGB_1_N_RRESP),
        .m_axi_AXI_Lite_RGB_1_N_RVALID(m_axi_AXI_Lite_RGB_1_N_RVALID),
        .s_ready(s_ready));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0 fifo_rreq
       (.AXI_Lite_RGB_1_N_ARREADY(AXI_Lite_RGB_1_N_ARREADY),
        .CO(last_sect),
        .E(align_len),
        .O({fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55}),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .S({fifo_rreq_n_6,fifo_rreq_n_7}),
        .SR(SR),
        .\align_len_reg[14] ({fifo_rreq_data[44],fifo_rreq_data[41],fifo_rreq_data[39:38],fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41}),
        .\align_len_reg[9] ({fifo_rreq_n_42,fifo_rreq_n_43}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_2 ),
        .empty_n_tmp_reg_0(fifo_rreq_n_3),
        .empty_n_tmp_reg_1({fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47}),
        .empty_n_tmp_reg_2({fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50}),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_2_[31] ,\end_addr_buf_reg_n_2_[30] ,\end_addr_buf_reg_n_2_[29] ,\end_addr_buf_reg_n_2_[28] ,\end_addr_buf_reg_n_2_[27] ,\end_addr_buf_reg_n_2_[26] ,\end_addr_buf_reg_n_2_[25] ,\end_addr_buf_reg_n_2_[24] ,\end_addr_buf_reg_n_2_[23] ,\end_addr_buf_reg_n_2_[22] ,\end_addr_buf_reg_n_2_[21] ,\end_addr_buf_reg_n_2_[20] ,\end_addr_buf_reg_n_2_[19] ,\end_addr_buf_reg_n_2_[18] ,\end_addr_buf_reg_n_2_[17] ,\end_addr_buf_reg_n_2_[16] ,\end_addr_buf_reg_n_2_[15] ,\end_addr_buf_reg_n_2_[14] ,\end_addr_buf_reg_n_2_[13] ,\end_addr_buf_reg_n_2_[12] }),
        .fifo_rreq_valid_buf_reg(fifo_rreq_n_73),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_valid_buf_reg_n_2),
        .in(in),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_72),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_23_in(p_23_in),
        .push_0(push_0),
        .rreq_handling_reg(rreq_handling_reg_n_2),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\sect_cnt_reg[19] ({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59}),
        .\sect_cnt_reg_0__s_port_] (fifo_rreq_n_51),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_73),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(sect_cnt_reg[19]),
        .I2(\start_addr_buf_reg_n_2_[30] ),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[15]),
        .I1(\start_addr_buf_reg_n_2_[27] ),
        .I2(sect_cnt_reg[16]),
        .I3(\start_addr_buf_reg_n_2_[28] ),
        .I4(\start_addr_buf_reg_n_2_[29] ),
        .I5(sect_cnt_reg[17]),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(\start_addr_buf_reg_n_2_[24] ),
        .I4(sect_cnt_reg[13]),
        .I5(\start_addr_buf_reg_n_2_[25] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt_reg[9]),
        .I1(\start_addr_buf_reg_n_2_[21] ),
        .I2(sect_cnt_reg[10]),
        .I3(\start_addr_buf_reg_n_2_[22] ),
        .I4(\start_addr_buf_reg_n_2_[23] ),
        .I5(sect_cnt_reg[11]),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt_reg[7]),
        .I1(\start_addr_buf_reg_n_2_[19] ),
        .I2(sect_cnt_reg[6]),
        .I3(\start_addr_buf_reg_n_2_[18] ),
        .I4(\start_addr_buf_reg_n_2_[20] ),
        .I5(sect_cnt_reg[8]),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt_reg[4]),
        .I1(\start_addr_buf_reg_n_2_[16] ),
        .I2(sect_cnt_reg[3]),
        .I3(\start_addr_buf_reg_n_2_[15] ),
        .I4(\start_addr_buf_reg_n_2_[17] ),
        .I5(sect_cnt_reg[5]),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[1]),
        .I3(\start_addr_buf_reg_n_2_[13] ),
        .I4(sect_cnt_reg[0]),
        .I5(\start_addr_buf_reg_n_2_[12] ),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_72),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50}));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0
       (.I0(ARVALID_Dummy),
        .I1(throttl_cnt),
        .O(m_axi_AXI_Lite_RGB_1_N_ARVALID));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_2,minusOp_carry_n_3,minusOp_carry_n_4,minusOp_carry_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[39:38],1'b0,1'b0}),
        .O({minusOp_carry_n_6,minusOp_carry_n_7,minusOp_carry_n_8,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_42,fifo_rreq_n_43,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_2),
        .CO({minusOp_carry__0_n_2,minusOp_carry__0_n_3,minusOp_carry__0_n_4,minusOp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[44],1'b0,fifo_rreq_data[41],1'b0}),
        .O({minusOp_carry__0_n_6,minusOp_carry__0_n_7,minusOp_carry__0_n_8,minusOp_carry__0_n_9}),
        .S({fifo_rreq_n_6,1'b1,fifo_rreq_n_7,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_2),
        .CO(NLW_minusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:1],minusOp_carry__1_n_9}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h0CAEAEAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_n_2),
        .I1(fifo_rreq_valid_buf_reg_n_2),
        .I2(invalid_len_event),
        .I3(p_23_in),
        .I4(last_sect),
        .O(rreq_handling_i_1_n_2));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rreq_handling_i_1_n_2),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice rs_rdata
       (.Q(s_ready_t_reg),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\bus_equal_gen.data_buf_reg[23] (s_data),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\rgb1_in_addr_read_reg_233_reg[23] (\rgb1_in_addr_read_reg_233_reg[23] ),
        .s_ready(s_ready));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect),
        .I1(p_23_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(\sect_addr_buf[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(\sect_addr_buf[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(\sect_addr_buf[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(\sect_addr_buf[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(\sect_addr_buf[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(\sect_addr_buf[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(\sect_addr_buf[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(\sect_addr_buf[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(\sect_addr_buf[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(\sect_addr_buf[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(\sect_addr_buf[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(\sect_addr_buf[23]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(\sect_addr_buf[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(\sect_addr_buf[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(\sect_addr_buf[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(\sect_addr_buf[27]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(\sect_addr_buf[28]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(\sect_addr_buf[29]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(\sect_addr_buf[30]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(\sect_addr_buf[31]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[10]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[11]_i_2__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[12]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[13]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[14]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[15]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[16]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[17]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[18]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[19]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[20]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[21]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[22]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[23]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[24]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[25]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[26]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[27]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[28]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[29]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[2]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[30]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[31]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[3]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[4]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[5]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[6]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[7]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[8]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[9]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(\sect_addr_buf[11]_i_1__0_n_2 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_55),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_61),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_60),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_67),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_66),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_65),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_64),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_71),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_70),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_69),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_68),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_54),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_53),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_52),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_59),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_58),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_57),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_56),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_63),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_51),
        .D(fifo_rreq_n_62),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[2] ),
        .I3(\end_addr_buf_reg_n_2_[2] ),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[3] ),
        .I3(\end_addr_buf_reg_n_2_[3] ),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[4] ),
        .I3(\end_addr_buf_reg_n_2_[4] ),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[5] ),
        .I3(\end_addr_buf_reg_n_2_[5] ),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[6] ),
        .I3(\end_addr_buf_reg_n_2_[6] ),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[7] ),
        .I3(\end_addr_buf_reg_n_2_[7] ),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[6] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[8] ),
        .I3(\end_addr_buf_reg_n_2_[8] ),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hAF3FA03F)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[7] ),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .I2(first_sect),
        .I3(last_sect),
        .I4(\end_addr_buf_reg_n_2_[9] ),
        .O(\sect_len_buf[7]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h8BFF8B33)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\beat_len_buf_reg_n_2_[8] ),
        .I1(last_sect),
        .I2(\start_addr_buf_reg_n_2_[10] ),
        .I3(first_sect),
        .I4(\end_addr_buf_reg_n_2_[10] ),
        .O(\sect_len_buf[8]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\beat_len_buf_reg_n_2_[9] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[11] ),
        .I3(\end_addr_buf_reg_n_2_[11] ),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__0_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[0]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[1]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[2]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[3]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[4]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[5]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[6]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[7]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[8]_i_1__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[9]_i_2__0_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_13),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_12),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \throttl_cnt[1]_i_2 
       (.I0(throttl_cnt),
        .I1(ARVALID_Dummy),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .O(throttl_cnt1));
  LUT6 #(
    .INIT(64'h0000A800FFFFFFFF)) 
    \throttl_cnt[7]_i_1__0 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ARVALID_Dummy),
        .I4(throttl_cnt),
        .I5(ap_rst_n),
        .O(\throttl_cnt_reg[2] ));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice
   (s_ready,
    Q,
    \rgb1_in_addr_read_reg_233_reg[23] ,
    SR,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    \ap_CS_fsm_reg[1] ,
    \bus_equal_gen.data_buf_reg[23] );
  output s_ready;
  output [0:0]Q;
  output [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input \ap_CS_fsm_reg[1] ;
  input [23:0]\bus_equal_gen.data_buf_reg[23] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [23:0]\bus_equal_gen.data_buf_reg[23] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_2_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [23:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [23:0]\rgb1_in_addr_read_reg_233_reg[23] ;
  wire s_ready;
  wire s_ready_t_i_1_n_2;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [0]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [10]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [11]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [12]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [13]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [14]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [15]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [16]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [17]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [18]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [19]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [1]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [20]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [21]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [22]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hD088)) 
    \data_p1[23]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_2 
       (.I0(\bus_equal_gen.data_buf_reg[23] [23]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [2]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [3]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [4]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [5]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [6]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [7]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [8]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\bus_equal_gen.data_buf_reg[23] [9]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_2_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\rgb1_in_addr_read_reg_233_reg[23] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1 
       (.I0(s_ready),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hDFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(Q),
        .I3(state),
        .I4(s_ready),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hE0CCECCC)) 
    \state[0]_i_1 
       (.I0(s_ready),
        .I1(Q),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(state),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(\state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Q),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_throttl" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl
   (\throttl_cnt_reg[6]_0 ,
    m_axi_AXI_Lite_RGB_1_N_AWVALID,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \throttl_cnt_reg[7]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    Q,
    \could_multi_bursts.awlen_buf_reg[1] ,
    AWVALID_Dummy,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    SR,
    E,
    ap_clk);
  output \throttl_cnt_reg[6]_0 ;
  output m_axi_AXI_Lite_RGB_1_N_AWVALID;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \throttl_cnt_reg[7]_0 ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [3:0]Q;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input AWVALID_Dummy;
  input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire m_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire [7:0]p_0_in_0;
  wire \throttl_cnt[5]_i_2_n_2 ;
  wire \throttl_cnt[7]_i_5_n_2 ;
  wire \throttl_cnt[7]_i_7_n_2 ;
  wire \throttl_cnt[7]_i_8_n_2 ;
  wire \throttl_cnt_reg[6]_0 ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [7:0]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .I1(throttl_cnt_reg__0[7]),
        .I2(throttl_cnt_reg__0[6]),
        .I3(throttl_cnt_reg__0[5]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\throttl_cnt_reg[6]_0 ),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg__0[7]),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_AXI_Lite_RGB_1_N_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[7]),
        .I2(throttl_cnt_reg__0[6]),
        .I3(throttl_cnt_reg__0[5]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\throttl_cnt_reg[6]_0 ),
        .O(m_axi_AXI_Lite_RGB_1_N_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_AXI_Lite_RGB_1_N_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg__0[1]),
        .I1(throttl_cnt_reg__0[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(\throttl_cnt[7]_i_5_n_2 ),
        .I2(throttl_cnt_reg__0[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(\throttl_cnt[7]_i_5_n_2 ),
        .I2(throttl_cnt_reg__0[0]),
        .I3(throttl_cnt_reg__0[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(Q[2]),
        .I2(throttl_cnt_reg__0[0]),
        .I3(throttl_cnt_reg__0[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in_0[2]));
  LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(Q[3]),
        .I2(throttl_cnt_reg__0[2]),
        .I3(throttl_cnt_reg__0[1]),
        .I4(throttl_cnt_reg__0[0]),
        .I5(throttl_cnt_reg__0[3]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(throttl_cnt_reg__0[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(p_0_in_0[4]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[2]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(\throttl_cnt[5]_i_2_n_2 ),
        .I4(throttl_cnt_reg__0[5]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(p_0_in_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \throttl_cnt[5]_i_2 
       (.I0(throttl_cnt_reg__0[0]),
        .I1(throttl_cnt_reg__0[1]),
        .O(\throttl_cnt[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt_reg[6]_0 ),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(p_0_in_0[6]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(\throttl_cnt[7]_i_5_n_2 ),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(\throttl_cnt_reg[6]_0 ),
        .I5(throttl_cnt_reg__0[7]),
        .O(p_0_in_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[6]_0 ),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .O(\throttl_cnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \throttl_cnt[7]_i_5 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(AWVALID_Dummy),
        .I2(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .I3(\throttl_cnt[5]_i_2_n_2 ),
        .I4(\throttl_cnt[7]_i_7_n_2 ),
        .I5(\throttl_cnt[7]_i_8_n_2 ),
        .O(\throttl_cnt[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_7 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[2]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\throttl_cnt[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \throttl_cnt[7]_i_8 
       (.I0(throttl_cnt_reg__0[6]),
        .I1(throttl_cnt_reg__0[7]),
        .O(\throttl_cnt[7]_i_8_n_2 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[0]),
        .Q(throttl_cnt_reg__0[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[1]),
        .Q(throttl_cnt_reg__0[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in_0[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_throttl" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1
   (p_13_in,
    throttl_cnt,
    ARVALID_Dummy,
    m_axi_AXI_Lite_RGB_1_N_ARREADY,
    full_n_tmp_reg,
    SR,
    ap_clk,
    throttl_cnt1,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ap_rst_n);
  output p_13_in;
  output throttl_cnt;
  input ARVALID_Dummy;
  input m_axi_AXI_Lite_RGB_1_N_ARREADY;
  input full_n_tmp_reg;
  input [0:0]SR;
  input ap_clk;
  input throttl_cnt1;
  input [1:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [0:0]ap_rst_n;

  wire ARVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]ap_rst_n;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_2 ;
  wire [1:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire full_n_tmp_reg;
  wire m_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2;
  wire [7:2]minusOp;
  wire p_13_in;
  wire throttl_cnt;
  wire throttl_cnt1;
  wire \throttl_cnt[0]_i_1_n_2 ;
  wire \throttl_cnt[1]_i_1_n_2 ;
  wire \throttl_cnt_reg_n_2_[0] ;
  wire \throttl_cnt_reg_n_2_[1] ;
  wire \throttl_cnt_reg_n_2_[2] ;
  wire \throttl_cnt_reg_n_2_[3] ;
  wire \throttl_cnt_reg_n_2_[4] ;
  wire \throttl_cnt_reg_n_2_[5] ;
  wire \throttl_cnt_reg_n_2_[6] ;
  wire \throttl_cnt_reg_n_2_[7] ;

  LUT6 #(
    .INIT(64'h000000005555555D)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .I2(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I3(\throttl_cnt_reg_n_2_[7] ),
        .I4(\throttl_cnt_reg_n_2_[6] ),
        .I5(full_n_tmp_reg),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\throttl_cnt_reg_n_2_[4] ),
        .I1(\throttl_cnt_reg_n_2_[5] ),
        .I2(\throttl_cnt_reg_n_2_[3] ),
        .I3(\throttl_cnt_reg_n_2_[0] ),
        .I4(\throttl_cnt_reg_n_2_[1] ),
        .I5(\throttl_cnt_reg_n_2_[2] ),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_1
       (.I0(\throttl_cnt_reg_n_2_[6] ),
        .I1(\throttl_cnt_reg_n_2_[7] ),
        .I2(m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2),
        .I3(\throttl_cnt_reg_n_2_[3] ),
        .I4(\throttl_cnt_reg_n_2_[5] ),
        .I5(\throttl_cnt_reg_n_2_[4] ),
        .O(throttl_cnt));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2
       (.I0(\throttl_cnt_reg_n_2_[2] ),
        .I1(\throttl_cnt_reg_n_2_[1] ),
        .I2(\throttl_cnt_reg_n_2_[0] ),
        .O(m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2));
  LUT6 #(
    .INIT(64'h0000FFFFFFFFA800)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_AXI_Lite_RGB_1_N_ARREADY),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I3(ARVALID_Dummy),
        .I4(throttl_cnt),
        .I5(\throttl_cnt_reg_n_2_[0] ),
        .O(\throttl_cnt[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFBF4)) 
    \throttl_cnt[1]_i_1 
       (.I0(\throttl_cnt_reg_n_2_[0] ),
        .I1(throttl_cnt),
        .I2(throttl_cnt1),
        .I3(\throttl_cnt_reg_n_2_[1] ),
        .O(\throttl_cnt[1]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \throttl_cnt[2]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[0] ),
        .I1(\throttl_cnt_reg_n_2_[1] ),
        .I2(\throttl_cnt_reg_n_2_[2] ),
        .O(minusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \throttl_cnt[3]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[3] ),
        .I1(\throttl_cnt_reg_n_2_[0] ),
        .I2(\throttl_cnt_reg_n_2_[1] ),
        .I3(\throttl_cnt_reg_n_2_[2] ),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \throttl_cnt[4]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[4] ),
        .I1(\throttl_cnt_reg_n_2_[3] ),
        .I2(\throttl_cnt_reg_n_2_[2] ),
        .I3(\throttl_cnt_reg_n_2_[1] ),
        .I4(\throttl_cnt_reg_n_2_[0] ),
        .O(minusOp[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \throttl_cnt[5]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[5] ),
        .I1(\throttl_cnt_reg_n_2_[4] ),
        .I2(\throttl_cnt_reg_n_2_[0] ),
        .I3(\throttl_cnt_reg_n_2_[1] ),
        .I4(\throttl_cnt_reg_n_2_[2] ),
        .I5(\throttl_cnt_reg_n_2_[3] ),
        .O(minusOp[5]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \throttl_cnt[6]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[4] ),
        .I1(\throttl_cnt_reg_n_2_[5] ),
        .I2(\throttl_cnt_reg_n_2_[3] ),
        .I3(m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2),
        .I4(\throttl_cnt_reg_n_2_[6] ),
        .O(minusOp[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \throttl_cnt[7]_i_2__0 
       (.I0(\throttl_cnt_reg_n_2_[7] ),
        .I1(\throttl_cnt_reg_n_2_[4] ),
        .I2(\throttl_cnt_reg_n_2_[5] ),
        .I3(\throttl_cnt_reg_n_2_[3] ),
        .I4(m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2),
        .I5(\throttl_cnt_reg_n_2_[6] ),
        .O(minusOp[7]));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\throttl_cnt[0]_i_1_n_2 ),
        .Q(\throttl_cnt_reg_n_2_[0] ),
        .R(ap_rst_n));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\throttl_cnt[1]_i_1_n_2 ),
        .Q(\throttl_cnt_reg_n_2_[1] ),
        .R(ap_rst_n));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[2]),
        .Q(\throttl_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[3]),
        .Q(\throttl_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[4]),
        .Q(\throttl_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[5]),
        .Q(\throttl_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[6]),
        .Q(\throttl_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[7]),
        .Q(\throttl_cnt_reg_n_2_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_m_axi_write" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write
   (SR,
    empty_n_tmp_reg,
    AWVALID_Dummy,
    m_axi_AXI_Lite_RGB_1_N_WVALID,
    m_axi_AXI_Lite_RGB_1_N_WLAST,
    \rdata_data_reg[3] ,
    E,
    \throttl_cnt_reg[7] ,
    Q,
    \throttl_cnt_reg[7]_0 ,
    m_axi_AXI_Lite_RGB_1_N_BREADY,
    m_axi_AXI_Lite_RGB_1_N_AWADDR,
    ap_NS_fsm,
    AXI_Lite_RGB_1_N_AWREADY,
    \ap_CS_fsm_reg[2] ,
    indvar1_reg_1340,
    \exitcond1_reg_240_reg[0] ,
    ce0,
    n_Mat_buff_load_reg_2540,
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ,
    \exitcond1_reg_240_reg[0]_0 ,
    m_axi_AXI_Lite_RGB_1_N_WDATA,
    m_axi_AXI_Lite_RGB_1_N_WSTRB,
    ap_clk,
    D,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    m_axi_AXI_Lite_RGB_1_N_WREADY,
    \throttl_cnt_reg[4] ,
    \throttl_cnt_reg[7]_1 ,
    push,
    m_axi_AXI_Lite_RGB_1_N_AWREADY,
    \throttl_cnt_reg[7]_2 ,
    \throttl_cnt_reg[1] ,
    p_0_in,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
    \ap_CS_fsm_reg[7] ,
    m_axi_AXI_Lite_RGB_1_N_BVALID,
    ap_rst_n,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
    ap_done,
    ap_start,
    ap_enable_reg_pp0_iter1,
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
    ap_enable_reg_pp0_iter0,
    exitcond1_fu_199_p2,
    n_Mat_buff_ce0,
    exitcond1_reg_240,
    \ap_CS_fsm_reg[6] ,
    \n_Mat_out5_reg_220_reg[29] );
  output [0:0]SR;
  output empty_n_tmp_reg;
  output AWVALID_Dummy;
  output m_axi_AXI_Lite_RGB_1_N_WVALID;
  output m_axi_AXI_Lite_RGB_1_N_WLAST;
  output \rdata_data_reg[3] ;
  output [0:0]E;
  output \throttl_cnt_reg[7] ;
  output [3:0]Q;
  output \throttl_cnt_reg[7]_0 ;
  output m_axi_AXI_Lite_RGB_1_N_BREADY;
  output [29:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  output [4:0]ap_NS_fsm;
  output AXI_Lite_RGB_1_N_AWREADY;
  output \ap_CS_fsm_reg[2] ;
  output indvar1_reg_1340;
  output \exitcond1_reg_240_reg[0] ;
  output ce0;
  output n_Mat_buff_load_reg_2540;
  output \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  output \exitcond1_reg_240_reg[0]_0 ;
  output [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  output [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  input ap_clk;
  input [10:0]D;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  input m_axi_AXI_Lite_RGB_1_N_WREADY;
  input \throttl_cnt_reg[4] ;
  input \throttl_cnt_reg[7]_1 ;
  input push;
  input m_axi_AXI_Lite_RGB_1_N_AWREADY;
  input \throttl_cnt_reg[7]_2 ;
  input \throttl_cnt_reg[1] ;
  input [1:0]p_0_in;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  input [3:0]\ap_CS_fsm_reg[7] ;
  input m_axi_AXI_Lite_RGB_1_N_BVALID;
  input ap_rst_n;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  input ap_done;
  input ap_start;
  input ap_enable_reg_pp0_iter1;
  input ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  input ap_enable_reg_pp0_iter0;
  input exitcond1_fu_199_p2;
  input n_Mat_buff_ce0;
  input exitcond1_reg_240;
  input \ap_CS_fsm_reg[6] ;
  input [29:0]\n_Mat_out5_reg_220_reg[29] ;

  wire AWVALID_Dummy;
  wire AXI_Lite_RGB_1_N_AWREADY;
  wire [10:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[6] ;
  wire [3:0]\ap_CS_fsm_reg[7] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out;
  wire ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:3]beat_len_buf;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire ce0;
  wire \could_multi_bursts.awaddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_10_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_8_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_9_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [3:0]data;
  wire [31:2]data1;
  wire empty_n_tmp_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire exitcond1_fu_199_p2;
  wire exitcond1_reg_240;
  wire \exitcond1_reg_240_reg[0] ;
  wire \exitcond1_reg_240_reg[0]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_34;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire [43:42]fifo_wreq_data;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire indvar1_reg_1340;
  wire invalid_len_event;
  wire invalid_len_event_1;
  wire invalid_len_event_2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire m_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire m_axi_AXI_Lite_RGB_1_N_BREADY;
  wire m_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_1_N_WDATA;
  wire m_axi_AXI_Lite_RGB_1_N_WLAST;
  wire m_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]m_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire m_axi_AXI_Lite_RGB_1_N_WVALID;
  wire minusOp_carry__0_n_9;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire minusOp_carry_n_8;
  wire n_Mat_buff_ce0;
  wire n_Mat_buff_load_reg_2540;
  wire [29:0]\n_Mat_out5_reg_220_reg[29] ;
  wire next_resp;
  wire next_resp0;
  wire [1:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire p_11_in;
  wire [7:0]plusOp;
  wire [5:0]plusOp__0;
  wire push;
  wire push_0;
  wire [29:0]q__0;
  wire \rdata_data_reg[3] ;
  wire rdreq28_out;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire [19:0]sect_cnt_reg;
  wire [3:0]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[4] ;
  wire \throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire \throttl_cnt_reg[7]_1 ;
  wire \throttl_cnt_reg[7]_2 ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_2;
  wire wrreq;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__0_O_UNCONNECTED;

  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(minusOp_carry_n_8),
        .Q(\align_len_reg_n_2_[11] ),
        .R(fifo_wreq_n_47));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(minusOp_carry_n_7),
        .Q(\align_len_reg_n_2_[12] ),
        .R(fifo_wreq_n_47));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(minusOp_carry_n_6),
        .Q(\align_len_reg_n_2_[13] ),
        .R(fifo_wreq_n_47));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(minusOp_carry__0_n_9),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_47));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf),
        .R(SR));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer buff_wdata
       (.D(D),
        .Q({tmp_strb,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[7] [2:1]),
        .ap_NS_fsm(ap_NS_fsm[3:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0] ),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg(ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_4),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_AXI_Lite_RGB_1_N_WVALID),
        .ce0(ce0),
        .exitcond1_fu_199_p2(exitcond1_fu_199_p2),
        .exitcond1_reg_240(exitcond1_reg_240),
        .\exitcond1_reg_240_reg[0] (\exitcond1_reg_240_reg[0] ),
        .\exitcond1_reg_240_reg[0]_0 (\exitcond1_reg_240_reg[0]_0 ),
        .indvar1_reg_1340(indvar1_reg_1340),
        .m_axi_AXI_Lite_RGB_1_N_WREADY(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .n_Mat_buff_ce0(n_Mat_buff_ce0),
        .n_Mat_buff_load_reg_2540(n_Mat_buff_load_reg_2540),
        .p_0_in(p_0_in),
        .p_11_in(p_11_in),
        .\q_tmp_reg[0]_0 (SR));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_5 ),
        .Q(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_4),
        .Q(m_axi_AXI_Lite_RGB_1_N_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[10]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[11]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[12]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[13]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[14]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[15]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[16]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[17]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[18]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[19]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[1]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[20]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[21]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[22]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[23]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[24]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[25]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[26]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[27]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[28]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[29]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[2]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[30]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[31]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[3]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[4]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[5]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[6]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[7]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[8]),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_AXI_Lite_RGB_1_N_WDATA[9]),
        .R(SR));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1 \bus_equal_gen.fifo_burst 
       (.E(p_11_in),
        .Q({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,sect_len_buf}),
        .SR(\bus_equal_gen.fifo_burst_n_6 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_5 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_AXI_Lite_RGB_1_N_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg__0 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_equal_gen.fifo_burst_n_3 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_equal_gen.fifo_burst_n_4 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .in(data),
        .m_axi_AXI_Lite_RGB_1_N_WLAST(m_axi_AXI_Lite_RGB_1_N_WLAST),
        .m_axi_AXI_Lite_RGB_1_N_WREADY(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .wrreq(wrreq));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(plusOp[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp_strb[0]),
        .Q(m_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp_strb[1]),
        .Q(m_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp_strb[2]),
        .Q(m_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp_strb[3]),
        .Q(m_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_27),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[10]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[9]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[8]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[7]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[14]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[13]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[12]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[11]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[18]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[17]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[16]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[15]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[22]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[21]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[20]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[19]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[26]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[25]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[24]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[23]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(sect_addr_buf[2]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_10 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[27]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[29]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[28]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(sect_addr_buf[3]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(sect_addr_buf[4]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(sect_addr_buf[5]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(sect_addr_buf[6]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[6]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_1_N_AWADDR[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[10]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[11]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[12]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[13]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[14]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[15]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[16]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[17]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[18]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[19]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[20]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[21]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[22]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[23]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[24]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[25]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[26]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[27]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[28]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[29]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[2]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[30]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[31]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_9_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_10_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[3]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[4]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_AXI_Lite_RGB_1_N_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[5]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[6]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[7]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[8]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_AXI_Lite_RGB_1_N_AWADDR[4:3]}),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(awaddr_tmp[9]),
        .Q(m_axi_AXI_Lite_RGB_1_N_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(data[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(data[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(data[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(data[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_28),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(plusOp__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(wrreq),
        .D(plusOp__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_29));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_34),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry_i_4_n_2));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3 fifo_resp
       (.CO(last_sect),
        .E(fifo_resp_n_31),
        .O({fifo_resp_n_6,fifo_resp_n_7,fifo_resp_n_8,fifo_resp_n_9}),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .SR(fifo_resp_n_29),
        .\align_len_reg[31] (fifo_resp_n_32),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_27),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_28),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_34),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .empty_n_tmp_reg_0(fifo_resp_n_30),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .full_n_tmp_reg_0(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .in(invalid_len_event_2),
        .last_sect_buf(last_sect_buf),
        .m_axi_AXI_Lite_RGB_1_N_AWREADY(m_axi_AXI_Lite_RGB_1_N_AWREADY),
        .next_resp(next_resp),
        .push(push_0),
        .rdreq28_out(rdreq28_out),
        .\sect_addr_buf_reg[2] (fifo_resp_n_33),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17}),
        .\sect_cnt_reg[15] ({fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21}),
        .\sect_cnt_reg[19] ({fifo_resp_n_22,fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25}),
        .\sect_cnt_reg[7] ({fifo_resp_n_10,fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13}),
        .\sect_len_buf_reg[4] (\bus_equal_gen.fifo_burst_n_3 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_4 ),
        .\start_addr_buf_reg[31] (first_sect),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_2 ),
        .\throttl_cnt_reg[7]_0 (\throttl_cnt_reg[7]_1 ),
        .wreq_handling_reg(fifo_resp_n_26),
        .wreq_handling_reg_0(wreq_handling_reg_n_2),
        .wrreq(wrreq));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5 fifo_resp_to_user
       (.\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] ({\ap_CS_fsm_reg[7] [3],\ap_CS_fsm_reg[7] [0]}),
        .ap_NS_fsm({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_start(ap_start),
        .empty_n_tmp_reg_0(empty_n_tmp_reg),
        .m_axi_AXI_Lite_RGB_1_N_BREADY(m_axi_AXI_Lite_RGB_1_N_BREADY),
        .m_axi_AXI_Lite_RGB_1_N_BVALID(m_axi_AXI_Lite_RGB_1_N_BVALID),
        .next_resp0(next_resp0),
        .push(push_0),
        .\rdata_data_reg[3] (\rdata_data_reg[3] ),
        .s_axi_AXI_Lite_RGB_1_N_ARADDR(s_axi_AXI_Lite_RGB_1_N_ARADDR));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo fifo_wreq
       (.AXI_Lite_RGB_1_N_AWREADY(AXI_Lite_RGB_1_N_AWREADY),
        .CO(last_sect),
        .Q({fifo_wreq_data,q__0}),
        .S({fifo_wreq_n_3,fifo_wreq_n_4}),
        .SR(fifo_wreq_n_47),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[7] [1:0]),
        .ap_NS_fsm(ap_NS_fsm[1]),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY(ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_start(ap_start),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .invalid_len_event_reg(fifo_wreq_n_48),
        .last_sect_buf(last_sect_buf),
        .\n_Mat_out5_reg_220_reg[29] (\n_Mat_out5_reg_220_reg[29] ),
        .push(push),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg_0__s_port_] (fifo_wreq_n_44),
        .wreq_handling_reg({fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40}),
        .wreq_handling_reg_0({fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43}),
        .wreq_handling_reg_1(fifo_resp_n_30),
        .wreq_handling_reg_2(wreq_handling_reg_n_2),
        .wreq_handling_reg_3(fifo_resp_n_32));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt_reg[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt_reg[16]),
        .I5(start_addr_buf[28]),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt_reg[12]),
        .I1(start_addr_buf[24]),
        .I2(sect_cnt_reg[13]),
        .I3(start_addr_buf[25]),
        .I4(start_addr_buf[26]),
        .I5(sect_cnt_reg[14]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt_reg[9]),
        .I1(start_addr_buf[21]),
        .I2(sect_cnt_reg[10]),
        .I3(start_addr_buf[22]),
        .I4(start_addr_buf[23]),
        .I5(sect_cnt_reg[11]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[6]),
        .I1(start_addr_buf[18]),
        .I2(sect_cnt_reg[7]),
        .I3(start_addr_buf[19]),
        .I4(start_addr_buf[20]),
        .I5(sect_cnt_reg[8]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(start_addr_buf[16]),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(start_addr_buf[17]),
        .I4(sect_cnt_reg[3]),
        .I5(start_addr_buf[15]),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[1]),
        .I3(start_addr_buf[13]),
        .I4(sect_cnt_reg[0]),
        .I5(start_addr_buf[12]),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event),
        .Q(invalid_len_event_1),
        .R(SR));
  FDRE invalid_len_event_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_1),
        .Q(invalid_len_event_2),
        .R(SR));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(fifo_wreq_n_48),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_2,minusOp_carry_n_3,minusOp_carry_n_4,minusOp_carry_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({minusOp_carry_n_6,minusOp_carry_n_7,minusOp_carry_n_8,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_3,fifo_wreq_n_4,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_2),
        .CO(NLW_minusOp_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__0_O_UNCONNECTED[3:1],minusOp_carry__0_n_9}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(fifo_resp_n_33));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_9),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_15),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_14),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_21),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_20),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_19),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_18),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_25),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_24),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_23),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_22),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_8),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_7),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_6),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_13),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_12),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_11),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_10),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_17),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_44),
        .D(fifo_resp_n_16),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[2]),
        .I3(\end_addr_buf_reg_n_2_[2] ),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[3]),
        .I3(\end_addr_buf_reg_n_2_[3] ),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[4]),
        .I3(\end_addr_buf_reg_n_2_[4] ),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[5]),
        .I3(\end_addr_buf_reg_n_2_[5] ),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[6]),
        .I3(\end_addr_buf_reg_n_2_[6] ),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[7]),
        .I3(\end_addr_buf_reg_n_2_[7] ),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[8]),
        .I3(\end_addr_buf_reg_n_2_[8] ),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[9]),
        .I3(\end_addr_buf_reg_n_2_[9] ),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf),
        .I1(first_sect),
        .I2(start_addr_buf[10]),
        .I3(\end_addr_buf_reg_n_2_[10] ),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAF3FA03F)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf),
        .I1(start_addr_buf[11]),
        .I2(first_sect),
        .I3(last_sect),
        .I4(\end_addr_buf_reg_n_2_[11] ),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(sect_len_buf[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(sect_len_buf[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(sect_len_buf[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(sect_len_buf[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(rdreq28_out),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_31),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_AXI_Lite_RGB_1_N_WVALID),
        .I1(m_axi_AXI_Lite_RGB_1_N_WREADY),
        .I2(\throttl_cnt_reg[4] ),
        .I3(\throttl_cnt_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(\throttl_cnt_reg[7]_1 ),
        .I1(AWVALID_Dummy),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\throttl_cnt_reg[7] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \throttl_cnt[7]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_26),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_1_N_s_axi" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi
   (s_axi_AXI_Lite_RGB_1_N_RVALID,
    s_axi_AXI_Lite_RGB_1_N_WREADY,
    ap_start,
    \rgb1_in1_reg_230_reg[29] ,
    \n_Mat_out5_reg_220_reg[29] ,
    s_axi_AXI_Lite_RGB_1_N_BVALID,
    interrupt,
    E,
    s_axi_AXI_Lite_RGB_1_N_AWREADY,
    s_axi_AXI_Lite_RGB_1_N_ARREADY,
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg,
    s_axi_AXI_Lite_RGB_1_N_RDATA,
    ARESET,
    ap_clk,
    s_axi_AXI_Lite_RGB_1_N_AWVALID,
    s_axi_AXI_Lite_RGB_1_N_WVALID,
    s_axi_AXI_Lite_RGB_1_N_RREADY,
    s_axi_AXI_Lite_RGB_1_N_ARVALID,
    s_axi_AXI_Lite_RGB_1_N_BREADY,
    s_axi_AXI_Lite_RGB_1_N_WSTRB,
    Q,
    s_axi_AXI_Lite_RGB_1_N_ARADDR,
    empty_n_tmp_reg,
    s_axi_AXI_Lite_RGB_1_N_WDATA,
    I_BVALID,
    ap_rst_n,
    grp_dataflow_parent_loop_1_fu_145_ap_ready,
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg,
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0,
    s_axi_AXI_Lite_RGB_1_N_AWADDR);
  output s_axi_AXI_Lite_RGB_1_N_RVALID;
  output s_axi_AXI_Lite_RGB_1_N_WREADY;
  output ap_start;
  output [29:0]\rgb1_in1_reg_230_reg[29] ;
  output [29:0]\n_Mat_out5_reg_220_reg[29] ;
  output s_axi_AXI_Lite_RGB_1_N_BVALID;
  output interrupt;
  output [0:0]E;
  output s_axi_AXI_Lite_RGB_1_N_AWREADY;
  output s_axi_AXI_Lite_RGB_1_N_ARREADY;
  output ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg;
  output [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  input ARESET;
  input ap_clk;
  input s_axi_AXI_Lite_RGB_1_N_AWVALID;
  input s_axi_AXI_Lite_RGB_1_N_WVALID;
  input s_axi_AXI_Lite_RGB_1_N_RREADY;
  input s_axi_AXI_Lite_RGB_1_N_ARVALID;
  input s_axi_AXI_Lite_RGB_1_N_BREADY;
  input [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  input [2:0]Q;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  input empty_n_tmp_reg;
  input [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  input I_BVALID;
  input ap_rst_n;
  input grp_dataflow_parent_loop_1_fu_145_ap_ready;
  input ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg;
  input ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0;
  input [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;

  wire ARESET;
  wire [0:0]E;
  wire I_BVALID;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg;
  wire ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg;
  wire ar_hs;
  wire empty_n_tmp_reg;
  wire grp_dataflow_parent_loop_1_fu_145_ap_ready;
  wire int_ap_done;
  wire int_ap_done_i_1_n_2;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_auto_restart_reg_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier[1]_i_3_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire \int_n_Mat_out_reg_n_2_[0] ;
  wire \int_n_Mat_out_reg_n_2_[1] ;
  wire \int_rgb1_in_reg_n_2_[0] ;
  wire \int_rgb1_in_reg_n_2_[1] ;
  wire interrupt;
  wire [29:0]\n_Mat_out5_reg_220_reg[29] ;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire p_0_in;
  wire p_0_in11_out;
  wire p_0_in13_out;
  wire p_1_in;
  wire [31:2]rdata_data;
  wire \rdata_data[0]_i_1_n_2 ;
  wire \rdata_data[0]_i_2_n_2 ;
  wire \rdata_data[0]_i_3_n_2 ;
  wire \rdata_data[1]_i_1_n_2 ;
  wire \rdata_data[1]_i_2_n_2 ;
  wire \rdata_data[1]_i_3_n_2 ;
  wire \rdata_data[1]_i_4_n_2 ;
  wire \rdata_data[2]_i_2_n_2 ;
  wire \rdata_data[2]_i_3_n_2 ;
  wire \rdata_data[31]_i_3_n_2 ;
  wire \rdata_data[7]_i_2_n_2 ;
  wire \rdata_data[7]_i_3_n_2 ;
  wire [29:0]\rgb1_in1_reg_230_reg[29] ;
  wire [2:0]rstate;
  wire \rstate[0]_i_1_n_2 ;
  wire \rstate[2]_i_1_n_2 ;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_ARADDR;
  wire s_axi_AXI_Lite_RGB_1_N_ARREADY;
  wire s_axi_AXI_Lite_RGB_1_N_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_1_N_AWADDR;
  wire s_axi_AXI_Lite_RGB_1_N_AWREADY;
  wire s_axi_AXI_Lite_RGB_1_N_AWVALID;
  wire s_axi_AXI_Lite_RGB_1_N_BREADY;
  wire s_axi_AXI_Lite_RGB_1_N_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_RDATA;
  wire s_axi_AXI_Lite_RGB_1_N_RREADY;
  wire s_axi_AXI_Lite_RGB_1_N_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_1_N_WDATA;
  wire s_axi_AXI_Lite_RGB_1_N_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_1_N_WSTRB;
  wire s_axi_AXI_Lite_RGB_1_N_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_2 ;
  wire \wstate[1]_i_1_n_2 ;

  LUT6 #(
    .INIT(64'h8F8F8F8F888F8888)) 
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(grp_dataflow_parent_loop_1_fu_145_ap_ready),
        .I3(ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg),
        .I4(Q[1]),
        .I5(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0),
        .O(ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    int_ap_done_i_1
       (.I0(Q[2]),
        .I1(I_BVALID),
        .I2(\rdata_data[2]_i_2_n_2 ),
        .I3(ar_hs),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_2));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(int_ap_done),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFBFBFBFFF808080)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_2),
        .I1(Q[2]),
        .I2(I_BVALID),
        .I3(int_ap_start1),
        .I4(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    int_ap_start_i_2
       (.I0(\int_ier[1]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .I5(\waddr_reg_n_2_[3] ),
        .O(int_ap_start1));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[3] ),
        .I5(int_auto_restart_reg_n_2),
        .O(int_auto_restart_i_1_n_2));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(int_auto_restart_reg_n_2),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\int_ier[1]_i_3_n_2 ),
        .I5(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[3] ),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_3_n_2 ),
        .I4(\waddr_reg_n_2_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .O(\int_ier[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \int_ier[1]_i_3 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .O(\int_ier[1]_i_3_n_2 ));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ARESET));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(I_BVALID),
        .I4(Q[2]),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier[1]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(I_BVALID),
        .I4(Q[2]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ARESET));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\int_n_Mat_out_reg_n_2_[0] ),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[10]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[10]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [8]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[11]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[11]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [9]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[12]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[12]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [10]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[13]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[13]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [11]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[14]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[14]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [12]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[15]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[15]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [13]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[16]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[16]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [14]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[17]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[17]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [15]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[18]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[18]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [16]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[19]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[19]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [17]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[1]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\int_n_Mat_out_reg_n_2_[1] ),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[20]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[20]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [18]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[21]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[21]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [19]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[22]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[22]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [20]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[23]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[23]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\n_Mat_out5_reg_220_reg[29] [21]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[24]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[24]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [22]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[25]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[25]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [23]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[26]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[26]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [24]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[27]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[27]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [25]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[28]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[28]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [26]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[29]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[29]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [27]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[2]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[2]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [0]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[30]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[30]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [28]),
        .O(\or [30]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_n_Mat_out[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\int_ier[1]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(p_0_in11_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[31]_i_2 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[31]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\n_Mat_out5_reg_220_reg[29] [29]),
        .O(\or [31]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[3]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[3]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [1]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[4]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [2]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[5]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[5]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [3]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[6]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[6]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [4]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[7]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[7]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\n_Mat_out5_reg_220_reg[29] [5]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[8]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[8]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [6]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n_Mat_out[9]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[9]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\n_Mat_out5_reg_220_reg[29] [7]),
        .O(\or [9]));
  FDRE \int_n_Mat_out_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [0]),
        .Q(\int_n_Mat_out_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [10]),
        .Q(\n_Mat_out5_reg_220_reg[29] [8]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [11]),
        .Q(\n_Mat_out5_reg_220_reg[29] [9]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [12]),
        .Q(\n_Mat_out5_reg_220_reg[29] [10]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [13]),
        .Q(\n_Mat_out5_reg_220_reg[29] [11]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [14]),
        .Q(\n_Mat_out5_reg_220_reg[29] [12]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [15]),
        .Q(\n_Mat_out5_reg_220_reg[29] [13]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [16]),
        .Q(\n_Mat_out5_reg_220_reg[29] [14]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [17]),
        .Q(\n_Mat_out5_reg_220_reg[29] [15]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [18]),
        .Q(\n_Mat_out5_reg_220_reg[29] [16]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [19]),
        .Q(\n_Mat_out5_reg_220_reg[29] [17]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [1]),
        .Q(\int_n_Mat_out_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [20]),
        .Q(\n_Mat_out5_reg_220_reg[29] [18]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [21]),
        .Q(\n_Mat_out5_reg_220_reg[29] [19]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [22]),
        .Q(\n_Mat_out5_reg_220_reg[29] [20]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [23]),
        .Q(\n_Mat_out5_reg_220_reg[29] [21]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [24]),
        .Q(\n_Mat_out5_reg_220_reg[29] [22]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [25]),
        .Q(\n_Mat_out5_reg_220_reg[29] [23]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [26]),
        .Q(\n_Mat_out5_reg_220_reg[29] [24]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [27]),
        .Q(\n_Mat_out5_reg_220_reg[29] [25]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [28]),
        .Q(\n_Mat_out5_reg_220_reg[29] [26]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [29]),
        .Q(\n_Mat_out5_reg_220_reg[29] [27]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [2]),
        .Q(\n_Mat_out5_reg_220_reg[29] [0]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [30]),
        .Q(\n_Mat_out5_reg_220_reg[29] [28]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [31]),
        .Q(\n_Mat_out5_reg_220_reg[29] [29]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [3]),
        .Q(\n_Mat_out5_reg_220_reg[29] [1]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [4]),
        .Q(\n_Mat_out5_reg_220_reg[29] [2]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [5]),
        .Q(\n_Mat_out5_reg_220_reg[29] [3]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [6]),
        .Q(\n_Mat_out5_reg_220_reg[29] [4]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [7]),
        .Q(\n_Mat_out5_reg_220_reg[29] [5]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [8]),
        .Q(\n_Mat_out5_reg_220_reg[29] [6]),
        .R(1'b0));
  FDRE \int_n_Mat_out_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in11_out),
        .D(\or [9]),
        .Q(\n_Mat_out5_reg_220_reg[29] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[0]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\int_rgb1_in_reg_n_2_[0] ),
        .O(or0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[10]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[10]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [8]),
        .O(or0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[11]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[11]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [9]),
        .O(or0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[12]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[12]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [10]),
        .O(or0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[13]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[13]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [11]),
        .O(or0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[14]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[14]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [12]),
        .O(or0_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[15]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[15]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [13]),
        .O(or0_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[16]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[16]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [14]),
        .O(or0_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[17]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[17]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [15]),
        .O(or0_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[18]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[18]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [16]),
        .O(or0_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[19]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[19]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [17]),
        .O(or0_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[1]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\int_rgb1_in_reg_n_2_[1] ),
        .O(or0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[20]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[20]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [18]),
        .O(or0_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[21]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[21]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [19]),
        .O(or0_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[22]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[22]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [20]),
        .O(or0_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[23]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[23]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[2]),
        .I2(\rgb1_in1_reg_230_reg[29] [21]),
        .O(or0_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[24]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[24]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [22]),
        .O(or0_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[25]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[25]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [23]),
        .O(or0_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[26]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[26]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [24]),
        .O(or0_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[27]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[27]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [25]),
        .O(or0_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[28]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[28]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [26]),
        .O(or0_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[29]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[29]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [27]),
        .O(or0_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[2]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[2]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [0]),
        .O(or0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[30]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[30]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [28]),
        .O(or0_out[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_rgb1_in[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\int_ier[1]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(p_0_in13_out));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[31]_i_2 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[31]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[3]),
        .I2(\rgb1_in1_reg_230_reg[29] [29]),
        .O(or0_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[3]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[3]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [1]),
        .O(or0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[4]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [2]),
        .O(or0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[5]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[5]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [3]),
        .O(or0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[6]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[6]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [4]),
        .O(or0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[7]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[7]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[0]),
        .I2(\rgb1_in1_reg_230_reg[29] [5]),
        .O(or0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[8]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[8]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [6]),
        .O(or0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb1_in[9]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WDATA[9]),
        .I1(s_axi_AXI_Lite_RGB_1_N_WSTRB[1]),
        .I2(\rgb1_in1_reg_230_reg[29] [7]),
        .O(or0_out[9]));
  FDRE \int_rgb1_in_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[0]),
        .Q(\int_rgb1_in_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[10]),
        .Q(\rgb1_in1_reg_230_reg[29] [8]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[11]),
        .Q(\rgb1_in1_reg_230_reg[29] [9]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[12]),
        .Q(\rgb1_in1_reg_230_reg[29] [10]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[13]),
        .Q(\rgb1_in1_reg_230_reg[29] [11]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[14]),
        .Q(\rgb1_in1_reg_230_reg[29] [12]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[15]),
        .Q(\rgb1_in1_reg_230_reg[29] [13]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[16]),
        .Q(\rgb1_in1_reg_230_reg[29] [14]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[17]),
        .Q(\rgb1_in1_reg_230_reg[29] [15]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[18]),
        .Q(\rgb1_in1_reg_230_reg[29] [16]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[19]),
        .Q(\rgb1_in1_reg_230_reg[29] [17]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[1]),
        .Q(\int_rgb1_in_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[20]),
        .Q(\rgb1_in1_reg_230_reg[29] [18]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[21]),
        .Q(\rgb1_in1_reg_230_reg[29] [19]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[22]),
        .Q(\rgb1_in1_reg_230_reg[29] [20]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[23]),
        .Q(\rgb1_in1_reg_230_reg[29] [21]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[24]),
        .Q(\rgb1_in1_reg_230_reg[29] [22]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[25]),
        .Q(\rgb1_in1_reg_230_reg[29] [23]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[26]),
        .Q(\rgb1_in1_reg_230_reg[29] [24]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[27]),
        .Q(\rgb1_in1_reg_230_reg[29] [25]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[28]),
        .Q(\rgb1_in1_reg_230_reg[29] [26]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[29]),
        .Q(\rgb1_in1_reg_230_reg[29] [27]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[2]),
        .Q(\rgb1_in1_reg_230_reg[29] [0]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[30]),
        .Q(\rgb1_in1_reg_230_reg[29] [28]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[31]),
        .Q(\rgb1_in1_reg_230_reg[29] [29]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[3]),
        .Q(\rgb1_in1_reg_230_reg[29] [1]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[4]),
        .Q(\rgb1_in1_reg_230_reg[29] [2]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[5]),
        .Q(\rgb1_in1_reg_230_reg[29] [3]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[6]),
        .Q(\rgb1_in1_reg_230_reg[29] [4]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[7]),
        .Q(\rgb1_in1_reg_230_reg[29] [5]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[8]),
        .Q(\rgb1_in1_reg_230_reg[29] [6]),
        .R(1'b0));
  FDRE \int_rgb1_in_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in13_out),
        .D(or0_out[9]),
        .Q(\rgb1_in1_reg_230_reg[29] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_2),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_2_[0] ),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h8)) 
    \n_Mat_out5_reg_220[29]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h10111010)) 
    \rdata_data[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I2(\rdata_data[0]_i_2_n_2 ),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rdata_data[0]_i_3_n_2 ),
        .O(\rdata_data[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    \rdata_data[0]_i_2 
       (.I0(\int_n_Mat_out_reg_n_2_[0] ),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\int_rgb1_in_reg_n_2_[0] ),
        .O(\rdata_data[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[0]_i_3 
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(int_gie_reg_n_2),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(\int_ier_reg_n_2_[0] ),
        .I4(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata_data[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[10]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [8]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [8]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[11]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [9]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [9]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[12]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [10]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [10]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[13]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [11]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [11]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[14]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [12]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [12]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[15]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [13]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [13]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[16]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [14]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [14]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[17]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [15]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [15]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[18]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [16]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [16]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[19]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [17]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [17]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[19]));
  LUT6 #(
    .INIT(64'h5151510101015101)) 
    \rdata_data[1]_i_1 
       (.I0(\rdata_data[1]_i_2_n_2 ),
        .I1(\rdata_data[1]_i_3_n_2 ),
        .I2(\rdata_data[1]_i_4_n_2 ),
        .I3(\int_n_Mat_out_reg_n_2_[1] ),
        .I4(\rdata_data[7]_i_3_n_2 ),
        .I5(\int_rgb1_in_reg_n_2_[1] ),
        .O(\rdata_data[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_data[1]_i_2 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .O(\rdata_data[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFAF0BFBFFFF0BFB)) 
    \rdata_data[1]_i_3 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I1(int_ap_done),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I3(p_0_in),
        .I4(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I5(p_1_in),
        .O(\rdata_data[1]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata_data[1]_i_4 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .O(\rdata_data[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[20]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [18]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [18]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[21]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [19]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [19]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[22]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [20]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [20]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[23]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [21]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [21]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[24]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [22]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [22]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[25]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [23]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [23]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[26]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [24]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [24]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[27]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [25]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [25]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[28]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [26]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [26]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[29]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [27]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [27]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[29]));
  LUT6 #(
    .INIT(64'h04FF040404FF04FF)) 
    \rdata_data[2]_i_1 
       (.I0(\rdata_data[2]_i_2_n_2 ),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(\rdata_data[2]_i_3_n_2 ),
        .I4(\rgb1_in1_reg_230_reg[29] [0]),
        .I5(\rdata_data[7]_i_3_n_2 ),
        .O(rdata_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata_data[2]_i_2 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I4(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .O(\rdata_data[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFFFD)) 
    \rdata_data[2]_i_3 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I4(\n_Mat_out5_reg_220_reg[29] [0]),
        .I5(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .O(\rdata_data[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[30]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [28]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [28]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata_data[31]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[2]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[31]_i_2 
       (.I0(\n_Mat_out5_reg_220_reg[29] [29]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [29]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rdata_data[31]_i_3 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .O(\rdata_data[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata_data[3]_i_1 
       (.I0(empty_n_tmp_reg),
        .I1(\rdata_data[31]_i_3_n_2 ),
        .I2(\n_Mat_out5_reg_220_reg[29] [1]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I4(\rgb1_in1_reg_230_reg[29] [1]),
        .I5(\rdata_data[7]_i_3_n_2 ),
        .O(rdata_data[3]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[4]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [2]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [2]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[5]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [3]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [3]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[6]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [4]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[6]));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata_data[7]_i_1 
       (.I0(\rdata_data[7]_i_2_n_2 ),
        .I1(\rdata_data[31]_i_3_n_2 ),
        .I2(\n_Mat_out5_reg_220_reg[29] [5]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I4(\rgb1_in1_reg_230_reg[29] [5]),
        .I5(\rdata_data[7]_i_3_n_2 ),
        .O(rdata_data[7]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata_data[7]_i_2 
       (.I0(int_auto_restart_reg_n_2),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[1]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[0]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I5(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .O(\rdata_data[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata_data[7]_i_3 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .O(\rdata_data[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[8]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [6]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [6]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata_data[9]_i_1 
       (.I0(\n_Mat_out5_reg_220_reg[29] [7]),
        .I1(s_axi_AXI_Lite_RGB_1_N_ARADDR[3]),
        .I2(s_axi_AXI_Lite_RGB_1_N_ARADDR[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARADDR[4]),
        .I4(\rgb1_in1_reg_230_reg[29] [7]),
        .I5(\rdata_data[31]_i_3_n_2 ),
        .O(rdata_data[9]));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[0]_i_1_n_2 ),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[10]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[11]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[12]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[13]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[14]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[15]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[16]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[17]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[18]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[19]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[1]_i_1_n_2 ),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[20]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[21]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[22]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[23]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[24]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[25]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[26]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[27]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[28]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[29]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[2]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[30]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[31]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[3]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[4]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[5]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[6]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[7]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[8]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[9]),
        .Q(s_axi_AXI_Lite_RGB_1_N_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hF7C7)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[2]),
        .I3(s_axi_AXI_Lite_RGB_1_N_RREADY),
        .O(\rstate[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h3404)) 
    \rstate[2]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_RREADY),
        .I1(rstate[2]),
        .I2(rstate[0]),
        .I3(s_axi_AXI_Lite_RGB_1_N_ARVALID),
        .O(\rstate[2]_i_1_n_2 ));
  FDSE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_2 ),
        .Q(rstate[0]),
        .S(ARESET));
  FDRE \rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[2]_i_1_n_2 ),
        .Q(rstate[2]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h08)) 
    s_axi_AXI_Lite_RGB_1_N_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(rstate[0]),
        .I2(rstate[2]),
        .O(s_axi_AXI_Lite_RGB_1_N_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXI_Lite_RGB_1_N_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(s_axi_AXI_Lite_RGB_1_N_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_1_N_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXI_Lite_RGB_1_N_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_1_N_RVALID_INST_0
       (.I0(rstate[2]),
        .I1(rstate[0]),
        .O(s_axi_AXI_Lite_RGB_1_N_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_1_N_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXI_Lite_RGB_1_N_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_1_N_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_1_N_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_1_N_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_1_N_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_1_N_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0232)) 
    \wstate[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .O(\wstate[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h202C)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_1_N_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_AXI_Lite_RGB_1_N_BREADY),
        .O(\wstate[1]_i_1_n_2 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_2 ),
        .Q(wstate[0]),
        .R(ARESET));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_2 ),
        .Q(wstate[1]),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi
   (m_axi_AXI_Lite_RGB_2_RREADY,
    Q,
    m_axi_AXI_Lite_RGB_2_ARVALID,
    s_ready_t_reg,
    m_axi_AXI_Lite_RGB_2_ARADDR,
    AXI_Lite_RGB_2_ARREADY,
    \rgb2_in_addr_read_reg_209_reg[23] ,
    ap_clk,
    m_axi_AXI_Lite_RGB_2_RDATA,
    m_axi_AXI_Lite_RGB_2_RRESP,
    m_axi_AXI_Lite_RGB_2_RLAST,
    m_axi_AXI_Lite_RGB_2_RVALID,
    ARESET,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    push,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    in);
  output m_axi_AXI_Lite_RGB_2_RREADY;
  output [3:0]Q;
  output m_axi_AXI_Lite_RGB_2_ARVALID;
  output [0:0]s_ready_t_reg;
  output [29:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  output AXI_Lite_RGB_2_ARREADY;
  output [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  input ap_clk;
  input [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  input m_axi_AXI_Lite_RGB_2_RLAST;
  input m_axi_AXI_Lite_RGB_2_RVALID;
  input ARESET;
  input m_axi_AXI_Lite_RGB_2_ARREADY;
  input push;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input [29:0]in;

  wire ARESET;
  wire ARVALID_Dummy;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire bus_read_n_41;
  wire [29:0]in;
  wire [29:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire m_axi_AXI_Lite_RGB_2_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  wire m_axi_AXI_Lite_RGB_2_RLAST;
  wire m_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  wire m_axi_AXI_Lite_RGB_2_RVALID;
  wire push;
  wire [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  wire rreq_throttl_n_2;
  wire rreq_throttl_n_4;
  wire [0:0]s_ready_t_reg;
  wire throttl_cnt;
  wire throttl_cnt1;

  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read bus_read
       (.ARESET(ARESET),
        .ARVALID_Dummy(ARVALID_Dummy),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .Q(Q),
        .SR(bus_read_n_41),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(in),
        .m_axi_AXI_Lite_RGB_2_ARADDR(m_axi_AXI_Lite_RGB_2_ARADDR),
        .m_axi_AXI_Lite_RGB_2_ARREADY(m_axi_AXI_Lite_RGB_2_ARREADY),
        .m_axi_AXI_Lite_RGB_2_ARVALID(m_axi_AXI_Lite_RGB_2_ARVALID),
        .m_axi_AXI_Lite_RGB_2_RDATA(m_axi_AXI_Lite_RGB_2_RDATA),
        .m_axi_AXI_Lite_RGB_2_RLAST(m_axi_AXI_Lite_RGB_2_RLAST),
        .m_axi_AXI_Lite_RGB_2_RREADY(m_axi_AXI_Lite_RGB_2_RREADY),
        .m_axi_AXI_Lite_RGB_2_RRESP(m_axi_AXI_Lite_RGB_2_RRESP),
        .m_axi_AXI_Lite_RGB_2_RVALID(m_axi_AXI_Lite_RGB_2_RVALID),
        .push(push),
        .\rgb2_in_addr_read_reg_209_reg[23] (\rgb2_in_addr_read_reg_209_reg[23] ),
        .s_ready_t_reg(s_ready_t_reg),
        .throttl_cnt(throttl_cnt),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[1] (rreq_throttl_n_2),
        .\throttl_cnt_reg[6] (rreq_throttl_n_4));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1 rreq_throttl
       (.ARESET(ARESET),
        .ARVALID_Dummy(ARVALID_Dummy),
        .Q(Q[3:2]),
        .SR(bus_read_n_41),
        .ap_clk(ap_clk),
        .\could_multi_bursts.arlen_buf_reg[3] (rreq_throttl_n_4),
        .m_axi_AXI_Lite_RGB_2_ARREADY(m_axi_AXI_Lite_RGB_2_ARREADY),
        .throttl_cnt(throttl_cnt),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[6]_0 (rreq_throttl_n_2));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_buffer" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1
   (m_axi_AXI_Lite_RGB_2_RREADY,
    beat_valid,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_AXI_Lite_RGB_2_RDATA,
    m_axi_AXI_Lite_RGB_2_RRESP,
    m_axi_AXI_Lite_RGB_2_RLAST,
    m_axi_AXI_Lite_RGB_2_RVALID,
    ARESET,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    s_ready);
  output m_axi_AXI_Lite_RGB_2_RREADY;
  output beat_valid;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [24:0]Q;
  input ap_clk;
  input [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  input m_axi_AXI_Lite_RGB_2_RLAST;
  input m_axi_AXI_Lite_RGB_2_RVALID;
  input ARESET;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input s_ready;

  wire ARESET;
  wire [0:0]E;
  wire [24:0]Q;
  wire ap_clk;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__1_n_2;
  wire empty_n;
  wire empty_n_i_1__1_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_i_3__1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_2__1_n_2;
  wire full_n_i_3__1_n_2;
  wire full_n_i_4__0_n_2;
  wire [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  wire m_axi_AXI_Lite_RGB_2_RLAST;
  wire m_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  wire m_axi_AXI_Lite_RGB_2_RVALID;
  wire mem_reg_i_10__1_n_2;
  wire mem_reg_i_1__1_n_2;
  wire mem_reg_i_2__1_n_2;
  wire mem_reg_i_3__1_n_2;
  wire mem_reg_i_4__1_n_2;
  wire mem_reg_i_5__1_n_2;
  wire mem_reg_i_6__1_n_2;
  wire mem_reg_i_7__1_n_2;
  wire mem_reg_i_8__1_n_2;
  wire mem_reg_i_9__0_n_2;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_2_[0] ;
  wire \q_tmp_reg_n_2_[10] ;
  wire \q_tmp_reg_n_2_[11] ;
  wire \q_tmp_reg_n_2_[12] ;
  wire \q_tmp_reg_n_2_[13] ;
  wire \q_tmp_reg_n_2_[14] ;
  wire \q_tmp_reg_n_2_[15] ;
  wire \q_tmp_reg_n_2_[16] ;
  wire \q_tmp_reg_n_2_[17] ;
  wire \q_tmp_reg_n_2_[18] ;
  wire \q_tmp_reg_n_2_[19] ;
  wire \q_tmp_reg_n_2_[1] ;
  wire \q_tmp_reg_n_2_[20] ;
  wire \q_tmp_reg_n_2_[21] ;
  wire \q_tmp_reg_n_2_[22] ;
  wire \q_tmp_reg_n_2_[23] ;
  wire \q_tmp_reg_n_2_[2] ;
  wire \q_tmp_reg_n_2_[34] ;
  wire \q_tmp_reg_n_2_[3] ;
  wire \q_tmp_reg_n_2_[4] ;
  wire \q_tmp_reg_n_2_[5] ;
  wire \q_tmp_reg_n_2_[6] ;
  wire \q_tmp_reg_n_2_[7] ;
  wire \q_tmp_reg_n_2_[8] ;
  wire \q_tmp_reg_n_2_[9] ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire s_ready;
  wire show_ahead0;
  wire show_ahead_reg_n_2;
  wire usedw15_out;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[4]_i_3__1_n_2 ;
  wire \usedw[4]_i_4__1_n_2 ;
  wire \usedw[4]_i_5__1_n_2 ;
  wire \usedw[4]_i_6__1_n_2 ;
  wire \usedw[7]_i_2__1_n_2 ;
  wire \usedw[7]_i_3__1_n_2 ;
  wire \usedw[7]_i_4__1_n_2 ;
  wire [7:0]usedw_reg;
  wire \usedw_reg[4]_i_1__1_n_2 ;
  wire \usedw_reg[4]_i_1__1_n_3 ;
  wire \usedw_reg[4]_i_1__1_n_4 ;
  wire \usedw_reg[4]_i_1__1_n_5 ;
  wire \usedw_reg[4]_i_1__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_8 ;
  wire \usedw_reg[4]_i_1__1_n_9 ;
  wire \usedw_reg[7]_i_1__1_n_4 ;
  wire \usedw_reg[7]_i_1__1_n_5 ;
  wire \usedw_reg[7]_i_1__1_n_7 ;
  wire \usedw_reg[7]_i_1__1_n_8 ;
  wire \usedw_reg[7]_i_1__1_n_9 ;
  wire [7:0]waddr;
  wire \waddr[6]_i_2__1_n_2 ;
  wire \waddr[7]_i_3__1_n_2 ;
  wire \waddr[7]_i_4__1_n_2 ;
  wire [7:0]wnext;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_1__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[23]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(s_ready),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_2_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_2_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_2_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_2_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_2_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_2_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_2_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_2_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_2_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_2_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_2_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_2_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_2_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_2_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_2_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_2_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_2_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1__0 
       (.I0(empty_n_reg_n_2),
        .I1(s_ready),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_2_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_2_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_2_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_2_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_2_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_2_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_2_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_2_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[24]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .I3(empty_n_reg_n_2),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(beat_valid),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    empty_n_i_1__1
       (.I0(pop),
        .I1(m_axi_AXI_Lite_RGB_2_RREADY),
        .I2(m_axi_AXI_Lite_RGB_2_RVALID),
        .I3(usedw_reg[0]),
        .I4(empty_n_i_2__1_n_2),
        .O(empty_n_i_1__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[5]),
        .I3(empty_n_i_3__1_n_2),
        .O(empty_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[2]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ARESET));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    full_n_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_AXI_Lite_RGB_2_RVALID),
        .I5(m_axi_AXI_Lite_RGB_2_RREADY),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h3333433344444444)) 
    full_n_i_2__1
       (.I0(full_n_i_3__1_n_2),
        .I1(push),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(s_ready),
        .I5(empty_n_reg_n_2),
        .O(full_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3__1
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[0]),
        .I4(full_n_i_4__0_n_2),
        .O(full_n_i_3__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .O(full_n_i_4__0_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n_i_2__1_n_2),
        .Q(m_axi_AXI_Lite_RGB_2_RREADY),
        .S(ARESET));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_i_1__1_n_2,mem_reg_i_2__1_n_2,mem_reg_i_3__1_n_2,mem_reg_i_4__1_n_2,mem_reg_i_5__1_n_2,mem_reg_i_6__1_n_2,mem_reg_i_7__1_n_2,mem_reg_i_8__1_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_AXI_Lite_RGB_2_RDATA[15:0]),
        .DIBDI(m_axi_AXI_Lite_RGB_2_RDATA[31:16]),
        .DIPADIP(m_axi_AXI_Lite_RGB_2_RRESP),
        .DIPBDIP({1'b1,m_axi_AXI_Lite_RGB_2_RLAST}),
        .DOADO(q_buf[15:0]),
        .DOBDO({mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,q_buf[23:16]}),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_AXI_Lite_RGB_2_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_AXI_Lite_RGB_2_RVALID,m_axi_AXI_Lite_RGB_2_RVALID,m_axi_AXI_Lite_RGB_2_RVALID,m_axi_AXI_Lite_RGB_2_RVALID}));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    mem_reg_i_10__1
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_10__1_n_2));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__1
       (.I0(\raddr_reg_n_2_[7] ),
        .I1(\raddr_reg_n_2_[5] ),
        .I2(mem_reg_i_9__0_n_2),
        .I3(\raddr_reg_n_2_[6] ),
        .O(mem_reg_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_2__1
       (.I0(\raddr_reg_n_2_[6] ),
        .I1(\raddr_reg_n_2_[4] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(mem_reg_i_10__1_n_2),
        .I4(\raddr_reg_n_2_[3] ),
        .I5(\raddr_reg_n_2_[5] ),
        .O(mem_reg_i_2__1_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_3__1
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(mem_reg_i_10__1_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[4] ),
        .O(mem_reg_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__1
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_4__1_n_2));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__1
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(pop),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .O(mem_reg_i_5__1_n_2));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__1
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_6__1_n_2));
  LUT6 #(
    .INIT(64'h6A666666AAAAAAAA)) 
    mem_reg_i_7__1
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_7__1_n_2));
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8__1
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(s_ready),
        .I4(empty_n_reg_n_2),
        .O(mem_reg_i_8__1_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9__0
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_9__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[0]),
        .Q(\q_tmp_reg_n_2_[0] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[10]),
        .Q(\q_tmp_reg_n_2_[10] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[11]),
        .Q(\q_tmp_reg_n_2_[11] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[12]),
        .Q(\q_tmp_reg_n_2_[12] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[13]),
        .Q(\q_tmp_reg_n_2_[13] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[14]),
        .Q(\q_tmp_reg_n_2_[14] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[15]),
        .Q(\q_tmp_reg_n_2_[15] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[16]),
        .Q(\q_tmp_reg_n_2_[16] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[17]),
        .Q(\q_tmp_reg_n_2_[17] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[18]),
        .Q(\q_tmp_reg_n_2_[18] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[19]),
        .Q(\q_tmp_reg_n_2_[19] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[1]),
        .Q(\q_tmp_reg_n_2_[1] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[20]),
        .Q(\q_tmp_reg_n_2_[20] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[21]),
        .Q(\q_tmp_reg_n_2_[21] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[22]),
        .Q(\q_tmp_reg_n_2_[22] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[23]),
        .Q(\q_tmp_reg_n_2_[23] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[2]),
        .Q(\q_tmp_reg_n_2_[2] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RLAST),
        .Q(\q_tmp_reg_n_2_[34] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[3]),
        .Q(\q_tmp_reg_n_2_[3] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[4]),
        .Q(\q_tmp_reg_n_2_[4] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[5]),
        .Q(\q_tmp_reg_n_2_[5] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[6]),
        .Q(\q_tmp_reg_n_2_[6] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[7]),
        .Q(\q_tmp_reg_n_2_[7] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[8]),
        .Q(\q_tmp_reg_n_2_[8] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_AXI_Lite_RGB_2_RDATA[9]),
        .Q(\q_tmp_reg_n_2_[9] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__1_n_2),
        .Q(\raddr_reg_n_2_[0] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_7__1_n_2),
        .Q(\raddr_reg_n_2_[1] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_6__1_n_2),
        .Q(\raddr_reg_n_2_[2] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_5__1_n_2),
        .Q(\raddr_reg_n_2_[3] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_4__1_n_2),
        .Q(\raddr_reg_n_2_[4] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_3__1_n_2),
        .Q(\raddr_reg_n_2_[5] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_2__1_n_2),
        .Q(\raddr_reg_n_2_[6] ),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_1__1_n_2),
        .Q(\raddr_reg_n_2_[7] ),
        .R(ARESET));
  LUT5 #(
    .INIT(32'h0000D000)) 
    show_ahead_i_1__1
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(m_axi_AXI_Lite_RGB_2_RREADY),
        .I3(m_axi_AXI_Lite_RGB_2_RVALID),
        .I4(empty_n_i_2__1_n_2),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_2),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \usedw[4]_i_2__1 
       (.I0(m_axi_AXI_Lite_RGB_2_RVALID),
        .I1(m_axi_AXI_Lite_RGB_2_RREADY),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(s_ready),
        .I5(empty_n_reg_n_2),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[4]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[4]_i_4__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[4]_i_5__1_n_2 ));
  LUT6 #(
    .INIT(64'h6A66666655555555)) 
    \usedw[4]_i_6__1 
       (.I0(usedw_reg[1]),
        .I1(empty_n_reg_n_2),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .I5(push),
        .O(\usedw[4]_i_6__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_2__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[7]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[7]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[7]_i_4__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(usedw_reg[0]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__1_n_9 ),
        .Q(usedw_reg[1]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__1_n_8 ),
        .Q(usedw_reg[2]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__1_n_7 ),
        .Q(usedw_reg[3]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__1_n_6 ),
        .Q(usedw_reg[4]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__1_n_2 ,\usedw_reg[4]_i_1__1_n_3 ,\usedw_reg[4]_i_1__1_n_4 ,\usedw_reg[4]_i_1__1_n_5 }),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw15_out}),
        .O({\usedw_reg[4]_i_1__1_n_6 ,\usedw_reg[4]_i_1__1_n_7 ,\usedw_reg[4]_i_1__1_n_8 ,\usedw_reg[4]_i_1__1_n_9 }),
        .S({\usedw[4]_i_3__1_n_2 ,\usedw[4]_i_4__1_n_2 ,\usedw[4]_i_5__1_n_2 ,\usedw[4]_i_6__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__1_n_9 ),
        .Q(usedw_reg[5]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__1_n_8 ),
        .Q(usedw_reg[6]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__1_n_7 ),
        .Q(usedw_reg[7]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_1__1 
       (.CI(\usedw_reg[4]_i_1__1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_1__1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_1__1_n_4 ,\usedw_reg[7]_i_1__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({\NLW_usedw_reg[7]_i_1__1_O_UNCONNECTED [3],\usedw_reg[7]_i_1__1_n_7 ,\usedw_reg[7]_i_1__1_n_8 ,\usedw_reg[7]_i_1__1_n_9 }),
        .S({1'b0,\usedw[7]_i_2__1_n_2 ,\usedw[7]_i_3__1_n_2 ,\usedw[7]_i_4__1_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(wnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(wnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(wnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(wnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(wnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(wnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(wnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_AXI_Lite_RGB_2_RREADY),
        .I1(m_axi_AXI_Lite_RGB_2_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_2 ),
        .I3(waddr[6]),
        .O(wnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[0]),
        .Q(waddr[0]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[1]),
        .Q(waddr[1]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[2]),
        .Q(waddr[2]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[3]),
        .Q(waddr[3]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[4]),
        .Q(waddr[4]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[5]),
        .Q(waddr[5]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[6]),
        .Q(waddr[6]),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[7]),
        .Q(waddr[7]),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo
   (fifo_rreq_valid,
    empty_n_tmp_reg_0,
    E,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    S,
    \align_len_reg[14] ,
    \align_len_reg[9] ,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    \sect_cnt_reg_0__s_port_] ,
    invalid_len_event_reg,
    AXI_Lite_RGB_2_ARREADY,
    ARESET,
    rreq_handling_reg,
    ap_clk,
    invalid_len_event,
    CO,
    p_23_in,
    rreq_handling_reg_0,
    Q,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \end_addr_buf_reg[31] ,
    sect_cnt_reg,
    fifo_rreq_valid_buf_reg,
    push,
    fifo_rreq_valid_buf,
    in,
    data_vld_reg_0,
    ap_rst_n);
  output fifo_rreq_valid;
  output empty_n_tmp_reg_0;
  output [0:0]E;
  output \q_reg[0]_0 ;
  output \q_reg[0]_1 ;
  output [1:0]S;
  output [33:0]\align_len_reg[14] ;
  output [1:0]\align_len_reg[9] ;
  output [3:0]\start_addr_reg[2] ;
  output [2:0]\start_addr_reg[2]_0 ;
  output \sect_cnt_reg_0__s_port_] ;
  output invalid_len_event_reg;
  output AXI_Lite_RGB_2_ARREADY;
  input ARESET;
  input rreq_handling_reg;
  input ap_clk;
  input invalid_len_event;
  input [0:0]CO;
  input p_23_in;
  input rreq_handling_reg_0;
  input [5:0]Q;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]sect_cnt_reg;
  input fifo_rreq_valid_buf_reg;
  input push;
  input fifo_rreq_valid_buf;
  input [29:0]in;
  input data_vld_reg_0;
  input ap_rst_n;

  wire ARESET;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [0:0]CO;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [33:0]\align_len_reg[14] ;
  wire [1:0]\align_len_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4__0_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire data_vld_i_1__5_n_2;
  wire data_vld_reg_0;
  wire empty_n_tmp_reg_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_tmp_i_1__0_n_2;
  wire full_n_tmp_i_2__2_n_2;
  wire full_n_tmp_i_4__2_n_2;
  wire [29:0]in;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][38]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][44]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire p_23_in;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [19:0]sect_cnt_reg;
  wire sect_cnt_reg_0__s_net_1;
  wire [3:0]\start_addr_reg[2] ;
  wire [2:0]\start_addr_reg[2]_0 ;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg_0),
        .I2(p_23_in),
        .I3(CO),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_4__0_n_2 ),
        .O(\q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(Q[3]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(Q[4]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(Q[5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__0 
       (.I0(Q[0]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(Q[1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__5
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(empty_n_tmp_reg_0),
        .I4(rreq_handling_reg),
        .I5(push),
        .O(data_vld_i_1__5_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_2),
        .Q(empty_n_tmp_reg_0),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_tmp_i_2__0
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .O(\q_reg[0]_0 ));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(empty_n_tmp_reg_0),
        .Q(fifo_rreq_valid),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_tmp_i_1__0
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_tmp_i_2__2_n_2),
        .I2(data_vld_reg_0),
        .I3(AXI_Lite_RGB_2_ARREADY),
        .I4(ap_rst_n),
        .I5(full_n_tmp_i_4__2_n_2),
        .O(full_n_tmp_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_tmp_i_2__2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_2__2_n_2));
  LUT6 #(
    .INIT(64'hAA8A8A8AAAAAAAAA)) 
    full_n_tmp_i_4__2
       (.I0(empty_n_tmp_reg_0),
        .I1(invalid_len_event),
        .I2(fifo_rreq_valid),
        .I3(CO),
        .I4(p_23_in),
        .I5(rreq_handling_reg_0),
        .O(full_n_tmp_i_4__2_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__0_n_2),
        .Q(AXI_Lite_RGB_2_ARREADY),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event0),
        .I1(fifo_rreq_valid_buf),
        .I2(invalid_len_event),
        .O(invalid_len_event_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_2__0
       (.I0(\align_len_reg[14] [31]),
        .I1(fifo_rreq_valid),
        .I2(\align_len_reg[14] [32]),
        .I3(\align_len_reg[14] [30]),
        .I4(\align_len_reg[14] [33]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(sect_cnt_reg[18]),
        .O(\start_addr_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31] [16]),
        .O(\start_addr_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(sect_cnt_reg[14]),
        .I1(\end_addr_buf_reg[31] [14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [13]),
        .I5(sect_cnt_reg[13]),
        .O(\start_addr_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(sect_cnt_reg[11]),
        .I1(\end_addr_buf_reg[31] [11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(sect_cnt_reg[10]),
        .O(\start_addr_reg[2] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(sect_cnt_reg[8]),
        .I1(\end_addr_buf_reg[31] [8]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [7]),
        .I5(sect_cnt_reg[7]),
        .O(\start_addr_reg[2] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(sect_cnt_reg[5]),
        .I1(\end_addr_buf_reg[31] [5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [4]),
        .I5(sect_cnt_reg[4]),
        .O(\start_addr_reg[2] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(sect_cnt_reg[1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(\start_addr_reg[2] [0]));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][38]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][44]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(\align_len_reg[14] [33]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(\align_len_reg[14] [32]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__1
       (.I0(\align_len_reg[14] [31]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__1
       (.I0(\align_len_reg[14] [30]),
        .O(\align_len_reg[9] [0]));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push),
        .I3(rreq_handling_reg),
        .I4(empty_n_tmp_reg_0),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hDFF72008DFF72000)) 
    \pout[1]_i_1__0 
       (.I0(empty_n_tmp_reg_0),
        .I1(rreq_handling_reg),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1__0 
       (.I0(empty_n_tmp_reg_0),
        .I1(rreq_handling_reg),
        .I2(push),
        .I3(\pout_reg_n_2_[0] ),
        .I4(\pout_reg_n_2_[1] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ARESET));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ARESET));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ARESET));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\align_len_reg[14] [0]),
        .R(ARESET));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\align_len_reg[14] [10]),
        .R(ARESET));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\align_len_reg[14] [11]),
        .R(ARESET));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\align_len_reg[14] [12]),
        .R(ARESET));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\align_len_reg[14] [13]),
        .R(ARESET));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\align_len_reg[14] [14]),
        .R(ARESET));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\align_len_reg[14] [15]),
        .R(ARESET));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\align_len_reg[14] [16]),
        .R(ARESET));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\align_len_reg[14] [17]),
        .R(ARESET));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\align_len_reg[14] [18]),
        .R(ARESET));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\align_len_reg[14] [19]),
        .R(ARESET));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\align_len_reg[14] [1]),
        .R(ARESET));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\align_len_reg[14] [20]),
        .R(ARESET));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\align_len_reg[14] [21]),
        .R(ARESET));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\align_len_reg[14] [22]),
        .R(ARESET));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\align_len_reg[14] [23]),
        .R(ARESET));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\align_len_reg[14] [24]),
        .R(ARESET));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\align_len_reg[14] [25]),
        .R(ARESET));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\align_len_reg[14] [26]),
        .R(ARESET));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\align_len_reg[14] [27]),
        .R(ARESET));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\align_len_reg[14] [28]),
        .R(ARESET));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\align_len_reg[14] [29]),
        .R(ARESET));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\align_len_reg[14] [2]),
        .R(ARESET));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][38]_srl5_n_2 ),
        .Q(\align_len_reg[14] [30]),
        .R(ARESET));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(\align_len_reg[14] [31]),
        .R(ARESET));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\align_len_reg[14] [3]),
        .R(ARESET));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(\align_len_reg[14] [32]),
        .R(ARESET));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][44]_srl5_n_2 ),
        .Q(\align_len_reg[14] [33]),
        .R(ARESET));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\align_len_reg[14] [4]),
        .R(ARESET));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\align_len_reg[14] [5]),
        .R(ARESET));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\align_len_reg[14] [6]),
        .R(ARESET));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\align_len_reg[14] [7]),
        .R(ARESET));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\align_len_reg[14] [8]),
        .R(ARESET));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\align_len_reg[14] [9]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFF00FF54)) 
    \sect_cnt[0]_i_1__1 
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(p_23_in),
        .I4(rreq_handling_reg_0),
        .O(sect_cnt_reg_0__s_net_1));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_fifo" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8
   (full_n_tmp_reg_0,
    \q_reg[0] ,
    p_13_in,
    next_rreq,
    p_23_in,
    fifo_rreq_valid_buf,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    fifo_rreq_valid_buf_reg,
    SR,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ARESET,
    ap_clk,
    push,
    data_vld_reg_0,
    rreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \sect_len_buf_reg[7] ,
    CO,
    invalid_len_event_reg,
    Q,
    sect_cnt_reg,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid,
    invalid_len_event,
    \dout_buf_reg[34] ,
    beat_valid,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    throttl_cnt,
    ap_rst_n,
    \start_addr_buf_reg[31] ,
    \sect_len_buf_reg[3] );
  output full_n_tmp_reg_0;
  output \q_reg[0] ;
  output p_13_in;
  output next_rreq;
  output p_23_in;
  output fifo_rreq_valid_buf;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output fifo_rreq_valid_buf_reg;
  output [0:0]SR;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  input ARESET;
  input ap_clk;
  input push;
  input data_vld_reg_0;
  input rreq_handling_reg_0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \sect_len_buf_reg[7] ;
  input [0:0]CO;
  input invalid_len_event_reg;
  input [19:0]Q;
  input [19:0]sect_cnt_reg;
  input fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid;
  input invalid_len_event;
  input [0:0]\dout_buf_reg[34] ;
  input beat_valid;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_AXI_Lite_RGB_2_ARREADY;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input throttl_cnt;
  input ap_rst_n;
  input [0:0]\start_addr_buf_reg[31] ;
  input [3:0]\sect_len_buf_reg[3] ;

  wire ARESET;
  wire [0:0]CO;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__6_n_2;
  wire data_vld_reg_0;
  wire data_vld_reg_n_2;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_tmp_i_1__5_n_2;
  wire empty_n_tmp_reg_n_2;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n;
  wire full_n_tmp_i_1__0_n_2;
  wire full_n_tmp_i_2__5_n_2;
  wire full_n_tmp_reg_0;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire next_rreq;
  wire p_13_in;
  wire p_23_in;
  wire \pout[0]_i_1__1_n_2 ;
  wire \pout[1]_i_1__1_n_2 ;
  wire \pout[2]_i_1__1_n_2 ;
  wire \pout[3]_i_1__1_n_2 ;
  wire \pout[3]_i_2__1_n_2 ;
  wire \pout[3]_i_3__1_n_2 ;
  wire \pout[3]_i_4__1_n_2 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[0] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_cnt[0]_i_3__1_n_2 ;
  wire \sect_cnt[0]_i_4__1_n_2 ;
  wire \sect_cnt[0]_i_5__1_n_2 ;
  wire \sect_cnt[0]_i_6__1_n_2 ;
  wire \sect_cnt[0]_i_7__1_n_2 ;
  wire \sect_cnt[12]_i_2__1_n_2 ;
  wire \sect_cnt[12]_i_3__1_n_2 ;
  wire \sect_cnt[12]_i_4__1_n_2 ;
  wire \sect_cnt[12]_i_5__1_n_2 ;
  wire \sect_cnt[16]_i_2__1_n_2 ;
  wire \sect_cnt[16]_i_3__1_n_2 ;
  wire \sect_cnt[16]_i_4__1_n_2 ;
  wire \sect_cnt[16]_i_5__1_n_2 ;
  wire \sect_cnt[4]_i_2__1_n_2 ;
  wire \sect_cnt[4]_i_3__1_n_2 ;
  wire \sect_cnt[4]_i_4__1_n_2 ;
  wire \sect_cnt[4]_i_5__1_n_2 ;
  wire \sect_cnt[8]_i_2__1_n_2 ;
  wire \sect_cnt[8]_i_3__1_n_2 ;
  wire \sect_cnt[8]_i_4__1_n_2 ;
  wire \sect_cnt[8]_i_5__1_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__1_n_2 ;
  wire \sect_cnt_reg[0]_i_2__1_n_3 ;
  wire \sect_cnt_reg[0]_i_2__1_n_4 ;
  wire \sect_cnt_reg[0]_i_2__1_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__1_n_2 ;
  wire \sect_cnt_reg[12]_i_1__1_n_3 ;
  wire \sect_cnt_reg[12]_i_1__1_n_4 ;
  wire \sect_cnt_reg[12]_i_1__1_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__1_n_3 ;
  wire \sect_cnt_reg[16]_i_1__1_n_4 ;
  wire \sect_cnt_reg[16]_i_1__1_n_5 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1__1_n_2 ;
  wire \sect_cnt_reg[4]_i_1__1_n_3 ;
  wire \sect_cnt_reg[4]_i_1__1_n_4 ;
  wire \sect_cnt_reg[4]_i_1__1_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__1_n_2 ;
  wire \sect_cnt_reg[8]_i_1__1_n_3 ;
  wire \sect_cnt_reg[8]_i_1__1_n_4 ;
  wire \sect_cnt_reg[8]_i_1__1_n_5 ;
  wire [3:0]\sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire throttl_cnt;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[6] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(full_n),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(throttl_cnt),
        .I3(m_axi_AXI_Lite_RGB_2_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h555D000000000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_AXI_Lite_RGB_2_ARREADY),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(full_n),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(p_13_in),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\sect_len_buf_reg[3] [0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(p_13_in),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\sect_len_buf_reg[3] [1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(p_13_in),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\sect_len_buf_reg[3] [2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(p_13_in),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\sect_len_buf_reg[3] [3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(p_23_in),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(p_13_in),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    data_vld_i_1__6
       (.I0(p_13_in),
        .I1(\pout[3]_i_3__1_n_2 ),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_tmp_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__6_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_2),
        .Q(data_vld_reg_n_2),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F775555)) 
    empty_n_tmp_i_1__4
       (.I0(rreq_handling_reg_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(p_13_in),
        .I4(CO),
        .I5(invalid_len_event_reg),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_tmp_i_1__5
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_tmp_reg_n_2),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .O(empty_n_tmp_i_1__5_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__5_n_2),
        .Q(empty_n_tmp_reg_n_2),
        .R(ARESET));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    \end_addr_buf[31]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .I5(invalid_len_event),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFF2AD500)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(fifo_rreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFBBBFFFFBBBBBBBB)) 
    full_n_tmp_i_1__0
       (.I0(full_n_tmp_i_2__5_n_2),
        .I1(ap_rst_n),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_tmp_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(full_n_tmp_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_tmp_i_2__5
       (.I0(full_n),
        .I1(\pout[3]_i_4__1_n_2 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[3]),
        .I5(pout_reg[2]),
        .O(full_n_tmp_i_2__5_n_2));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_tmp_i_3__3
       (.I0(\q_reg[0] ),
        .I1(push),
        .I2(data_vld_reg_0),
        .O(full_n_tmp_reg_0));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__0_n_2),
        .Q(full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    invalid_len_event_i_3__0
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(fifo_rreq_valid_buf));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__1 
       (.I0(\pout[3]_i_4__1_n_2 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_4__1_n_2 ),
        .O(\pout[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h0080808044848484)) 
    \pout[3]_i_1__1 
       (.I0(p_13_in),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_tmp_reg_n_2),
        .I3(\dout_buf_reg[34] ),
        .I4(beat_valid),
        .I5(\pout[3]_i_3__1_n_2 ),
        .O(\pout[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(\pout[3]_i_4__1_n_2 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4__1 
       (.I0(p_13_in),
        .I1(empty_n_tmp_reg_n_2),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_4__1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[0]_i_1__1_n_2 ),
        .Q(pout_reg[0]),
        .R(ARESET));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[1]_i_1__1_n_2 ),
        .Q(pout_reg[1]),
        .R(ARESET));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[2]_i_1__1_n_2 ),
        .Q(pout_reg[2]),
        .R(ARESET));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[3]_i_2__1_n_2 ),
        .Q(pout_reg[3]),
        .R(ARESET));
  LUT5 #(
    .INIT(32'h0CAEAEAE)) 
    rreq_handling_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(fifo_rreq_valid_buf_reg_0),
        .I2(invalid_len_event),
        .I3(p_23_in),
        .I4(CO),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\start_addr_buf_reg[31] ),
        .I1(p_23_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__1_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7__1 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_rreq),
        .O(\sect_cnt[0]_i_7__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__1_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__1_n_2 ,\sect_cnt_reg[0]_i_2__1_n_3 ,\sect_cnt_reg[0]_i_2__1_n_4 ,\sect_cnt_reg[0]_i_2__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__1_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__1_n_2 ,\sect_cnt[0]_i_5__1_n_2 ,\sect_cnt[0]_i_6__1_n_2 ,\sect_cnt[0]_i_7__1_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__1 
       (.CI(\sect_cnt_reg[8]_i_1__1_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1__1_n_2 ,\sect_cnt_reg[12]_i_1__1_n_3 ,\sect_cnt_reg[12]_i_1__1_n_4 ,\sect_cnt_reg[12]_i_1__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__1_n_2 ,\sect_cnt[12]_i_3__1_n_2 ,\sect_cnt[12]_i_4__1_n_2 ,\sect_cnt[12]_i_5__1_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__1 
       (.CI(\sect_cnt_reg[12]_i_1__1_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__1_n_3 ,\sect_cnt_reg[16]_i_1__1_n_4 ,\sect_cnt_reg[16]_i_1__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2__1_n_2 ,\sect_cnt[16]_i_3__1_n_2 ,\sect_cnt[16]_i_4__1_n_2 ,\sect_cnt[16]_i_5__1_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__1 
       (.CI(\sect_cnt_reg[0]_i_2__1_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1__1_n_2 ,\sect_cnt_reg[4]_i_1__1_n_3 ,\sect_cnt_reg[4]_i_1__1_n_4 ,\sect_cnt_reg[4]_i_1__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__1_n_2 ,\sect_cnt[4]_i_3__1_n_2 ,\sect_cnt[4]_i_4__1_n_2 ,\sect_cnt[4]_i_5__1_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__1 
       (.CI(\sect_cnt_reg[4]_i_1__1_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1__1_n_2 ,\sect_cnt_reg[8]_i_1__1_n_3 ,\sect_cnt_reg[8]_i_1__1_n_4 ,\sect_cnt_reg[8]_i_1__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__1_n_2 ,\sect_cnt[8]_i_3__1_n_2 ,\sect_cnt[8]_i_4__1_n_2 ,\sect_cnt[8]_i_5__1_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(p_13_in),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_23_in));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_read" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read
   (m_axi_AXI_Lite_RGB_2_RREADY,
    ARVALID_Dummy,
    throttl_cnt1,
    Q,
    m_axi_AXI_Lite_RGB_2_ARVALID,
    s_ready_t_reg,
    m_axi_AXI_Lite_RGB_2_ARADDR,
    SR,
    AXI_Lite_RGB_2_ARREADY,
    \rgb2_in_addr_read_reg_209_reg[23] ,
    ap_clk,
    m_axi_AXI_Lite_RGB_2_RDATA,
    m_axi_AXI_Lite_RGB_2_RRESP,
    m_axi_AXI_Lite_RGB_2_RLAST,
    m_axi_AXI_Lite_RGB_2_RVALID,
    ARESET,
    throttl_cnt,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    push,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    in);
  output m_axi_AXI_Lite_RGB_2_RREADY;
  output ARVALID_Dummy;
  output throttl_cnt1;
  output [3:0]Q;
  output m_axi_AXI_Lite_RGB_2_ARVALID;
  output [0:0]s_ready_t_reg;
  output [29:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  output [0:0]SR;
  output AXI_Lite_RGB_2_ARREADY;
  output [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  input ap_clk;
  input [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  input [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  input m_axi_AXI_Lite_RGB_2_RLAST;
  input m_axi_AXI_Lite_RGB_2_RVALID;
  input ARESET;
  input throttl_cnt;
  input m_axi_AXI_Lite_RGB_2_ARREADY;
  input push;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input [29:0]in;

  wire ARESET;
  wire ARVALID_Dummy;
  wire AXI_Lite_RGB_2_ARREADY;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_2_[5] ;
  wire \beat_len_buf_reg_n_2_[6] ;
  wire \beat_len_buf_reg_n_2_[7] ;
  wire \beat_len_buf_reg_n_2_[8] ;
  wire \beat_len_buf_reg_n_2_[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_8__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__1_n_2 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[12] ;
  wire \end_addr_buf_reg_n_2_[13] ;
  wire \end_addr_buf_reg_n_2_[14] ;
  wire \end_addr_buf_reg_n_2_[15] ;
  wire \end_addr_buf_reg_n_2_[16] ;
  wire \end_addr_buf_reg_n_2_[17] ;
  wire \end_addr_buf_reg_n_2_[18] ;
  wire \end_addr_buf_reg_n_2_[19] ;
  wire \end_addr_buf_reg_n_2_[20] ;
  wire \end_addr_buf_reg_n_2_[21] ;
  wire \end_addr_buf_reg_n_2_[22] ;
  wire \end_addr_buf_reg_n_2_[23] ;
  wire \end_addr_buf_reg_n_2_[24] ;
  wire \end_addr_buf_reg_n_2_[25] ;
  wire \end_addr_buf_reg_n_2_[26] ;
  wire \end_addr_buf_reg_n_2_[27] ;
  wire \end_addr_buf_reg_n_2_[28] ;
  wire \end_addr_buf_reg_n_2_[29] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[30] ;
  wire \end_addr_buf_reg_n_2_[31] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__1_n_2;
  wire end_addr_carry__0_i_2__1_n_2;
  wire end_addr_carry__0_i_3__1_n_2;
  wire end_addr_carry__0_i_4__1_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__1_n_2;
  wire end_addr_carry__1_i_2__1_n_2;
  wire end_addr_carry__1_i_3__1_n_2;
  wire end_addr_carry__1_i_4__1_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__1_n_2;
  wire end_addr_carry__2_i_2__1_n_2;
  wire end_addr_carry__2_i_3__1_n_2;
  wire end_addr_carry__2_i_4__1_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__1_n_2;
  wire end_addr_carry__3_i_2__1_n_2;
  wire end_addr_carry__3_i_3__1_n_2;
  wire end_addr_carry__3_i_4__1_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__1_n_2;
  wire end_addr_carry__4_i_2__1_n_2;
  wire end_addr_carry__4_i_3__1_n_2;
  wire end_addr_carry__4_i_4__1_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__1_n_2;
  wire end_addr_carry__5_i_2__1_n_2;
  wire end_addr_carry__5_i_3__1_n_2;
  wire end_addr_carry__5_i_4__1_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__1_n_2;
  wire end_addr_carry__6_i_2__1_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__1_n_2;
  wire end_addr_carry_i_2__1_n_2;
  wire end_addr_carry_i_3__1_n_2;
  wire end_addr_carry_i_4__1_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rdata_n_10;
  wire fifo_rdata_n_11;
  wire fifo_rdata_n_12;
  wire fifo_rdata_n_13;
  wire fifo_rdata_n_14;
  wire fifo_rdata_n_15;
  wire fifo_rdata_n_16;
  wire fifo_rdata_n_17;
  wire fifo_rdata_n_18;
  wire fifo_rdata_n_19;
  wire fifo_rdata_n_20;
  wire fifo_rdata_n_21;
  wire fifo_rdata_n_22;
  wire fifo_rdata_n_23;
  wire fifo_rdata_n_24;
  wire fifo_rdata_n_25;
  wire fifo_rdata_n_26;
  wire fifo_rdata_n_27;
  wire fifo_rdata_n_28;
  wire fifo_rdata_n_29;
  wire fifo_rdata_n_30;
  wire fifo_rdata_n_5;
  wire fifo_rdata_n_7;
  wire fifo_rdata_n_8;
  wire fifo_rdata_n_9;
  wire [44:38]fifo_rreq_data;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_2;
  wire first_sect_carry__0_i_2__1_n_2;
  wire first_sect_carry__0_i_3__1_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__1_n_2;
  wire first_sect_carry_i_2__1_n_2;
  wire first_sect_carry_i_3__1_n_2;
  wire first_sect_carry_i_4__1_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire if_read;
  wire [29:0]in;
  wire invalid_len_event;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_AXI_Lite_RGB_2_ARADDR;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire m_axi_AXI_Lite_RGB_2_ARVALID;
  wire [31:0]m_axi_AXI_Lite_RGB_2_RDATA;
  wire m_axi_AXI_Lite_RGB_2_RLAST;
  wire m_axi_AXI_Lite_RGB_2_RREADY;
  wire [1:0]m_axi_AXI_Lite_RGB_2_RRESP;
  wire m_axi_AXI_Lite_RGB_2_RVALID;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__0_n_8;
  wire minusOp_carry__0_n_9;
  wire minusOp_carry__1_n_9;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire minusOp_carry_n_8;
  wire next_rreq;
  wire p_13_in;
  wire p_23_in;
  wire [5:0]plusOp;
  wire push;
  wire [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  wire rreq_handling_reg_n_2;
  wire [23:0]s_data;
  wire s_ready;
  wire [0:0]s_ready_t_reg;
  wire \sect_addr_buf[10]_i_1__1_n_2 ;
  wire \sect_addr_buf[11]_i_2__1_n_2 ;
  wire \sect_addr_buf[12]_i_1__1_n_2 ;
  wire \sect_addr_buf[13]_i_1__1_n_2 ;
  wire \sect_addr_buf[14]_i_1__1_n_2 ;
  wire \sect_addr_buf[15]_i_1__1_n_2 ;
  wire \sect_addr_buf[16]_i_1__1_n_2 ;
  wire \sect_addr_buf[17]_i_1__1_n_2 ;
  wire \sect_addr_buf[18]_i_1__1_n_2 ;
  wire \sect_addr_buf[19]_i_1__1_n_2 ;
  wire \sect_addr_buf[20]_i_1__1_n_2 ;
  wire \sect_addr_buf[21]_i_1__1_n_2 ;
  wire \sect_addr_buf[22]_i_1__1_n_2 ;
  wire \sect_addr_buf[23]_i_1__1_n_2 ;
  wire \sect_addr_buf[24]_i_1__1_n_2 ;
  wire \sect_addr_buf[25]_i_1__1_n_2 ;
  wire \sect_addr_buf[26]_i_1__1_n_2 ;
  wire \sect_addr_buf[27]_i_1__1_n_2 ;
  wire \sect_addr_buf[28]_i_1__1_n_2 ;
  wire \sect_addr_buf[29]_i_1__1_n_2 ;
  wire \sect_addr_buf[2]_i_1__1_n_2 ;
  wire \sect_addr_buf[30]_i_1__1_n_2 ;
  wire \sect_addr_buf[31]_i_1__1_n_2 ;
  wire \sect_addr_buf[3]_i_1__1_n_2 ;
  wire \sect_addr_buf[4]_i_1__1_n_2 ;
  wire \sect_addr_buf[5]_i_1__1_n_2 ;
  wire \sect_addr_buf[6]_i_1__1_n_2 ;
  wire \sect_addr_buf[7]_i_1__1_n_2 ;
  wire \sect_addr_buf[8]_i_1__1_n_2 ;
  wire \sect_addr_buf[9]_i_1__1_n_2 ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_len_buf[0]_i_1__1_n_2 ;
  wire \sect_len_buf[1]_i_1__1_n_2 ;
  wire \sect_len_buf[2]_i_1__1_n_2 ;
  wire \sect_len_buf[3]_i_1__1_n_2 ;
  wire \sect_len_buf[4]_i_1__1_n_2 ;
  wire \sect_len_buf[5]_i_1__1_n_2 ;
  wire \sect_len_buf[6]_i_1__1_n_2 ;
  wire \sect_len_buf[7]_i_1__1_n_2 ;
  wire \sect_len_buf[8]_i_1__1_n_2 ;
  wire \sect_len_buf[9]_i_2__1_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire throttl_cnt;
  wire throttl_cnt1;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[6] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__1_O_UNCONNECTED;

  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_9),
        .Q(\align_len_reg_n_2_[10] ),
        .R(ARESET));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_8),
        .Q(\align_len_reg_n_2_[11] ),
        .R(ARESET));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_7),
        .Q(\align_len_reg_n_2_[13] ),
        .R(ARESET));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__0_n_6),
        .Q(\align_len_reg_n_2_[14] ),
        .R(ARESET));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry__1_n_9),
        .Q(\align_len_reg_n_2_[31] ),
        .R(ARESET));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_8),
        .Q(\align_len_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_7),
        .Q(\align_len_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_6),
        .Q(\align_len_reg_n_2_[9] ),
        .R(ARESET));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(\beat_len_buf_reg_n_2_[5] ),
        .R(ARESET));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(\beat_len_buf_reg_n_2_[6] ),
        .R(ARESET));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(\beat_len_buf_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(\beat_len_buf_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(\beat_len_buf_reg_n_2_[9] ),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_30),
        .Q(s_data[0]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_20),
        .Q(s_data[10]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_19),
        .Q(s_data[11]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_18),
        .Q(s_data[12]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_17),
        .Q(s_data[13]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_16),
        .Q(s_data[14]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_15),
        .Q(s_data[15]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_14),
        .Q(s_data[16]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_13),
        .Q(s_data[17]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_12),
        .Q(s_data[18]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_11),
        .Q(s_data[19]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_29),
        .Q(s_data[1]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_10),
        .Q(s_data[20]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_9),
        .Q(s_data[21]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_8),
        .Q(s_data[22]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_7),
        .Q(s_data[23]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_28),
        .Q(s_data[2]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_27),
        .Q(s_data[3]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_26),
        .Q(s_data[4]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_25),
        .Q(s_data[5]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_24),
        .Q(s_data[6]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_23),
        .Q(s_data[7]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_22),
        .Q(s_data[8]),
        .R(ARESET));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(if_read),
        .D(fifo_rdata_n_21),
        .Q(s_data[9]),
        .R(ARESET));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rdata_n_5),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(ARESET));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(ARVALID_Dummy),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_8 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_5_n_7 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_8__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_8__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_4__0_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[8]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[9]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[10]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_AXI_Lite_RGB_2_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[12]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[12]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[12]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[12]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[11]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[12]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[13]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[14]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[16]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[16]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[16]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[16]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[15]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[16]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[17]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[18]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[20]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[20]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[20]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[20]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[19]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[20]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[21]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[22]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[24]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[24]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[24]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[24]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[23]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[24]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[25]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[26]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[28]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[28]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[28]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[28]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[27]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[0]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[28]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[29]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_7 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_9 }),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_6_n_2 ,\could_multi_bursts.araddr_buf[31]_i_7__0_n_2 ,\could_multi_bursts.araddr_buf[31]_i_8__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[1]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[2]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_AXI_Lite_RGB_2_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[3]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[4]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[5]),
        .R(ARESET));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[6]),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_AXI_Lite_RGB_2_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 }),
        .S({\could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6__0_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_AXI_Lite_RGB_2_ARADDR[7]),
        .R(ARESET));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(fifo_rctl_n_34),
        .Q(Q[0]),
        .R(ARESET));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(fifo_rctl_n_35),
        .Q(Q[1]),
        .R(ARESET));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(fifo_rctl_n_36),
        .Q(Q[2]),
        .R(ARESET));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(fifo_rctl_n_37),
        .Q(Q[3]),
        .R(ARESET));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(plusOp[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_31));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_33),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ARESET));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(\end_addr_buf[2]_i_1__1_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_2_[12] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_2_[13] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_2_[14] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_2_[15] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_2_[16] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_2_[17] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_2_[18] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_2_[19] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_2_[20] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_2_[21] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_2_[22] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_2_[23] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_2_[24] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_2_[25] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_2_[26] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_2_[27] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_2_[28] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_2_[29] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__1_n_2 ),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_9),
        .Q(\end_addr_buf_reg_n_2_[30] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_8),
        .Q(\end_addr_buf_reg_n_2_[31] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_2,end_addr_carry_i_2__1_n_2,end_addr_carry_i_3__1_n_2,end_addr_carry_i_4__1_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .S({end_addr_carry__0_i_1__1_n_2,end_addr_carry__0_i_2__1_n_2,end_addr_carry__0_i_3__1_n_2,end_addr_carry__0_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .S({end_addr_carry__1_i_1__1_n_2,end_addr_carry__1_i_2__1_n_2,end_addr_carry__1_i_3__1_n_2,end_addr_carry__1_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(end_addr_carry__1_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .S({end_addr_carry__2_i_1__1_n_2,end_addr_carry__2_i_2__1_n_2,end_addr_carry__2_i_3__1_n_2,end_addr_carry__2_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(end_addr_carry__2_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .S({end_addr_carry__3_i_1__1_n_2,end_addr_carry__3_i_2__1_n_2,end_addr_carry__3_i_3__1_n_2,end_addr_carry__3_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .S({end_addr_carry__4_i_1__1_n_2,end_addr_carry__4_i_2__1_n_2,end_addr_carry__4_i_3__1_n_2,end_addr_carry__4_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .S({end_addr_carry__5_i_1__1_n_2,end_addr_carry__5_i_2__1_n_2,end_addr_carry__5_i_3__1_n_2,end_addr_carry__5_i_4__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__1_n_2,end_addr_carry__6_i_2__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry_i_4__1_n_2));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8 fifo_rctl
       (.ARESET(ARESET),
        .CO(last_sect),
        .O({fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11}),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .SR(fifo_rctl_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_28),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (ARVALID_Dummy),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_34),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_35),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_36),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_37),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_33),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_vld_reg_0(fifo_rreq_n_3),
        .\dout_buf_reg[34] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf(fifo_rreq_valid_buf),
        .fifo_rreq_valid_buf_reg(fifo_rctl_n_30),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_valid_buf_reg_n_2),
        .full_n_tmp_reg_0(fifo_rctl_n_2),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_5),
        .m_axi_AXI_Lite_RGB_2_ARREADY(m_axi_AXI_Lite_RGB_2_ARREADY),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_23_in(p_23_in),
        .push(push),
        .\q_reg[0] (fifo_rctl_n_3),
        .rreq_handling_reg(fifo_rctl_n_29),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_32),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19}),
        .\sect_cnt_reg[15] ({fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23}),
        .\sect_cnt_reg[19] ({fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27}),
        .\sect_cnt_reg[7] ({fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15}),
        .\sect_len_buf_reg[3] ({\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\sect_len_buf_reg[7] (fifo_rreq_n_6),
        .\start_addr_buf_reg[31] (first_sect),
        .throttl_cnt(throttl_cnt),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1 fifo_rdata
       (.ARESET(ARESET),
        .E(if_read),
        .Q({data_pack,fifo_rdata_n_7,fifo_rdata_n_8,fifo_rdata_n_9,fifo_rdata_n_10,fifo_rdata_n_11,fifo_rdata_n_12,fifo_rdata_n_13,fifo_rdata_n_14,fifo_rdata_n_15,fifo_rdata_n_16,fifo_rdata_n_17,fifo_rdata_n_18,fifo_rdata_n_19,fifo_rdata_n_20,fifo_rdata_n_21,fifo_rdata_n_22,fifo_rdata_n_23,fifo_rdata_n_24,fifo_rdata_n_25,fifo_rdata_n_26,fifo_rdata_n_27,fifo_rdata_n_28,fifo_rdata_n_29,fifo_rdata_n_30}),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (fifo_rdata_n_5),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_AXI_Lite_RGB_2_RDATA(m_axi_AXI_Lite_RGB_2_RDATA),
        .m_axi_AXI_Lite_RGB_2_RLAST(m_axi_AXI_Lite_RGB_2_RLAST),
        .m_axi_AXI_Lite_RGB_2_RREADY(m_axi_AXI_Lite_RGB_2_RREADY),
        .m_axi_AXI_Lite_RGB_2_RRESP(m_axi_AXI_Lite_RGB_2_RRESP),
        .m_axi_AXI_Lite_RGB_2_RVALID(m_axi_AXI_Lite_RGB_2_RVALID),
        .s_ready(s_ready));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo fifo_rreq
       (.ARESET(ARESET),
        .AXI_Lite_RGB_2_ARREADY(AXI_Lite_RGB_2_ARREADY),
        .CO(last_sect),
        .E(align_len),
        .Q({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .S({fifo_rreq_n_7,fifo_rreq_n_8}),
        .\align_len_reg[14] ({fifo_rreq_data[44],fifo_rreq_data[41],fifo_rreq_data[39:38],fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42}),
        .\align_len_reg[9] ({fifo_rreq_n_43,fifo_rreq_n_44}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(fifo_rctl_n_2),
        .empty_n_tmp_reg_0(fifo_rreq_n_3),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_2_[31] ,\end_addr_buf_reg_n_2_[30] ,\end_addr_buf_reg_n_2_[29] ,\end_addr_buf_reg_n_2_[28] ,\end_addr_buf_reg_n_2_[27] ,\end_addr_buf_reg_n_2_[26] ,\end_addr_buf_reg_n_2_[25] ,\end_addr_buf_reg_n_2_[24] ,\end_addr_buf_reg_n_2_[23] ,\end_addr_buf_reg_n_2_[22] ,\end_addr_buf_reg_n_2_[21] ,\end_addr_buf_reg_n_2_[20] ,\end_addr_buf_reg_n_2_[19] ,\end_addr_buf_reg_n_2_[18] ,\end_addr_buf_reg_n_2_[17] ,\end_addr_buf_reg_n_2_[16] ,\end_addr_buf_reg_n_2_[15] ,\end_addr_buf_reg_n_2_[14] ,\end_addr_buf_reg_n_2_[13] ,\end_addr_buf_reg_n_2_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf(fifo_rreq_valid_buf),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .in(in),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_53),
        .p_23_in(p_23_in),
        .push(push),
        .\q_reg[0]_0 (fifo_rreq_n_5),
        .\q_reg[0]_1 (fifo_rreq_n_6),
        .rreq_handling_reg(fifo_rctl_n_3),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg_0__s_port_] (fifo_rreq_n_52),
        .\start_addr_reg[2] ({fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48}),
        .\start_addr_reg[2]_0 ({fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51}));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_30),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_2,first_sect_carry_i_2__1_n_2,first_sect_carry_i_3__1_n_2,first_sect_carry_i_4__1_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_2,first_sect_carry__0_i_2__1_n_2,first_sect_carry__0_i_3__1_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(sect_cnt_reg[19]),
        .I2(\start_addr_buf_reg_n_2_[30] ),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(\start_addr_buf_reg_n_2_[28] ),
        .I4(sect_cnt_reg[15]),
        .I5(\start_addr_buf_reg_n_2_[27] ),
        .O(first_sect_carry__0_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(sect_cnt_reg[12]),
        .I1(\start_addr_buf_reg_n_2_[24] ),
        .I2(sect_cnt_reg[13]),
        .I3(\start_addr_buf_reg_n_2_[25] ),
        .I4(\start_addr_buf_reg_n_2_[26] ),
        .I5(sect_cnt_reg[14]),
        .O(first_sect_carry__0_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(sect_cnt_reg[9]),
        .I1(\start_addr_buf_reg_n_2_[21] ),
        .I2(sect_cnt_reg[10]),
        .I3(\start_addr_buf_reg_n_2_[22] ),
        .I4(\start_addr_buf_reg_n_2_[23] ),
        .I5(sect_cnt_reg[11]),
        .O(first_sect_carry_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(sect_cnt_reg[6]),
        .I1(\start_addr_buf_reg_n_2_[18] ),
        .I2(sect_cnt_reg[7]),
        .I3(\start_addr_buf_reg_n_2_[19] ),
        .I4(\start_addr_buf_reg_n_2_[20] ),
        .I5(sect_cnt_reg[8]),
        .O(first_sect_carry_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(sect_cnt_reg[4]),
        .I1(\start_addr_buf_reg_n_2_[16] ),
        .I2(sect_cnt_reg[3]),
        .I3(\start_addr_buf_reg_n_2_[15] ),
        .I4(\start_addr_buf_reg_n_2_[17] ),
        .I5(sect_cnt_reg[5]),
        .O(first_sect_carry_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(sect_cnt_reg[2]),
        .I2(sect_cnt_reg[1]),
        .I3(\start_addr_buf_reg_n_2_[13] ),
        .I4(sect_cnt_reg[0]),
        .I5(\start_addr_buf_reg_n_2_[12] ),
        .O(first_sect_carry_i_4__1_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_53),
        .Q(invalid_len_event),
        .R(ARESET));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51}));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_AXI_Lite_RGB_2_ARVALID_INST_0
       (.I0(ARVALID_Dummy),
        .I1(throttl_cnt),
        .O(m_axi_AXI_Lite_RGB_2_ARVALID));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_2,minusOp_carry_n_3,minusOp_carry_n_4,minusOp_carry_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[39:38],1'b0,1'b0}),
        .O({minusOp_carry_n_6,minusOp_carry_n_7,minusOp_carry_n_8,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_43,fifo_rreq_n_44,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_2),
        .CO({minusOp_carry__0_n_2,minusOp_carry__0_n_3,minusOp_carry__0_n_4,minusOp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[44],1'b0,fifo_rreq_data[41],1'b0}),
        .O({minusOp_carry__0_n_6,minusOp_carry__0_n_7,minusOp_carry__0_n_8,minusOp_carry__0_n_9}),
        .S({fifo_rreq_n_7,1'b1,fifo_rreq_n_8,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_2),
        .CO(NLW_minusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:1],minusOp_carry__1_n_9}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_29),
        .Q(rreq_handling_reg_n_2),
        .R(ARESET));
  fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice rs_rdata
       (.ARESET(ARESET),
        .Q(s_ready_t_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\bus_equal_gen.data_buf_reg[23] (s_data),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\rgb2_in_addr_read_reg_209_reg[23] (\rgb2_in_addr_read_reg_209_reg[23] ),
        .s_ready(s_ready));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(\sect_addr_buf[10]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(\sect_addr_buf[11]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(\sect_addr_buf[12]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(\sect_addr_buf[13]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(\sect_addr_buf[14]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(\sect_addr_buf[15]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(\sect_addr_buf[16]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(\sect_addr_buf[17]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(\sect_addr_buf[18]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(\sect_addr_buf[19]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(\sect_addr_buf[20]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(\sect_addr_buf[21]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(\sect_addr_buf[22]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(\sect_addr_buf[23]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(\sect_addr_buf[24]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(\sect_addr_buf[25]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(\sect_addr_buf[26]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(\sect_addr_buf[27]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(\sect_addr_buf[28]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(\sect_addr_buf[29]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(\sect_addr_buf[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(\sect_addr_buf[30]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(\sect_addr_buf[31]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(\sect_addr_buf[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(\sect_addr_buf[4]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(\sect_addr_buf[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(\sect_addr_buf[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(\sect_addr_buf[7]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(\sect_addr_buf[8]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(\sect_addr_buf[9]_i_1__1_n_2 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[10]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[11]_i_2__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[12]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[13]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[14]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[15]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[16]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[17]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[18]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[19]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[20]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[21]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[22]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[23]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[24]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[25]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[26]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[27]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[28]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[29]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[2]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[30]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[31]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ARESET));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[3]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[4]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[5]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[6]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[7]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[8]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[9]_i_1__1_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_32));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_11),
        .Q(sect_cnt_reg[0]),
        .R(ARESET));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_17),
        .Q(sect_cnt_reg[10]),
        .R(ARESET));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_16),
        .Q(sect_cnt_reg[11]),
        .R(ARESET));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_23),
        .Q(sect_cnt_reg[12]),
        .R(ARESET));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_22),
        .Q(sect_cnt_reg[13]),
        .R(ARESET));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_21),
        .Q(sect_cnt_reg[14]),
        .R(ARESET));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_20),
        .Q(sect_cnt_reg[15]),
        .R(ARESET));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_27),
        .Q(sect_cnt_reg[16]),
        .R(ARESET));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_26),
        .Q(sect_cnt_reg[17]),
        .R(ARESET));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_25),
        .Q(sect_cnt_reg[18]),
        .R(ARESET));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_24),
        .Q(sect_cnt_reg[19]),
        .R(ARESET));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_10),
        .Q(sect_cnt_reg[1]),
        .R(ARESET));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_9),
        .Q(sect_cnt_reg[2]),
        .R(ARESET));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_8),
        .Q(sect_cnt_reg[3]),
        .R(ARESET));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_15),
        .Q(sect_cnt_reg[4]),
        .R(ARESET));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_14),
        .Q(sect_cnt_reg[5]),
        .R(ARESET));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_13),
        .Q(sect_cnt_reg[6]),
        .R(ARESET));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_12),
        .Q(sect_cnt_reg[7]),
        .R(ARESET));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_19),
        .Q(sect_cnt_reg[8]),
        .R(ARESET));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_52),
        .D(fifo_rctl_n_18),
        .Q(sect_cnt_reg[9]),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[2] ),
        .I3(\end_addr_buf_reg_n_2_[2] ),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[3] ),
        .I3(\end_addr_buf_reg_n_2_[3] ),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[4] ),
        .I3(\end_addr_buf_reg_n_2_[4] ),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[5] ),
        .I3(\end_addr_buf_reg_n_2_[5] ),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[6] ),
        .I3(\end_addr_buf_reg_n_2_[6] ),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8BFF8B33)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[5] ),
        .I1(last_sect),
        .I2(\start_addr_buf_reg_n_2_[7] ),
        .I3(first_sect),
        .I4(\end_addr_buf_reg_n_2_[7] ),
        .O(\sect_len_buf[5]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8BFF8B33)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[6] ),
        .I1(last_sect),
        .I2(\start_addr_buf_reg_n_2_[8] ),
        .I3(first_sect),
        .I4(\end_addr_buf_reg_n_2_[8] ),
        .O(\sect_len_buf[6]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hAF3FA03F)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[7] ),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .I2(first_sect),
        .I3(last_sect),
        .I4(\end_addr_buf_reg_n_2_[9] ),
        .O(\sect_len_buf[7]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(\beat_len_buf_reg_n_2_[8] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[10] ),
        .I3(\end_addr_buf_reg_n_2_[10] ),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBB883F3F)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(\beat_len_buf_reg_n_2_[9] ),
        .I1(first_sect),
        .I2(\start_addr_buf_reg_n_2_[11] ),
        .I3(\end_addr_buf_reg_n_2_[11] ),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__1_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[0]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[1]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[2]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[3]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[4]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[5]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[6]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[7]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[8]_i_1__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[9]_i_2__1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ARESET));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ARESET));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ARESET));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ARESET));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ARESET));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ARESET));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ARESET));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ARESET));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ARESET));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ARESET));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ARESET));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ARESET));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ARESET));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ARESET));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ARESET));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ARESET));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ARESET));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ARESET));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ARESET));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ARESET));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ARESET));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ARESET));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ARESET));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_13),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ARESET));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ARESET));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ARESET));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ARESET));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ARESET));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ARESET));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ARESET));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \throttl_cnt[1]_i_2__0 
       (.I0(throttl_cnt),
        .I1(ARVALID_Dummy),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(m_axi_AXI_Lite_RGB_2_ARREADY),
        .O(throttl_cnt1));
  LUT6 #(
    .INIT(64'h0000A800FFFFFFFF)) 
    \throttl_cnt[7]_i_1__1 
       (.I0(m_axi_AXI_Lite_RGB_2_ARREADY),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ARVALID_Dummy),
        .I4(throttl_cnt),
        .I5(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_reg_slice" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice
   (s_ready,
    Q,
    \rgb2_in_addr_read_reg_209_reg[23] ,
    ARESET,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg ,
    \ap_CS_fsm_reg[1] ,
    \bus_equal_gen.data_buf_reg[23] );
  output s_ready;
  output [0:0]Q;
  output [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  input ARESET;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input \ap_CS_fsm_reg[1] ;
  input [23:0]\bus_equal_gen.data_buf_reg[23] ;

  wire ARESET;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [23:0]\bus_equal_gen.data_buf_reg[23] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_2__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [23:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [23:0]\rgb2_in_addr_read_reg_209_reg[23] ;
  wire s_ready;
  wire s_ready_t_i_1__0_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [0]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [10]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [11]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [12]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [13]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [14]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [15]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [16]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [17]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [18]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [19]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [1]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [20]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [21]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [22]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hD088)) 
    \data_p1[23]_i_1__0 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_2__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [23]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [2]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [3]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [4]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [5]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [6]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [7]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [8]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\bus_equal_gen.data_buf_reg[23] [9]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_2__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\rgb2_in_addr_read_reg_209_reg[23] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1__0 
       (.I0(s_ready),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[23] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hDFFF0FC0)) 
    s_ready_t_i_1__0
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(Q),
        .I3(state),
        .I4(s_ready),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(s_ready),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hE0CCECCC)) 
    \state[0]_i_1__0 
       (.I0(s_ready),
        .I1(Q),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(state),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Q),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(ARESET));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_m_axi_throttl" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1
   (\throttl_cnt_reg[6]_0 ,
    throttl_cnt,
    \could_multi_bursts.arlen_buf_reg[3] ,
    SR,
    ap_clk,
    throttl_cnt1,
    m_axi_AXI_Lite_RGB_2_ARREADY,
    Q,
    ARVALID_Dummy,
    ARESET);
  output \throttl_cnt_reg[6]_0 ;
  output throttl_cnt;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  input [0:0]SR;
  input ap_clk;
  input throttl_cnt1;
  input m_axi_AXI_Lite_RGB_2_ARREADY;
  input [1:0]Q;
  input ARVALID_Dummy;
  input ARESET;

  wire ARESET;
  wire ARVALID_Dummy;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire m_axi_AXI_Lite_RGB_2_ARREADY;
  wire [7:2]minusOp;
  wire throttl_cnt;
  wire throttl_cnt1;
  wire \throttl_cnt[0]_i_1__0_n_2 ;
  wire \throttl_cnt[1]_i_1__0_n_2 ;
  wire \throttl_cnt_reg[6]_0 ;
  wire \throttl_cnt_reg_n_2_[0] ;
  wire \throttl_cnt_reg_n_2_[1] ;
  wire \throttl_cnt_reg_n_2_[2] ;
  wire \throttl_cnt_reg_n_2_[3] ;
  wire \throttl_cnt_reg_n_2_[4] ;
  wire \throttl_cnt_reg_n_2_[5] ;
  wire \throttl_cnt_reg_n_2_[6] ;
  wire \throttl_cnt_reg_n_2_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\throttl_cnt_reg_n_2_[6] ),
        .I1(\throttl_cnt_reg_n_2_[7] ),
        .I2(\throttl_cnt_reg_n_2_[5] ),
        .I3(\throttl_cnt_reg_n_2_[4] ),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_AXI_Lite_RGB_2_ARVALID_INST_0_i_1
       (.I0(\throttl_cnt_reg[6]_0 ),
        .I1(\throttl_cnt_reg_n_2_[4] ),
        .I2(\throttl_cnt_reg_n_2_[5] ),
        .I3(\throttl_cnt_reg_n_2_[7] ),
        .I4(\throttl_cnt_reg_n_2_[6] ),
        .O(throttl_cnt));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_AXI_Lite_RGB_2_ARVALID_INST_0_i_2
       (.I0(\throttl_cnt_reg_n_2_[1] ),
        .I1(\throttl_cnt_reg_n_2_[0] ),
        .I2(\throttl_cnt_reg_n_2_[3] ),
        .I3(\throttl_cnt_reg_n_2_[2] ),
        .O(\throttl_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFFA800)) 
    \throttl_cnt[0]_i_1__0 
       (.I0(m_axi_AXI_Lite_RGB_2_ARREADY),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ARVALID_Dummy),
        .I4(throttl_cnt),
        .I5(\throttl_cnt_reg_n_2_[0] ),
        .O(\throttl_cnt[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFBF4)) 
    \throttl_cnt[1]_i_1__0 
       (.I0(\throttl_cnt_reg_n_2_[0] ),
        .I1(throttl_cnt),
        .I2(throttl_cnt1),
        .I3(\throttl_cnt_reg_n_2_[1] ),
        .O(\throttl_cnt[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \throttl_cnt[2]_i_1__1 
       (.I0(\throttl_cnt_reg_n_2_[0] ),
        .I1(\throttl_cnt_reg_n_2_[1] ),
        .I2(\throttl_cnt_reg_n_2_[2] ),
        .O(minusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \throttl_cnt[3]_i_1__1 
       (.I0(\throttl_cnt_reg_n_2_[3] ),
        .I1(\throttl_cnt_reg_n_2_[0] ),
        .I2(\throttl_cnt_reg_n_2_[1] ),
        .I3(\throttl_cnt_reg_n_2_[2] ),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \throttl_cnt[4]_i_1__1 
       (.I0(\throttl_cnt_reg_n_2_[1] ),
        .I1(\throttl_cnt_reg_n_2_[0] ),
        .I2(\throttl_cnt_reg_n_2_[3] ),
        .I3(\throttl_cnt_reg_n_2_[2] ),
        .I4(\throttl_cnt_reg_n_2_[4] ),
        .O(minusOp[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \throttl_cnt[5]_i_1__1 
       (.I0(\throttl_cnt_reg_n_2_[5] ),
        .I1(\throttl_cnt_reg_n_2_[1] ),
        .I2(\throttl_cnt_reg_n_2_[0] ),
        .I3(\throttl_cnt_reg_n_2_[3] ),
        .I4(\throttl_cnt_reg_n_2_[2] ),
        .I5(\throttl_cnt_reg_n_2_[4] ),
        .O(minusOp[5]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \throttl_cnt[6]_i_1__1 
       (.I0(\throttl_cnt_reg_n_2_[6] ),
        .I1(\throttl_cnt_reg_n_2_[4] ),
        .I2(\throttl_cnt_reg_n_2_[5] ),
        .I3(\throttl_cnt_reg[6]_0 ),
        .O(minusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \throttl_cnt[7]_i_2__1 
       (.I0(\throttl_cnt_reg_n_2_[7] ),
        .I1(\throttl_cnt_reg_n_2_[6] ),
        .I2(\throttl_cnt_reg[6]_0 ),
        .I3(\throttl_cnt_reg_n_2_[5] ),
        .I4(\throttl_cnt_reg_n_2_[4] ),
        .O(minusOp[7]));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\throttl_cnt[0]_i_1__0_n_2 ),
        .Q(\throttl_cnt_reg_n_2_[0] ),
        .R(ARESET));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\throttl_cnt[1]_i_1__0_n_2 ),
        .Q(\throttl_cnt_reg_n_2_[1] ),
        .R(ARESET));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[2]),
        .Q(\throttl_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[3]),
        .Q(\throttl_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[4]),
        .Q(\throttl_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[5]),
        .Q(\throttl_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[6]),
        .Q(\throttl_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(throttl_cnt),
        .D(minusOp[7]),
        .Q(\throttl_cnt_reg_n_2_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "square_check_AXI_Lite_RGB_2_s_axi" *) 
module fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi
   (s_axi_AXI_Lite_RGB_2_AWREADY,
    s_axi_AXI_Lite_RGB_2_WREADY,
    s_axi_AXI_Lite_RGB_2_RVALID,
    s_axi_AXI_Lite_RGB_2_ARREADY,
    s_axi_AXI_Lite_RGB_2_BVALID,
    rgb2_in,
    s_axi_AXI_Lite_RGB_2_RDATA,
    ap_rst_n,
    s_axi_AXI_Lite_RGB_2_AWVALID,
    s_axi_AXI_Lite_RGB_2_WVALID,
    s_axi_AXI_Lite_RGB_2_WDATA,
    s_axi_AXI_Lite_RGB_2_WSTRB,
    ARESET,
    ap_clk,
    s_axi_AXI_Lite_RGB_2_AWADDR,
    s_axi_AXI_Lite_RGB_2_RREADY,
    s_axi_AXI_Lite_RGB_2_ARVALID,
    s_axi_AXI_Lite_RGB_2_ARADDR,
    s_axi_AXI_Lite_RGB_2_BREADY);
  output s_axi_AXI_Lite_RGB_2_AWREADY;
  output s_axi_AXI_Lite_RGB_2_WREADY;
  output s_axi_AXI_Lite_RGB_2_RVALID;
  output s_axi_AXI_Lite_RGB_2_ARREADY;
  output s_axi_AXI_Lite_RGB_2_BVALID;
  output [29:0]rgb2_in;
  output [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  input ap_rst_n;
  input s_axi_AXI_Lite_RGB_2_AWVALID;
  input s_axi_AXI_Lite_RGB_2_WVALID;
  input [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  input [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  input ARESET;
  input ap_clk;
  input [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  input s_axi_AXI_Lite_RGB_2_RREADY;
  input s_axi_AXI_Lite_RGB_2_ARVALID;
  input [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  input s_axi_AXI_Lite_RGB_2_BREADY;

  wire ARESET;
  wire ap_clk;
  wire ap_rst_n;
  wire ar_hs;
  wire \int_rgb2_in[31]_i_3_n_2 ;
  wire \int_rgb2_in_reg_n_2_[0] ;
  wire \int_rgb2_in_reg_n_2_[1] ;
  wire [31:0]\or ;
  wire p_0_in;
  wire \rdata_data[31]_i_1__0_n_2 ;
  wire [29:0]rgb2_in;
  wire [2:0]rstate;
  wire \rstate[0]_i_1__0_n_2 ;
  wire \rstate[2]_i_1__0_n_2 ;
  wire [4:0]s_axi_AXI_Lite_RGB_2_ARADDR;
  wire s_axi_AXI_Lite_RGB_2_ARREADY;
  wire s_axi_AXI_Lite_RGB_2_ARVALID;
  wire [4:0]s_axi_AXI_Lite_RGB_2_AWADDR;
  wire s_axi_AXI_Lite_RGB_2_AWREADY;
  wire s_axi_AXI_Lite_RGB_2_AWVALID;
  wire s_axi_AXI_Lite_RGB_2_BREADY;
  wire s_axi_AXI_Lite_RGB_2_BVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_RDATA;
  wire s_axi_AXI_Lite_RGB_2_RREADY;
  wire s_axi_AXI_Lite_RGB_2_RVALID;
  wire [31:0]s_axi_AXI_Lite_RGB_2_WDATA;
  wire s_axi_AXI_Lite_RGB_2_WREADY;
  wire [3:0]s_axi_AXI_Lite_RGB_2_WSTRB;
  wire s_axi_AXI_Lite_RGB_2_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1__0_n_2 ;
  wire \wstate[1]_i_1__0_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[0]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[0]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(\int_rgb2_in_reg_n_2_[0] ),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[10]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[10]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[8]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[11]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[11]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[9]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[12]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[12]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[10]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[13]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[13]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[11]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[14]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[14]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[12]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[15]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[15]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[13]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[16]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[16]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[14]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[17]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[17]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[15]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[18]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[18]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[16]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[19]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[19]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[17]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[1]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[1]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(\int_rgb2_in_reg_n_2_[1] ),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[20]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[20]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[18]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[21]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[21]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[19]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[22]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[22]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[20]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[23]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[23]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[2]),
        .I2(rgb2_in[21]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[24]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[24]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[22]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[25]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[25]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[23]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[26]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[26]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[24]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[27]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[27]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[25]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[28]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[28]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[26]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[29]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[29]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[27]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[2]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[2]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[0]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[30]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[30]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[28]),
        .O(\or [30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_rgb2_in[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(s_axi_AXI_Lite_RGB_2_WVALID),
        .I3(\int_rgb2_in[31]_i_3_n_2 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[31]_i_2 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[31]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[3]),
        .I2(rgb2_in[29]),
        .O(\or [31]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \int_rgb2_in[31]_i_3 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(\waddr_reg_n_2_[4] ),
        .O(\int_rgb2_in[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[3]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[3]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[1]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[4]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[4]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[2]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[5]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[5]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[3]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[6]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[6]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[4]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[7]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[7]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[0]),
        .I2(rgb2_in[5]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[8]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[8]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[6]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rgb2_in[9]_i_1 
       (.I0(s_axi_AXI_Lite_RGB_2_WDATA[9]),
        .I1(s_axi_AXI_Lite_RGB_2_WSTRB[1]),
        .I2(rgb2_in[7]),
        .O(\or [9]));
  FDRE \int_rgb2_in_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [0]),
        .Q(\int_rgb2_in_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [10]),
        .Q(rgb2_in[8]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [11]),
        .Q(rgb2_in[9]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [12]),
        .Q(rgb2_in[10]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [13]),
        .Q(rgb2_in[11]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [14]),
        .Q(rgb2_in[12]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [15]),
        .Q(rgb2_in[13]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [16]),
        .Q(rgb2_in[14]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [17]),
        .Q(rgb2_in[15]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [18]),
        .Q(rgb2_in[16]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [19]),
        .Q(rgb2_in[17]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [1]),
        .Q(\int_rgb2_in_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [20]),
        .Q(rgb2_in[18]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [21]),
        .Q(rgb2_in[19]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [22]),
        .Q(rgb2_in[20]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [23]),
        .Q(rgb2_in[21]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [24]),
        .Q(rgb2_in[22]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [25]),
        .Q(rgb2_in[23]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [26]),
        .Q(rgb2_in[24]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [27]),
        .Q(rgb2_in[25]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [28]),
        .Q(rgb2_in[26]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [29]),
        .Q(rgb2_in[27]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [2]),
        .Q(rgb2_in[0]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [30]),
        .Q(rgb2_in[28]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [31]),
        .Q(rgb2_in[29]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [3]),
        .Q(rgb2_in[1]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [4]),
        .Q(rgb2_in[2]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [5]),
        .Q(rgb2_in[3]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [6]),
        .Q(rgb2_in[4]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [7]),
        .Q(rgb2_in[5]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [8]),
        .Q(rgb2_in[6]),
        .R(1'b0));
  FDRE \int_rgb2_in_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [9]),
        .Q(rgb2_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata_data[31]_i_1__0 
       (.I0(ar_hs),
        .I1(s_axi_AXI_Lite_RGB_2_ARADDR[2]),
        .I2(s_axi_AXI_Lite_RGB_2_ARADDR[3]),
        .I3(s_axi_AXI_Lite_RGB_2_ARADDR[0]),
        .I4(s_axi_AXI_Lite_RGB_2_ARADDR[1]),
        .I5(s_axi_AXI_Lite_RGB_2_ARADDR[4]),
        .O(\rdata_data[31]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata_data[31]_i_2__0 
       (.I0(s_axi_AXI_Lite_RGB_2_ARVALID),
        .I1(rstate[2]),
        .I2(rstate[0]),
        .O(ar_hs));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_rgb2_in_reg_n_2_[0] ),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[0]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[8]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[10]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[9]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[11]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[10]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[12]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[11]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[13]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[12]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[14]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[13]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[15]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[14]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[16]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[15]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[17]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[16]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[18]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[17]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[19]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_rgb2_in_reg_n_2_[1] ),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[1]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[18]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[20]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[19]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[21]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[20]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[22]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[21]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[23]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[22]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[24]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[23]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[25]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[24]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[26]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[25]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[27]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[26]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[28]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[27]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[29]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[0]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[2]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[28]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[30]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[29]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[31]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[1]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[3]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[2]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[4]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[3]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[5]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[4]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[6]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[5]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[7]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[6]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[8]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rgb2_in[7]),
        .Q(s_axi_AXI_Lite_RGB_2_RDATA[9]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hDFD3)) 
    \rstate[0]_i_1__0 
       (.I0(s_axi_AXI_Lite_RGB_2_ARVALID),
        .I1(rstate[2]),
        .I2(rstate[0]),
        .I3(s_axi_AXI_Lite_RGB_2_RREADY),
        .O(\rstate[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h5202)) 
    \rstate[2]_i_1__0 
       (.I0(rstate[2]),
        .I1(s_axi_AXI_Lite_RGB_2_RREADY),
        .I2(rstate[0]),
        .I3(s_axi_AXI_Lite_RGB_2_ARVALID),
        .O(\rstate[2]_i_1__0_n_2 ));
  FDSE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1__0_n_2 ),
        .Q(rstate[0]),
        .S(ARESET));
  FDRE \rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[2]_i_1__0_n_2 ),
        .Q(rstate[2]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    s_axi_AXI_Lite_RGB_2_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(rstate[2]),
        .I2(rstate[0]),
        .O(s_axi_AXI_Lite_RGB_2_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXI_Lite_RGB_2_AWREADY_INST_0
       (.I0(ap_rst_n),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(s_axi_AXI_Lite_RGB_2_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_2_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXI_Lite_RGB_2_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_2_RVALID_INST_0
       (.I0(rstate[2]),
        .I1(rstate[0]),
        .O(s_axi_AXI_Lite_RGB_2_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXI_Lite_RGB_2_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXI_Lite_RGB_2_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1__0 
       (.I0(s_axi_AXI_Lite_RGB_2_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_2_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_2_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_2_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_2_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXI_Lite_RGB_2_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \wstate[0]_i_1__0 
       (.I0(s_axi_AXI_Lite_RGB_2_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_AXI_Lite_RGB_2_WVALID),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h5202)) 
    \wstate[1]_i_1__0 
       (.I0(wstate[1]),
        .I1(s_axi_AXI_Lite_RGB_2_BREADY),
        .I2(wstate[0]),
        .I3(s_axi_AXI_Lite_RGB_2_WVALID),
        .O(\wstate[1]_i_1__0_n_2 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1__0_n_2 ),
        .Q(wstate[0]),
        .R(ARESET));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1__0_n_2 ),
        .Q(wstate[1]),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "square_check_n_MakbM" *) 
module fmchc_python1300c_square_check_0_0_square_check_n_MakbM
   (q0,
    ap_clk,
    ce0,
    n_Mat_buff_load_reg_2540,
    addr0,
    d0,
    WEA);
  output [10:0]q0;
  input ap_clk;
  input ce0;
  input n_Mat_buff_load_reg_2540;
  input [11:0]addr0;
  input [10:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [10:0]d0;
  wire n_Mat_buff_load_reg_2540;
  wire [10:0]q0;

  fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram square_check_n_MakbM_ram_U
       (.WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .n_Mat_buff_load_reg_2540(n_Mat_buff_load_reg_2540),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "square_check_n_MakbM_ram" *) 
module fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram
   (q0,
    ap_clk,
    ce0,
    n_Mat_buff_load_reg_2540,
    addr0,
    d0,
    WEA);
  output [10:0]q0;
  input ap_clk;
  input ce0;
  input n_Mat_buff_load_reg_2540;
  input [11:0]addr0;
  input [10:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [10:0]d0;
  wire n_Mat_buff_load_reg_2540;
  wire [10:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "55296" *) 
  (* RTL_RAM_NAME = "n_Mat_buff_U/square_check_n_MakbM_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(n_Mat_buff_load_reg_2540),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "55296" *) 
  (* RTL_RAM_NAME = "n_Mat_buff_U/square_check_n_MakbM_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "10" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({addr0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[10:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[15:2],q0[10:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(n_Mat_buff_load_reg_2540),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
