// Seed: 3724245949
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output logic id_3
);
  assign id_3 = 1;
  tri0 id_4;
  type_12(
      1, 1, 1
  );
  logic id_5, id_6;
  type_14 id_7 (
      .id_0(id_4[1]),
      .id_1(1),
      .id_2(id_5),
      .id_3(1 - 1)
  );
  logic id_8;
endmodule
