Fitter report for Cyclone_FPGA
Mon Jun 12 22:25:56 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 12 22:25:56 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Cyclone_FPGA                                ;
; Top-level Entity Name           ; Baseline_CV_SoCKit                          ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 190 / 41,910 ( < 1 % )                      ;
; Total registers                 ; 271                                         ;
; Total pins                      ; 123 / 499 ( 25 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 553 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processor 3            ;   1.2%      ;
;     Processor 4            ;   1.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                        ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; OSC_50_B8A~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                     ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                 ; CLKOUT                   ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                               ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                           ;                          ;                       ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Name                                         ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                       ; Ignored Value                   ; Ignored Source             ;
+----------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Location                                     ;                                             ;              ; AUD_ADCDAT                                                                                       ; PIN_AC27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_ADCLRCK                                                                                      ; PIN_AG30                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_BCLK                                                                                         ; PIN_AE7                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_DACDAT                                                                                       ; PIN_AG3                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_DACLRCK                                                                                      ; PIN_AH4                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_I2C_SCLK                                                                                     ; PIN_AH30                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_I2C_SDAT                                                                                     ; PIN_AF30                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_MUTE                                                                                         ; PIN_AD26                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; AUD_XCK                                                                                          ; PIN_AC9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[0]                                                                                        ; PIN_AJ14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[10]                                                                                       ; PIN_AJ9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[11]                                                                                       ; PIN_AK9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[12]                                                                                       ; PIN_AK7                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[13]                                                                                       ; PIN_AK8                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[14]                                                                                       ; PIN_AG12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[1]                                                                                        ; PIN_AK14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[2]                                                                                        ; PIN_AH12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[3]                                                                                        ; PIN_AJ12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[4]                                                                                        ; PIN_AG15                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[5]                                                                                        ; PIN_AH15                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[6]                                                                                        ; PIN_AK12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[7]                                                                                        ; PIN_AK13                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[8]                                                                                        ; PIN_AH13                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_A[9]                                                                                        ; PIN_AH14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_BA[0]                                                                                       ; PIN_AH10                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_BA[1]                                                                                       ; PIN_AJ11                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_BA[2]                                                                                       ; PIN_AK11                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_CAS_n                                                                                       ; PIN_AH7                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_CKE                                                                                         ; PIN_AJ21                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_CK_n                                                                                        ; PIN_AA15                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_CK_p                                                                                        ; PIN_AA14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_CS_n                                                                                        ; PIN_AB15                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DM[0]                                                                                       ; PIN_AH17                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DM[1]                                                                                       ; PIN_AG23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DM[2]                                                                                       ; PIN_AK23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DM[3]                                                                                       ; PIN_AJ27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_n[0]                                                                                    ; PIN_W16                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_n[1]                                                                                    ; PIN_W17                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_n[2]                                                                                    ; PIN_AA18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_n[3]                                                                                    ; PIN_AD19                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_p[0]                                                                                    ; PIN_V16                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_p[1]                                                                                    ; PIN_V17                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_p[2]                                                                                    ; PIN_Y17                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQS_p[3]                                                                                    ; PIN_AC20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[0]                                                                                       ; PIN_AF18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[10]                                                                                      ; PIN_AG18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[11]                                                                                      ; PIN_AK19                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[12]                                                                                      ; PIN_AG20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[13]                                                                                      ; PIN_AF19                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[14]                                                                                      ; PIN_AJ20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[15]                                                                                      ; PIN_AH24                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[16]                                                                                      ; PIN_AE19                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[17]                                                                                      ; PIN_AE18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[18]                                                                                      ; PIN_AG22                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[19]                                                                                      ; PIN_AK22                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[1]                                                                                       ; PIN_AE17                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[20]                                                                                      ; PIN_AF21                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[21]                                                                                      ; PIN_AF20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[22]                                                                                      ; PIN_AH23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[23]                                                                                      ; PIN_AK24                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[24]                                                                                      ; PIN_AF24                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[25]                                                                                      ; PIN_AF23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[26]                                                                                      ; PIN_AJ24                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[27]                                                                                      ; PIN_AK26                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[28]                                                                                      ; PIN_AE23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[29]                                                                                      ; PIN_AE22                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[2]                                                                                       ; PIN_AG16                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[30]                                                                                      ; PIN_AG25                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[31]                                                                                      ; PIN_AK27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[3]                                                                                       ; PIN_AF16                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[4]                                                                                       ; PIN_AH20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[5]                                                                                       ; PIN_AG21                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[6]                                                                                       ; PIN_AJ16                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[7]                                                                                       ; PIN_AH18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[8]                                                                                       ; PIN_AK18                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_DQ[9]                                                                                       ; PIN_AJ17                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_ODT                                                                                         ; PIN_AE16                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_RAS_n                                                                                       ; PIN_AH8                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_RESET_n                                                                                     ; PIN_AK21                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_RZQ                                                                                         ; PIN_AG17                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; DDR3_WE_n                                                                                        ; PIN_AJ6                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; FAN_CTRL                                                                                         ; PIN_AG27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKIN_n[1]                                                                                  ; PIN_AB27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKIN_n[2]                                                                                  ; PIN_G15                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKIN_p[1]                                                                                  ; PIN_AA26                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKIN_p[2]                                                                                  ; PIN_H15                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKOUT_n[1]                                                                                 ; PIN_E6                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKOUT_n[2]                                                                                 ; PIN_A10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKOUT_p[1]                                                                                 ; PIN_E7                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLKOUT_p[2]                                                                                 ; PIN_A11                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLK_IN0                                                                                     ; PIN_J14                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_CLK_OUT0                                                                                    ; PIN_AD29                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_D[0]                                                                                        ; PIN_C10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_D[1]                                                                                        ; PIN_H13                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_D[2]                                                                                        ; PIN_C9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_D[3]                                                                                        ; PIN_H12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[0]                                                                                 ; PIN_AE2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[1]                                                                                 ; PIN_AC2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[2]                                                                                 ; PIN_AA2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[3]                                                                                 ; PIN_W2                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[4]                                                                                 ; PIN_U2                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[5]                                                                                 ; PIN_R2                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[6]                                                                                 ; PIN_N2                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_RX_p[7]                                                                                 ; PIN_J2                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[0]                                                                                 ; PIN_AD4                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[1]                                                                                 ; PIN_AB4                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[2]                                                                                 ; PIN_Y4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[3]                                                                                 ; PIN_V4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[4]                                                                                 ; PIN_T4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[5]                                                                                 ; PIN_P4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[6]                                                                                 ; PIN_M4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_GXB_TX_p[7]                                                                                 ; PIN_H4                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_REF_CLK_p                                                                                   ; PIN_P9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[0]                                                                                     ; PIN_G11                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[10]                                                                                    ; PIN_D9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[11]                                                                                    ; PIN_D12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[12]                                                                                    ; PIN_D10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[13]                                                                                    ; PIN_B12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[14]                                                                                    ; PIN_E13                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[15]                                                                                    ; PIN_G13                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[16]                                                                                    ; PIN_F14                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[1]                                                                                     ; PIN_J12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[2]                                                                                     ; PIN_F10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[3]                                                                                     ; PIN_J9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[4]                                                                                     ; PIN_K8                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[5]                                                                                     ; PIN_H7                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[6]                                                                                     ; PIN_G8                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[7]                                                                                     ; PIN_F8                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[8]                                                                                     ; PIN_E11                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_n[9]                                                                                     ; PIN_B5                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[0]                                                                                     ; PIN_G12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[10]                                                                                    ; PIN_E9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[11]                                                                                    ; PIN_E12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[12]                                                                                    ; PIN_D11                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[13]                                                                                    ; PIN_C13                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[14]                                                                                    ; PIN_F13                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[15]                                                                                    ; PIN_H14                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[16]                                                                                    ; PIN_F15                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[1]                                                                                     ; PIN_K12                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[2]                                                                                     ; PIN_G10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[3]                                                                                     ; PIN_J10                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[4]                                                                                     ; PIN_K7                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[5]                                                                                     ; PIN_J7                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[6]                                                                                     ; PIN_H8                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[7]                                                                                     ; PIN_F9                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[8]                                                                                     ; PIN_F11                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_RX_p[9]                                                                                     ; PIN_B6                          ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_SCL                                                                                         ; PIN_AA28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; HSMC_SDA                                                                                         ; PIN_AE29                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; IRDA_RXD                                                                                         ; PIN_AH2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; KEY[0]                                                                                           ; PIN_AE9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; KEY[1]                                                                                           ; PIN_AE12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; KEY[2]                                                                                           ; PIN_AD9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; KEY[3]                                                                                           ; PIN_AD11                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; OSC_50_B3B                                                                                       ; PIN_AF14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; OSC_50_B4A                                                                                       ; PIN_AA16                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; OSC_50_B5B                                                                                       ; PIN_Y26                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; PCIE_PERST_n                                                                                     ; PIN_W22                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; PCIE_WAKE_n                                                                                      ; PIN_W21                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SI5338_SCL                                                                                       ; PIN_AE26                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SI5338_SDA                                                                                       ; PIN_AJ29                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SW[0]                                                                                            ; PIN_W25                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SW[1]                                                                                            ; PIN_V25                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SW[2]                                                                                            ; PIN_AC28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; SW[3]                                                                                            ; PIN_AC29                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; TEMP_CS_n                                                                                        ; PIN_AF8                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; TEMP_DIN                                                                                         ; PIN_AG7                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; TEMP_DOUT                                                                                        ; PIN_AG1                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; TEMP_SCLK                                                                                        ; PIN_AF9                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_CLK                                                                                       ; PIN_AF13                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[0]                                                                                   ; PIN_AK28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[1]                                                                                   ; PIN_AD20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[2]                                                                                   ; PIN_AD21                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[3]                                                                                   ; PIN_Y19                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[4]                                                                                   ; PIN_AA20                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[5]                                                                                   ; PIN_AH27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[6]                                                                                   ; PIN_AF25                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_B2_DATA[7]                                                                                   ; PIN_AC22                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_EMPTY                                                                                        ; PIN_AJ4                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_FULL                                                                                         ; PIN_AK3                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_OE_n                                                                                         ; PIN_AE14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_RD_n                                                                                         ; PIN_AJ5                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_RESET_n                                                                                      ; PIN_AD14                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_SCL                                                                                          ; PIN_AK4                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_SDA                                                                                          ; PIN_AE13                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; USB_WR_n                                                                                         ; PIN_AK6                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_BLANK_n                                                                                      ; PIN_AH3                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[0]                                                                                         ; PIN_AE28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[1]                                                                                         ; PIN_Y23                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[2]                                                                                         ; PIN_Y24                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[3]                                                                                         ; PIN_AG28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[4]                                                                                         ; PIN_AF28                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[5]                                                                                         ; PIN_V23                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[6]                                                                                         ; PIN_W24                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_B[7]                                                                                         ; PIN_AF29                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_CLK                                                                                          ; PIN_W20                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[0]                                                                                         ; PIN_Y21                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[1]                                                                                         ; PIN_AA25                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[2]                                                                                         ; PIN_AB26                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[3]                                                                                         ; PIN_AB22                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[4]                                                                                         ; PIN_AB23                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[5]                                                                                         ; PIN_AA24                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[6]                                                                                         ; PIN_AB25                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_G[7]                                                                                         ; PIN_AE27                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_HS                                                                                           ; PIN_AD12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[0]                                                                                         ; PIN_AG5                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[1]                                                                                         ; PIN_AA12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[2]                                                                                         ; PIN_AB12                        ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[3]                                                                                         ; PIN_AF6                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[4]                                                                                         ; PIN_AG6                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[5]                                                                                         ; PIN_AJ2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[6]                                                                                         ; PIN_AH5                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_R[7]                                                                                         ; PIN_AJ1                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_SYNC_n                                                                                       ; PIN_AG2                         ; QSF Assignment             ;
; Location                                     ;                                             ;              ; VGA_VS                                                                                           ; PIN_AC12                        ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_ADCDAT                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_ADCLRCK                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_BCLK                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_DACDAT                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_DACLRCK                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_I2C_SCLK                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_I2C_SDAT                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_MUTE                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; AUD_XCK                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[0]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[10]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[11]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[12]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[13]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[14]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[1]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[2]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[3]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[4]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[5]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[6]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[7]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[8]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_A[9]                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_BA[0]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_BA[1]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_BA[2]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_CAS_n                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_CKE                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_CK_n                                                                                        ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_CK_p                                                                                        ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_CS_n                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DM[0]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DM[1]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DM[2]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DM[3]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_n[0]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_n[1]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_n[2]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_n[3]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_p[0]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_p[1]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_p[2]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQS_p[3]                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[0]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[10]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[11]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[12]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[13]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[14]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[15]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[16]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[17]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[18]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[19]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[1]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[20]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[21]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[22]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[23]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[24]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[25]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[26]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[27]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[28]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[29]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[2]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[30]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[31]                                                                                      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[3]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[4]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[5]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[6]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[7]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[8]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_DQ[9]                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_ODT                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_RAS_n                                                                                       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_RESET_n                                                                                     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_RZQ                                                                                         ; SSTL-15                         ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; DDR3_WE_n                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; FAN_CTRL                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_CONV_USB_n                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[0]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[10]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[11]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[12]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[13]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[14]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[1]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[2]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[3]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[4]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[5]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[6]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[7]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[8]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_A[9]                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_BA[0]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_BA[1]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_BA[2]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_CAS_n                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_CKE                                                                                     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_CK_n                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_CK_p                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_CS_n                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DM[0]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DM[1]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DM[2]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DM[3]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_n[0]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_n[1]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_n[2]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_n[3]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_p[0]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_p[1]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_p[2]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQS_p[3]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[0]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[10]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[11]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[12]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[13]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[14]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[15]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[16]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[17]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[18]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[19]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[1]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[20]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[21]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[22]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[23]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[24]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[25]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[26]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[27]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[28]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[29]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[2]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[30]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[31]                                                                                  ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[3]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[4]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[5]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[6]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[7]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[8]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_DQ[9]                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_ODT                                                                                     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_RAS_n                                                                                   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_RESET_n                                                                                 ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_RZQ                                                                                     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_DDR3_WE_n                                                                                    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_GTX_CLK                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_INT_n                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_MDC                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_MDIO                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_CLK                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_DATA[0]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_DATA[1]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_DATA[2]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_DATA[3]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_RX_DV                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_TX_DATA[0]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_TX_DATA[1]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_TX_DATA[2]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_TX_DATA[3]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_ENET_TX_EN                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_DATA[0]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_DATA[1]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_DATA[2]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_DATA[3]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_DCLK                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_FLASH_NCSO                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_GSENSOR_INT                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_I2C_CLK                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_I2C_SDA                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_KEY[0]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_KEY[1]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_KEY[2]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_KEY[3]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_BK                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_D_C                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_RST_N                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_SPIM_CLK                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_SPIM_MOSI                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LCM_SPIM_SS                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LED[0]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LED[1]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LED[2]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LED[3]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_LTC_GPIO                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_CLK                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_CMD                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_DATA[0]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_DATA[1]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_DATA[2]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SD_DATA[3]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SPIM_CLK                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SPIM_MISO                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SPIM_MOSI                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SPIM_SS                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SW[0]                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SW[1]                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SW[2]                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_SW[3]                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_UART_RX                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_UART_TX                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_CLKOUT                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[0]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[1]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[2]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[3]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[4]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[5]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[6]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DATA[7]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_DIR                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_NXT                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HPS_USB_STP                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKIN_n[1]                                                                                  ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKIN_n[2]                                                                                  ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKIN_p[1]                                                                                  ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKIN_p[2]                                                                                  ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKOUT_n[1]                                                                                 ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKOUT_n[2]                                                                                 ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKOUT_p[1]                                                                                 ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLKOUT_p[2]                                                                                 ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLK_IN0                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_CLK_OUT0                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_D[0]                                                                                        ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_D[1]                                                                                        ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_D[2]                                                                                        ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_D[3]                                                                                        ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[0]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[1]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[2]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[3]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[4]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[5]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[6]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_RX_p[7]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[0]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[1]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[2]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[3]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[4]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[5]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[6]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_GXB_TX_p[7]                                                                                 ; 1.5-V PCML                      ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_REF_CLK_p                                                                                   ; HCSL                            ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[0]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[10]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[11]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[12]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[13]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[14]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[15]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[16]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[1]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[2]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[3]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[4]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[5]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[6]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[7]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[8]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_n[9]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[0]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[10]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[11]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[12]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[13]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[14]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[15]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[16]                                                                                    ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[1]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[2]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[3]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[4]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[5]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[6]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[7]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[8]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_RX_p[9]                                                                                     ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_SCL                                                                                         ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; HSMC_SDA                                                                                         ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; IRDA_RXD                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; KEY[0]                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; KEY[1]                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; KEY[2]                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; KEY[3]                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; OSC_50_B3B                                                                                       ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; OSC_50_B4A                                                                                       ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; OSC_50_B5B                                                                                       ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; PCIE_PERST_n                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; PCIE_WAKE_n                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SI5338_SCL                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SI5338_SDA                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SW[0]                                                                                            ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SW[1]                                                                                            ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SW[2]                                                                                            ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; SW[3]                                                                                            ; 2.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; TEMP_CS_n                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; TEMP_DIN                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; TEMP_DOUT                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; TEMP_SCLK                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_CLK                                                                                       ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[0]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[1]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[2]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[3]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[4]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[5]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[6]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_B2_DATA[7]                                                                                   ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_EMPTY                                                                                        ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_FULL                                                                                         ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_OE_n                                                                                         ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_RD_n                                                                                         ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_RESET_n                                                                                      ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_SCL                                                                                          ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_SDA                                                                                          ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; USB_WR_n                                                                                         ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_BLANK_n                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[0]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[1]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[2]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[3]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[4]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[5]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[6]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_B[7]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_CLK                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[0]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[1]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[2]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[3]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[4]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[5]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[6]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_G[7]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_HS                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[0]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[1]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[2]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[3]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[4]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[5]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[6]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_R[7]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_SYNC_n                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                                 ; Baseline_CV_SoCKit                          ;              ; VGA_VS                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; PLL Compensation Mode                        ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                          ; QSF Assignment             ;
; Global Signal                                ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal                                ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                             ; QSF Assignment             ;
; Global Signal                                ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                             ; QSF Assignment             ;
; Global Signal                                ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                             ; QSF Assignment             ;
; Global Signal                                ; Baseline_CV_SoCKit                          ;              ; bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                             ; QSF Assignment             ;
; Transceiver Dedicated Refclk Pin Termination ; Baseline_CV_SoCKit                          ;              ; HSMC_REF_CLK_p                                                                                   ; DC_COUPLING_INTERNAL_100_OHMS   ; QSF Assignment             ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                        ; on                              ; Compiler or HDL Assignment ;
+----------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+---------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1050 ) ; 0.00 % ( 0 / 1050 )        ; 0.00 % ( 0 / 1050 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1050 ) ; 0.00 % ( 0 / 1050 )        ; 0.00 % ( 0 / 1050 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                             ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                              ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                       ;
; cyclone_fpga_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                        ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 786 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; cyclone_fpga_hps_0_hps_io_border:border ; 0.00 % ( 0 / 252 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/myself/Code/FPGA/Cyclone_FPGA/Cyclone_FPGA.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 190 / 41,910       ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 190                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 204 / 41,910       ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 72                 ;       ;
;         [b] ALMs used for LUT logic                         ; 116                ;       ;
;         [c] ALMs used for registers                         ; 16                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 14 / 41,910        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41,910         ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 29 / 4,191         ; < 1 % ;
;     -- Logic LABs                                           ; 29                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 323                ;       ;
;     -- 7 input functions                                    ; 8                  ;       ;
;     -- 6 input functions                                    ; 69                 ;       ;
;     -- 5 input functions                                    ; 52                 ;       ;
;     -- 4 input functions                                    ; 64                 ;       ;
;     -- <=3 input functions                                  ; 130                ;       ;
; Combinational ALUT usage for route-throughs                 ; 12                 ;       ;
;                                                             ;                    ;       ;
; Dedicated logic registers                                   ; 181                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 175 / 83,820       ; < 1 % ;
;         -- Secondary logic registers                        ; 6 / 83,820         ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 175                ;       ;
;         -- Routing optimization registers                   ; 6                  ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 123 / 499          ; 25 %  ;
;     -- Clock pins                                           ; 4 / 11             ; 36 %  ;
;     -- Dedicated input pins                                 ; 0 / 39             ; 0 %   ;
; I/O registers                                               ; 90                 ;       ;
;                                                             ;                    ;       ;
; Hard processor system peripheral utilization                ;                    ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )    ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )    ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )      ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )    ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )    ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )    ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )    ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )      ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )    ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )      ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )      ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )      ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )      ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )      ;       ;
;                                                             ;                    ;       ;
; M10K blocks                                                 ; 0 / 553            ; 0 %   ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 0 / 5,662,720      ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720      ; 0 %   ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 112            ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 6              ; 0 %   ;
; Global signals                                              ; 2                  ;       ;
;     -- Global clocks                                        ; 2 / 16             ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66             ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100            ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100            ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Hard IPs                                                    ; 0 / 2              ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9              ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9              ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9              ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9              ; 0 %   ;
; Channel PLLs                                                ; 0 / 9              ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4              ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2              ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 0.1% / 0.1% / 0.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 4.7% / 4.8% / 4.2% ;       ;
; Maximum fan-out                                             ; 352                ;       ;
; Highest non-global fan-out                                  ; 161                ;       ;
; Total fan-out                                               ; 2746               ;       ;
; Average fan-out                                             ; 2.56               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; cyclone_fpga_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 190 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 190                   ; 0                                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 204 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 72                    ; 0                                       ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 116                   ; 0                                       ; 0                              ;
;         [c] ALMs used for registers                         ; 16                    ; 0                                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 14 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                     ; Low                            ;
;                                                             ;                       ;                                         ;                                ;
; Total LABs:  partially or completely used                   ; 29 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                        ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 29                    ; 0                                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Combinational ALUT usage for logic                          ; 323                   ; 0                                       ; 0                              ;
;     -- 7 input functions                                    ; 8                     ; 0                                       ; 0                              ;
;     -- 6 input functions                                    ; 69                    ; 0                                       ; 0                              ;
;     -- 5 input functions                                    ; 52                    ; 0                                       ; 0                              ;
;     -- 4 input functions                                    ; 64                    ; 0                                       ; 0                              ;
;     -- <=3 input functions                                  ; 130                   ; 0                                       ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 12                    ; 0                                       ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                       ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                       ; 0                              ;
;     -- By type:                                             ;                       ;                                         ;                                ;
;         -- Primary logic registers                          ; 175 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                       ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 6 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )                       ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                         ;                                ;
;         -- Design implementation registers                  ; 175                   ; 0                                       ; 0                              ;
;         -- Routing optimization registers                   ; 6                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
;                                                             ;                       ;                                         ;                                ;
; Virtual pins                                                ; 0                     ; 0                                       ; 0                              ;
; I/O pins                                                    ; 109                   ; 13                                      ; 1                              ;
; I/O registers                                               ; 46                    ; 44                                      ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                       ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                       ; 0                              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                         ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 80 / 1325 ( 6 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 34 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 10 / 425 ( 2 % )                        ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                          ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 31 / 1300 ( 2 % )                       ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 10 / 400 ( 2 % )                        ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 2 / 400 ( < 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 11 / 175 ( 6 % )                        ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                         ;                                ;
; Connections                                                 ;                       ;                                         ;                                ;
;     -- Input Connections                                    ; 470                   ; 11                                      ; 50                             ;
;     -- Registered Input Connections                         ; 184                   ; 0                                       ; 0                              ;
;     -- Output Connections                                   ; 125                   ; 33                                      ; 373                            ;
;     -- Registered Output Connections                        ; 24                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Internal Connections                                        ;                       ;                                         ;                                ;
;     -- Total Connections                                    ; 2300                  ; 1819                                    ; 427                            ;
;     -- Registered Connections                               ; 973                   ; 25                                      ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; External Connections                                        ;                       ;                                         ;                                ;
;     -- Top                                                  ; 148                   ; 24                                      ; 423                            ;
;     -- cyclone_fpga_hps_0_hps_io_border:border              ; 24                    ; 20                                      ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 423                   ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Partition Interface                                         ;                       ;                                         ;                                ;
;     -- Input Ports                                          ; 3                     ; 1                                       ; 51                             ;
;     -- Output Ports                                         ; 36                    ; 26                                      ; 74                             ;
;     -- Bidir Ports                                          ; 84                    ; 10                                      ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Registered Ports                                            ;                       ;                                         ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Port Connectivity                                           ;                       ;                                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                       ; 28                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                       ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; OSC_50_B8A           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 182                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; RESET_n              ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]                 ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]                 ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]                 ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]                 ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[13]   ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[14]   ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ck      ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[1]   ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[2]   ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[3]   ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[4]   ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSMC_TX_n[0]            ; A8    ; 8A       ; 34           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[10]           ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[11]           ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[12]           ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[13]           ; B7    ; 8A       ; 32           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[14]           ; B8    ; 8A       ; 30           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[15]           ; B11   ; 8A       ; 36           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[16]           ; A13   ; 8A       ; 40           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[1]            ; D7    ; 8A       ; 18           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[2]            ; F6    ; 8A       ; 2            ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[3]            ; C5    ; 8A       ; 22           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[4]            ; C4    ; 8A       ; 20           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[5]            ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[6]            ; D4    ; 8A       ; 10           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[7]            ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[8]            ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_n[9]            ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[0]            ; A9    ; 8A       ; 34           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[10]           ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[11]           ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[12]           ; A6    ; 8A       ; 26           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[13]           ; C7    ; 8A       ; 32           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[14]           ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[15]           ; C12   ; 8A       ; 36           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[16]           ; B13   ; 8A       ; 40           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[1]            ; E8    ; 8A       ; 18           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[2]            ; G7    ; 8A       ; 2            ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[3]            ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[4]            ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[5]            ; E3    ; 8A       ; 8            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[6]            ; E4    ; 8A       ; 10           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[7]            ; C3    ; 8A       ; 14           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[8]            ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HSMC_TX_p[9]            ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_memory_mem_dq[10]   ; W22   ; 5A       ; 89           ; 8            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[11]   ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[12]   ; A10   ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[13]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[14]   ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[15]   ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[16]   ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[17]   ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[18]   ; G10   ; 8A       ; 6            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[19]   ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_memory_mem_dq[20]   ; AB13  ; 3B       ; 20           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[21]   ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[22]   ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[23]   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[24]   ; F13   ; 8A       ; 26           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[25]   ; AC14  ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[26]   ; V16   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[27]   ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[28]   ; Y21   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[29]   ; W19   ; 4A       ; 80           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_memory_mem_dq[30]   ; AB23  ; 5A       ; 89           ; 9            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[31]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[32]   ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[33]   ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[34]   ; AG13  ; 3B       ; 26           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[35]   ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[36]   ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[37]   ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[38]   ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[39]   ; Y24   ; 5A       ; 89           ; 13           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_memory_mem_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_memory_mem_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_memory_mem_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_memory_mem_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_memory_mem_dq[8]    ; AF15  ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dq[9]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs[0]   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_memory_mem_dqs[1]   ; E13   ; 8A       ; 26           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs[2]   ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs[3]   ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs[4]   ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_memory_mem_dqs_n[1] ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs_n[2] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs_n[3] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; hps_memory_mem_dqs_n[4] ; H12   ; 8A       ; 20           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 4 / 32 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 14 / 48 ( 29 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 19 / 80 ( 24 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 6 / 32 ( 19 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 44 ( 2 % )   ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 35 / 56 ( 63 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 42 / 80 ( 53 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; HSMC_TX_n[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; HSMC_TX_p[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; HSMC_TX_n[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; HSMC_TX_p[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; HSMC_TX_n[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; HSMC_TX_p[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 465        ; 8A             ; hps_memory_mem_dq[12]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; HSMC_TX_n[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; hps_memory_mem_dq[20]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; hps_memory_mem_dq[30]           ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; hps_memory_mem_dq[25]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; hps_memory_mem_dq[38]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; hps_memory_mem_dm[2]            ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; hps_memory_mem_dqs[4]           ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; RESET_n                         ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; hps_memory_mem_dq[36]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; hps_memory_mem_dq[11]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; hps_memory_mem_a[13]            ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; hps_memory_mem_dqs_n[3]         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; hps_memory_mem_dq[8]            ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; hps_memory_mem_dq[33]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; hps_memory_mem_dq[14]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; hps_memory_mem_dq[9]            ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; hps_memory_mem_dq[27]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; hps_memory_mem_dqs_n[2]         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; hps_memory_mem_dq[34]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; hps_memory_mem_dq[22]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; hps_memory_mem_dq[31]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; hps_memory_mem_dqs_n[1]         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; hps_memory_mem_dq[16]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; hps_memory_mem_dq[21]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; hps_memory_mem_dq[13]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; hps_memory_mem_dq[15]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; hps_memory_mem_dm[1]            ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; hps_memory_mem_dq[35]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; hps_memory_mem_dq[32]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; hps_memory_mem_dq[37]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; hps_memory_mem_dqs[2]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; hps_memory_mem_dm[3]            ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; hps_memory_mem_dq[19]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; hps_memory_mem_dqs[3]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; hps_memory_mem_dq[17]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; HSMC_TX_n[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; HSMC_TX_p[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; HSMC_TX_n[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; HSMC_TX_n[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 481        ; 8A             ; HSMC_TX_n[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; HSMC_TX_n[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; HSMC_TX_p[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; hps_memory_mem_a[12]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; HSMC_TX_n[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; HSMC_TX_p[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; HSMC_TX_n[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; HSMC_TX_n[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; HSMC_TX_p[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 479        ; 8A             ; HSMC_TX_p[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; HSMC_TX_p[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; hps_memory_mem_we_n             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; hps_memory_mem_a[11]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; HSMC_TX_n[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; HSMC_TX_p[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; HSMC_TX_n[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 499        ; 8A             ; HSMC_TX_p[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; HSMC_TX_p[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 505        ; 8A             ; HSMC_TX_n[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; hps_memory_oct_rzqin            ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; hps_memory_mem_a[10]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; hps_memory_mem_ras_n            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; HSMC_TX_p[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; HSMC_TX_n[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; HSMC_TX_p[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E4       ; 519        ; 8A             ; HSMC_TX_p[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; HSMC_TX_p[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; hps_memory_mem_a[14]            ; output ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; hps_memory_mem_dqs[1]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; hps_memory_mem_cas_n            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; hps_memory_mem_a[7]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; hps_memory_mem_ba[0]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; HSMC_TX_n[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; hps_memory_mem_dq[24]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; hps_memory_mem_a[0]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; hps_memory_mem_a[2]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; hps_memory_mem_a[6]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; hps_memory_mem_a[3]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; HSMC_TX_p[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; hps_memory_mem_dq[18]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; hps_memory_mem_a[9]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; hps_memory_mem_dq[3]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; hps_memory_mem_a[1]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; hps_memory_mem_dqs_n[4]         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; hps_memory_mem_dq[23]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; hps_memory_mem_cs_n             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; hps_memory_mem_a[8]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; hps_memory_mem_odt              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; hps_memory_mem_dq[2]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; hps_memory_mem_ba[2]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; hps_memory_mem_ba[1]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; hps_memory_mem_a[4]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; hps_memory_mem_a[5]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; hps_memory_mem_dq[7]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; hps_memory_mem_dq[6]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; OSC_50_B8A                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; hps_memory_mem_dq[1]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; hps_memory_mem_dq[0]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; hps_memory_mem_dm[0]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; hps_memory_mem_ck_n             ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; hps_memory_mem_dq[5]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; hps_memory_mem_dq[4]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; hps_memory_mem_cke              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; hps_memory_mem_dqs_n[0]         ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; hps_memory_mem_ck               ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; hps_memory_mem_dqs[0]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; hps_memory_mem_reset_n          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; hps_memory_mem_dq[26]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; hps_memory_mem_dq[29]           ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; hps_memory_mem_dq[10]           ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; hps_memory_mem_dq[28]           ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; hps_memory_mem_dq[39]           ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; hps_memory_mem_dm[4]            ; output ; 2.5 V                           ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+-------------------------+--------------------------------------+
; Pin Name                ; Reason                               ;
+-------------------------+--------------------------------------+
; hps_memory_mem_a[0]     ; Missing slew rate                    ;
; hps_memory_mem_a[1]     ; Missing slew rate                    ;
; hps_memory_mem_a[2]     ; Missing slew rate                    ;
; hps_memory_mem_a[3]     ; Missing slew rate                    ;
; hps_memory_mem_a[4]     ; Missing slew rate                    ;
; hps_memory_mem_a[5]     ; Missing slew rate                    ;
; hps_memory_mem_a[6]     ; Missing slew rate                    ;
; hps_memory_mem_a[7]     ; Missing slew rate                    ;
; hps_memory_mem_a[8]     ; Missing slew rate                    ;
; hps_memory_mem_a[9]     ; Missing slew rate                    ;
; hps_memory_mem_a[10]    ; Missing slew rate                    ;
; hps_memory_mem_a[11]    ; Missing slew rate                    ;
; hps_memory_mem_a[12]    ; Missing slew rate                    ;
; hps_memory_mem_a[13]    ; Incomplete set of assignments        ;
; hps_memory_mem_a[14]    ; Incomplete set of assignments        ;
; hps_memory_mem_ba[0]    ; Missing slew rate                    ;
; hps_memory_mem_ba[1]    ; Missing slew rate                    ;
; hps_memory_mem_ba[2]    ; Missing slew rate                    ;
; hps_memory_mem_cke      ; Missing slew rate                    ;
; hps_memory_mem_cs_n     ; Missing slew rate                    ;
; hps_memory_mem_ras_n    ; Missing slew rate                    ;
; hps_memory_mem_cas_n    ; Missing slew rate                    ;
; hps_memory_mem_we_n     ; Missing slew rate                    ;
; hps_memory_mem_reset_n  ; Missing slew rate                    ;
; hps_memory_mem_odt      ; Missing slew rate                    ;
; hps_memory_mem_dm[1]    ; Incomplete set of assignments        ;
; hps_memory_mem_dm[2]    ; Incomplete set of assignments        ;
; hps_memory_mem_dm[3]    ; Incomplete set of assignments        ;
; hps_memory_mem_dm[4]    ; Incomplete set of assignments        ;
; LED[0]                  ; Missing drive strength and slew rate ;
; LED[1]                  ; Missing drive strength and slew rate ;
; LED[2]                  ; Missing drive strength and slew rate ;
; LED[3]                  ; Missing drive strength and slew rate ;
; HSMC_TX_n[0]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[1]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[2]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[3]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[4]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[5]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[6]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[7]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[8]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[9]            ; Missing drive strength and slew rate ;
; HSMC_TX_n[10]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[11]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[12]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[13]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[14]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[15]           ; Missing drive strength and slew rate ;
; HSMC_TX_n[16]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[0]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[1]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[2]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[3]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[4]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[5]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[6]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[7]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[8]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[9]            ; Missing drive strength and slew rate ;
; HSMC_TX_p[10]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[11]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[12]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[13]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[14]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[15]           ; Missing drive strength and slew rate ;
; HSMC_TX_p[16]           ; Missing drive strength and slew rate ;
; hps_memory_mem_dq[8]    ; Incomplete set of assignments        ;
; hps_memory_mem_dq[9]    ; Incomplete set of assignments        ;
; hps_memory_mem_dq[10]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[11]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[12]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[13]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[14]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[15]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[16]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[17]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[18]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[19]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[20]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[21]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[22]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[23]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[24]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[25]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[26]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[27]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[28]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[29]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[30]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[31]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[32]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[33]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[34]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[35]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[36]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[37]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[38]   ; Incomplete set of assignments        ;
; hps_memory_mem_dq[39]   ; Incomplete set of assignments        ;
; hps_memory_mem_dqs[1]   ; Incomplete set of assignments        ;
; hps_memory_mem_dqs[2]   ; Incomplete set of assignments        ;
; hps_memory_mem_dqs[3]   ; Incomplete set of assignments        ;
; hps_memory_mem_dqs[4]   ; Incomplete set of assignments        ;
; hps_memory_mem_dqs_n[1] ; Incomplete set of assignments        ;
; hps_memory_mem_dqs_n[2] ; Incomplete set of assignments        ;
; hps_memory_mem_dqs_n[3] ; Incomplete set of assignments        ;
; hps_memory_mem_dqs_n[4] ; Incomplete set of assignments        ;
; hps_memory_mem_a[0]     ; Missing location assignment          ;
; hps_memory_mem_a[1]     ; Missing location assignment          ;
; hps_memory_mem_a[2]     ; Missing location assignment          ;
; hps_memory_mem_a[3]     ; Missing location assignment          ;
; hps_memory_mem_a[4]     ; Missing location assignment          ;
; hps_memory_mem_a[5]     ; Missing location assignment          ;
; hps_memory_mem_a[6]     ; Missing location assignment          ;
; hps_memory_mem_a[7]     ; Missing location assignment          ;
; hps_memory_mem_a[8]     ; Missing location assignment          ;
; hps_memory_mem_a[9]     ; Missing location assignment          ;
; hps_memory_mem_a[10]    ; Missing location assignment          ;
; hps_memory_mem_a[11]    ; Missing location assignment          ;
; hps_memory_mem_a[12]    ; Missing location assignment          ;
; hps_memory_mem_a[13]    ; Missing location assignment          ;
; hps_memory_mem_a[14]    ; Missing location assignment          ;
; hps_memory_mem_ba[0]    ; Missing location assignment          ;
; hps_memory_mem_ba[1]    ; Missing location assignment          ;
; hps_memory_mem_ba[2]    ; Missing location assignment          ;
; hps_memory_mem_ck       ; Missing location assignment          ;
; hps_memory_mem_ck_n     ; Missing location assignment          ;
; hps_memory_mem_cke      ; Missing location assignment          ;
; hps_memory_mem_cs_n     ; Missing location assignment          ;
; hps_memory_mem_ras_n    ; Missing location assignment          ;
; hps_memory_mem_cas_n    ; Missing location assignment          ;
; hps_memory_mem_we_n     ; Missing location assignment          ;
; hps_memory_mem_reset_n  ; Missing location assignment          ;
; hps_memory_mem_odt      ; Missing location assignment          ;
; hps_memory_mem_dm[0]    ; Missing location assignment          ;
; hps_memory_mem_dm[1]    ; Missing location assignment          ;
; hps_memory_mem_dm[2]    ; Missing location assignment          ;
; hps_memory_mem_dm[3]    ; Missing location assignment          ;
; hps_memory_mem_dm[4]    ; Missing location assignment          ;
; hps_memory_mem_dq[0]    ; Missing location assignment          ;
; hps_memory_mem_dq[1]    ; Missing location assignment          ;
; hps_memory_mem_dq[2]    ; Missing location assignment          ;
; hps_memory_mem_dq[3]    ; Missing location assignment          ;
; hps_memory_mem_dq[4]    ; Missing location assignment          ;
; hps_memory_mem_dq[5]    ; Missing location assignment          ;
; hps_memory_mem_dq[6]    ; Missing location assignment          ;
; hps_memory_mem_dq[7]    ; Missing location assignment          ;
; hps_memory_mem_dq[8]    ; Missing location assignment          ;
; hps_memory_mem_dq[9]    ; Missing location assignment          ;
; hps_memory_mem_dq[10]   ; Missing location assignment          ;
; hps_memory_mem_dq[11]   ; Missing location assignment          ;
; hps_memory_mem_dq[12]   ; Missing location assignment          ;
; hps_memory_mem_dq[13]   ; Missing location assignment          ;
; hps_memory_mem_dq[14]   ; Missing location assignment          ;
; hps_memory_mem_dq[15]   ; Missing location assignment          ;
; hps_memory_mem_dq[16]   ; Missing location assignment          ;
; hps_memory_mem_dq[17]   ; Missing location assignment          ;
; hps_memory_mem_dq[18]   ; Missing location assignment          ;
; hps_memory_mem_dq[19]   ; Missing location assignment          ;
; hps_memory_mem_dq[20]   ; Missing location assignment          ;
; hps_memory_mem_dq[21]   ; Missing location assignment          ;
; hps_memory_mem_dq[22]   ; Missing location assignment          ;
; hps_memory_mem_dq[23]   ; Missing location assignment          ;
; hps_memory_mem_dq[24]   ; Missing location assignment          ;
; hps_memory_mem_dq[25]   ; Missing location assignment          ;
; hps_memory_mem_dq[26]   ; Missing location assignment          ;
; hps_memory_mem_dq[27]   ; Missing location assignment          ;
; hps_memory_mem_dq[28]   ; Missing location assignment          ;
; hps_memory_mem_dq[29]   ; Missing location assignment          ;
; hps_memory_mem_dq[30]   ; Missing location assignment          ;
; hps_memory_mem_dq[31]   ; Missing location assignment          ;
; hps_memory_mem_dq[32]   ; Missing location assignment          ;
; hps_memory_mem_dq[33]   ; Missing location assignment          ;
; hps_memory_mem_dq[34]   ; Missing location assignment          ;
; hps_memory_mem_dq[35]   ; Missing location assignment          ;
; hps_memory_mem_dq[36]   ; Missing location assignment          ;
; hps_memory_mem_dq[37]   ; Missing location assignment          ;
; hps_memory_mem_dq[38]   ; Missing location assignment          ;
; hps_memory_mem_dq[39]   ; Missing location assignment          ;
; hps_memory_mem_dqs[0]   ; Missing location assignment          ;
; hps_memory_mem_dqs[1]   ; Missing location assignment          ;
; hps_memory_mem_dqs[2]   ; Missing location assignment          ;
; hps_memory_mem_dqs[3]   ; Missing location assignment          ;
; hps_memory_mem_dqs[4]   ; Missing location assignment          ;
; hps_memory_mem_dqs_n[0] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[1] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[2] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[3] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[4] ; Missing location assignment          ;
; hps_memory_oct_rzqin    ; Missing location assignment          ;
+-------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |Baseline_CV_SoCKit                                                                           ; 190.0 (0.5)          ; 203.5 (0.5)                      ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 323 (1)             ; 181 (0)                   ; 90 (90)       ; 0                 ; 0     ; 0          ; 123  ; 0            ; |Baseline_CV_SoCKit                                                                                                                                                                                                                                                                                                                                                                ; Baseline_CV_SoCKit                                ; work         ;
;    |cyclone_fpga:bridge|                                                                      ; 189.5 (0.0)          ; 203.0 (0.0)                      ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 322 (0)             ; 181 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge                                                                                                                                                                                                                                                                                                                                            ; cyclone_fpga                                      ; cyclone_fpga ;
;       |altera_reset_controller:rst_controller|                                                ; 0.8 (0.5)            ; 2.0 (0.5)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; cyclone_fpga ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; cyclone_fpga ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; cyclone_fpga ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cyclone_fpga ;
;       |cyclone_fpga_hps_0:hps_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0                                                                                                                                                                                                                                                                                                                   ; cyclone_fpga_hps_0                                ; cyclone_fpga ;
;          |cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; cyclone_fpga_hps_0_fpga_interfaces                ; cyclone_fpga ;
;          |cyclone_fpga_hps_0_hps_io:hps_io|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; cyclone_fpga_hps_0_hps_io                         ; cyclone_fpga ;
;             |cyclone_fpga_hps_0_hps_io_border:border|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; cyclone_fpga_hps_0_hps_io_border                  ; cyclone_fpga ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; cyclone_fpga ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; cyclone_fpga ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; cyclone_fpga ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; cyclone_fpga ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; cyclone_fpga ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; cyclone_fpga ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; cyclone_fpga ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; cyclone_fpga ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; cyclone_fpga ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; cyclone_fpga ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; cyclone_fpga ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; cyclone_fpga ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; cyclone_fpga ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cyclone_fpga ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cyclone_fpga ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; cyclone_fpga ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; cyclone_fpga ;
;       |cyclone_fpga_mm_interconnect_0:mm_interconnect_0|                                      ; 188.0 (0.0)          ; 197.9 (0.0)                      ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 319 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; cyclone_fpga_mm_interconnect_0                    ; cyclone_fpga ;
;          |altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rdata_fifo|                   ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; cyclone_fpga ;
;          |altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rsp_fifo|                     ; 26.0 (26.0)          ; 30.0 (30.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; cyclone_fpga ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 18.8 (14.3)          ; 18.8 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (26)             ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; cyclone_fpga ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; cyclone_fpga ;
;          |altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|                ; 42.2 (0.0)           ; 44.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; cyclone_fpga ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 42.2 (42.2)          ; 44.3 (44.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; cyclone_fpga ;
;          |altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent|                          ; 21.7 (0.7)           ; 22.1 (1.0)                       ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (3)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; cyclone_fpga ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 21.0 (21.0)          ; 21.1 (21.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; cyclone_fpga ;
;          |altera_merlin_slave_translator:led_test_0_avalon_slave_0_translator|                ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_test_0_avalon_slave_0_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; cyclone_fpga ;
;          |altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|            ; 35.8 (35.8)          ; 37.2 (37.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; cyclone_fpga ;
;          |altera_merlin_width_adapter:led_test_0_avalon_slave_0_rsp_width_adapter|            ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; cyclone_fpga ;
;          |cyclone_fpga_mm_interconnect_0_cmd_mux:cmd_mux|                                     ; 24.0 (21.3)          ; 25.7 (23.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|cyclone_fpga_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cyclone_fpga_mm_interconnect_0_cmd_mux            ; cyclone_fpga ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|cyclone_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cyclone_fpga ;
;          |cyclone_fpga_mm_interconnect_0_rsp_demux:rsp_demux|                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|cyclone_fpga_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cyclone_fpga_mm_interconnect_0_rsp_demux          ; cyclone_fpga ;
;       |led_test:led_test_0|                                                                   ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Baseline_CV_SoCKit|cyclone_fpga:bridge|led_test:led_test_0                                                                                                                                                                                                                                                                                                                        ; led_test                                          ; cyclone_fpga ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                         ;
+-------------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                    ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; hps_memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dm[4]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]                  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[0]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[1]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[2]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[3]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[4]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[5]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[6]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[7]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[8]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[9]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[10]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[11]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[12]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[13]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[14]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[15]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[16]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[0]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[1]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[2]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[3]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[4]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[5]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[6]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[7]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[8]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[9]            ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[10]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[11]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[12]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[13]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[14]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[15]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[16]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[0]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[3]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[4]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[6]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[7]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[8]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[9]    ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[10]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[11]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[12]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[13]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[14]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[15]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[16]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[17]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[18]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[19]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[20]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[21]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[22]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[23]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[24]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[25]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[26]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[27]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[28]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[29]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[30]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[31]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[32]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[33]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[34]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[35]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[36]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[37]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[38]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[39]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs[4]   ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dqs_n[4] ; Bidir    ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_50_B8A              ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RESET_n                 ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; HSMC_TX_n[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[4]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[5]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[6]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[7]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[8]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[9]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_n[10]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[11]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[12]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[13]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[14]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[15]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_n[16]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[4]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[5]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[6]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[7]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[8]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[9]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HSMC_TX_p[10]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[11]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[12]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[13]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[14]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[15]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HSMC_TX_p[16]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[32]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[33]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[34]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[35]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[36]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[37]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[38]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dq[39]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_memory_mem_dqs_n[4]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_B8A                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; RESET_n                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cyclone_fpga:bridge|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                    ; Location                              ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; OSC_50_B8A                                                                                                                                                                                                                                                                                                                                                                              ; PIN_K14                               ; 182     ; Clock         ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; cyclone_fpga:bridge|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X45_Y42_N59                        ; 10      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X48_Y39_N29                        ; 161     ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y35_N39                   ; 3       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 9       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 60      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 2       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_test_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X45_Y41_N36                   ; 31      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                 ; LABCELL_X48_Y42_N39                   ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X46_Y40_N15                   ; 26      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                     ; LABCELL_X45_Y40_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X42_Y40_N6                    ; 27      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; FF_X45_Y42_N14                        ; 19      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; FF_X43_Y40_N14                        ; 11      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                  ; LABCELL_X45_Y41_N9                    ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                         ; LABCELL_X45_Y41_N54                   ; 18      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_test_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                               ; LABCELL_X45_Y41_N6                    ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                              ; MLABCELL_X47_Y41_N6                   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|count~1                                                                                                                                                                                                                                    ; LABCELL_X48_Y43_N18                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                    ; FF_X48_Y43_N23                        ; 27      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                                                                                                                                 ; LABCELL_X43_Y41_N39                   ; 3       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_test_0_avalon_slave_0_rsp_width_adapter|always9~0                                                                                                                                                                                                                                  ; LABCELL_X45_Y41_N3                    ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|cyclone_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                  ; LABCELL_X45_Y43_N12                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_mm_interconnect_0:mm_interconnect_0|cyclone_fpga_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                      ; LABCELL_X45_Y43_N45                   ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                         ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; OSC_50_B8A                                                                                                   ; PIN_K14                               ; 182     ; Global Clock         ; GCLK12           ; --                        ;
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 590 / 289,320 ( < 1 % ) ;
; C12 interconnects                           ; 0 / 13,420 ( 0 % )      ;
; C2 interconnects                            ; 142 / 119,108 ( < 1 % ) ;
; C4 interconnects                            ; 105 / 56,300 ( < 1 % )  ;
; DQS bus muxes                               ; 1 / 25 ( 4 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 1 / 25 ( 4 % )          ;
; Direct links                                ; 83 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 51 / 67 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 72 / 156 ( 46 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 153 / 84,580 ( < 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 18 / 12,676 ( < 1 % )   ;
; R14/C12 interconnect drivers                ; 9 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 205 / 130,992 ( < 1 % ) ;
; R6 interconnects                            ; 306 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 4 / 360 ( 1 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules               ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass              ; 40           ; 0            ; 40           ; 0            ; 8            ; 123       ; 40           ; 0            ; 123       ; 123       ; 23           ; 93           ; 0            ; 0            ; 0            ; 23           ; 93           ; 0            ; 0            ; 0            ; 74           ; 93           ; 116          ; 0            ; 0            ; 0            ; 0            ; 88           ;
; Total Unchecked         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable      ; 83           ; 123          ; 83           ; 123          ; 115          ; 0         ; 83           ; 123          ; 0         ; 0         ; 100          ; 30           ; 123          ; 123          ; 123          ; 100          ; 30           ; 123          ; 123          ; 123          ; 49           ; 30           ; 7            ; 123          ; 123          ; 123          ; 123          ; 35           ;
; Total Fail              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hps_memory_mem_a[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_a[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_ba[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ba[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ba[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ck       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_ck_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_cke      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_cs_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ras_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_cas_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_we_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_reset_n  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_odt      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dm[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dm[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dm[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[32]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[33]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[34]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[35]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[36]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[37]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[38]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[39]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_oct_rzqin    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B8A              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET_n                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Cyclone_FPGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 83 pins of 123 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_memory_oct_rzqin not assigned to an exact location on the device File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 23
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): OSC_50_B8A~inputCLKENA0 with 176 fanout uses global clock CLKCTRL_G12
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'cyclone_fpga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:bridge|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:bridge|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332060): Node: OSC_50_B8A was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764 is being clocked by OSC_50_B8A
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: bridge|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[0]_IN (Rise) to hps_memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[0]_IN (Rise) to hps_memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from bridge|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from bridge|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from bridge|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from bridge|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    3.333 bridge|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 hps_memory_mem_ck
    Info (332111):    3.333 hps_memory_mem_ck_n
    Info (332111):    3.333 hps_memory_mem_dqs[0]_IN
    Info (332111):    3.333 hps_memory_mem_dqs[0]_OUT
    Info (332111):    3.333 hps_memory_mem_dqs_n[0]_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_MUTE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_REF_CLK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_p[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OSC_50_B3B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OSC_50_B4A" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OSC_50_B5B" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_PERST_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_WAKE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SI5338_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SI5338_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:19
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 1.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 74 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HSMC_TX_n[0] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[1] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[2] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[3] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[4] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[5] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[6] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[7] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[8] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[9] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[10] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[11] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[12] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[13] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[14] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[15] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_n[16] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 25
    Info (169065): Pin HSMC_TX_p[0] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[1] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[2] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[3] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[4] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[5] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[6] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[7] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[8] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[9] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[10] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[11] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[12] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[13] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[14] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[15] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin HSMC_TX_p[16] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 26
    Info (169065): Pin hps_memory_mem_dq[8] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[9] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[10] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[11] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[12] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[13] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[14] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[15] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[16] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[17] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[18] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[19] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[20] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[21] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[22] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[23] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[24] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[25] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[26] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[27] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[28] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[29] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[30] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[31] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[32] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[33] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[34] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[35] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[36] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[37] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[38] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dq[39] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169065): Pin hps_memory_mem_dqs[1] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 19
    Info (169065): Pin hps_memory_mem_dqs[2] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 19
    Info (169065): Pin hps_memory_mem_dqs[3] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 19
    Info (169065): Pin hps_memory_mem_dqs[4] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 19
    Info (169065): Pin hps_memory_mem_dqs_n[1] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 20
    Info (169065): Pin hps_memory_mem_dqs_n[2] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 20
    Info (169065): Pin hps_memory_mem_dqs_n[3] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 20
    Info (169065): Pin hps_memory_mem_dqs_n[4] has a permanently disabled output enable File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 20
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 19
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 18
    Info (169185): Following pins have the same dynamic on-chip termination control: cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/baseline_cv_sockit.v Line: 20
Info (144001): Generated suppressed messages file C:/Users/myself/Code/FPGA/Cyclone_FPGA/Cyclone_FPGA.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 235 warnings
    Info: Peak virtual memory: 3211 megabytes
    Info: Processing ended: Mon Jun 12 22:25:57 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/myself/Code/FPGA/Cyclone_FPGA/Cyclone_FPGA.fit.smsg.


