--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml principal.twx principal.ncd -o principal.twr principal.pcf
-ucf principal.ucf

Design file:              principal.ncd
Physical constraint file: principal.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3170 paths analyzed, 224 endpoints analyzed, 224 failing endpoints
 422 timing errors detected. (224 setup errors, 0 hold errors, 198 component switching limit errors)
 Minimum period is   5.850ns.
--------------------------------------------------------------------------------

Paths for end point count2_2 (SLICE_X27Y22.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_8 (FF)
  Destination:          count2_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_8 to count2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   count2<8>
                                                       count2_8
    SLICE_X25Y27.F1      net (fanout=2)        1.107   count2<8>
    SLICE_X25Y27.COUT    Topcyf                1.162   out_clk_cmp_eq0000_wg_cy<1>
                                                       out_clk_cmp_eq0000_wg_lut<0>
                                                       out_clk_cmp_eq0000_wg_cy<0>
                                                       out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<3>
                                                       out_clk_cmp_eq0000_wg_cy<2>
                                                       out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<5>
                                                       out_clk_cmp_eq0000_wg_cy<4>
                                                       out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.COUT    Tbyp                  0.118   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (3.017ns logic, 2.833ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_1 (FF)
  Destination:          count2_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.720ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_1 to count2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.YQ      Tcko                  0.587   count2<0>
                                                       count2_1
    SLICE_X25Y30.F1      net (fanout=2)        1.335   count2<1>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (2.659ns logic, 3.061ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_28 (FF)
  Destination:          count2_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.682ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_28 to count2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.XQ      Tcko                  0.591   count2<28>
                                                       count2_28
    SLICE_X25Y30.F2      net (fanout=2)        1.293   count2<28>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (2.663ns logic, 3.019ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point count2_3 (SLICE_X27Y22.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_8 (FF)
  Destination:          count2_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_8 to count2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   count2<8>
                                                       count2_8
    SLICE_X25Y27.F1      net (fanout=2)        1.107   count2<8>
    SLICE_X25Y27.COUT    Topcyf                1.162   out_clk_cmp_eq0000_wg_cy<1>
                                                       out_clk_cmp_eq0000_wg_lut<0>
                                                       out_clk_cmp_eq0000_wg_cy<0>
                                                       out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<3>
                                                       out_clk_cmp_eq0000_wg_cy<2>
                                                       out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<5>
                                                       out_clk_cmp_eq0000_wg_cy<4>
                                                       out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.COUT    Tbyp                  0.118   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (3.017ns logic, 2.833ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_1 (FF)
  Destination:          count2_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.720ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_1 to count2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.YQ      Tcko                  0.587   count2<0>
                                                       count2_1
    SLICE_X25Y30.F1      net (fanout=2)        1.335   count2<1>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (2.659ns logic, 3.061ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_28 (FF)
  Destination:          count2_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.682ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_28 to count2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.XQ      Tcko                  0.591   count2<28>
                                                       count2_28
    SLICE_X25Y30.F2      net (fanout=2)        1.293   count2<28>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y22.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y22.CLK     Tsrck                 0.910   count2<2>
                                                       count2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (2.663ns logic, 3.019ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point count2_4 (SLICE_X27Y23.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_8 (FF)
  Destination:          count2_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_8 to count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   count2<8>
                                                       count2_8
    SLICE_X25Y27.F1      net (fanout=2)        1.107   count2<8>
    SLICE_X25Y27.COUT    Topcyf                1.162   out_clk_cmp_eq0000_wg_cy<1>
                                                       out_clk_cmp_eq0000_wg_lut<0>
                                                       out_clk_cmp_eq0000_wg_cy<0>
                                                       out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<1>
    SLICE_X25Y28.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<3>
                                                       out_clk_cmp_eq0000_wg_cy<2>
                                                       out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<3>
    SLICE_X25Y29.COUT    Tbyp                  0.118   out_clk_cmp_eq0000_wg_cy<5>
                                                       out_clk_cmp_eq0000_wg_cy<4>
                                                       out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.CIN     net (fanout=1)        0.000   out_clk_cmp_eq0000_wg_cy<5>
    SLICE_X25Y30.COUT    Tbyp                  0.118   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y23.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y23.CLK     Tsrck                 0.910   count2<4>
                                                       count2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (3.017ns logic, 2.833ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_1 (FF)
  Destination:          count2_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.720ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_1 to count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.YQ      Tcko                  0.587   count2<0>
                                                       count2_1
    SLICE_X25Y30.F1      net (fanout=2)        1.335   count2<1>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y23.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y23.CLK     Tsrck                 0.910   count2<4>
                                                       count2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (2.659ns logic, 3.061ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count2_28 (FF)
  Destination:          count2_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.682ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count2_28 to count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.XQ      Tcko                  0.591   count2<28>
                                                       count2_28
    SLICE_X25Y30.F2      net (fanout=2)        1.293   count2<28>
    SLICE_X25Y30.COUT    Topcyf                1.162   out_clk_cmp_eq0000
                                                       out_clk_cmp_eq0000_wg_lut<6>
                                                       out_clk_cmp_eq0000_wg_cy<6>
                                                       out_clk_cmp_eq0000_wg_cy<7>
    SLICE_X27Y23.SR      net (fanout=17)       1.726   out_clk_cmp_eq0000
    SLICE_X27Y23.CLK     Tsrck                 0.910   count2<4>
                                                       count2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (2.663ns logic, 3.019ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_clk (SLICE_X26Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_clk (FF)
  Destination:          out_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out_clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.YQ      Tcko                  0.522   out_clk
                                                       out_clk
    SLICE_X26Y25.BY      net (fanout=15)       0.428   out_clk
    SLICE_X26Y25.CLK     Tckdi       (-Th)    -0.152   out_clk
                                                       out_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X12Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.YQ      Tcko                  0.522   clk2
                                                       clk
    SLICE_X12Y43.BY      net (fanout=2)        0.430   clk2
    SLICE_X12Y43.CLK     Tckdi       (-Th)    -0.152   clk2
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point count2_4 (SLICE_X27Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count2_4 (FF)
  Destination:          count2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count2_4 to count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.473   count2<4>
                                                       count2_4
    SLICE_X27Y23.F4      net (fanout=2)        0.333   count2<4>
    SLICE_X27Y23.CLK     Tckf        (-Th)    -0.801   count2<4>
                                                       count2<4>_rt
                                                       Mcount_count2_xor<4>
                                                       count2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y25.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y25.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - min period limit)
  Period: 0.020ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y25.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 821 paths analyzed, 85 endpoints analyzed, 85 failing endpoints
 232 timing errors detected. (85 setup errors, 0 hold errors, 147 component switching limit errors)
 Minimum period is   8.087ns.
--------------------------------------------------------------------------------

Paths for end point dhour_1 (SLICE_X14Y15.G2), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_0 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      8.083ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.043 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_0 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.YQ      Tcko                  0.587   dmin<0>
                                                       dmin_0
    SLICE_X12Y18.G4      net (fanout=7)        1.136   dmin<0>
    SLICE_X12Y18.Y       Tilo                  0.759   N32
                                                       mux0000_cmp_eq00041
    SLICE_X15Y17.G4      net (fanout=12)       0.680   mux0000_cmp_eq0004
    SLICE_X15Y17.Y       Tilo                  0.704   N8
                                                       dhour_mux0027<0>231
    SLICE_X15Y17.F4      net (fanout=2)        0.038   N42
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X13Y18.F3      net (fanout=3)        0.424   N8
    SLICE_X13Y18.X       Tilo                  0.704   dhour_Q_mux0000<1>5
                                                       dhour_Q_mux0000<1>5
    SLICE_X14Y15.F3      net (fanout=1)        0.585   dhour_Q_mux0000<1>5
    SLICE_X14Y15.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X14Y15.G2      net (fanout=3)        0.111   dhour_Q_mux0000<1>
    SLICE_X14Y15.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (5.109ns logic, 2.974ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_0 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.986ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.043 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_0 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.652   usec<0>
                                                       usec_0
    SLICE_X14Y20.G1      net (fanout=6)        0.876   usec<0>
    SLICE_X14Y20.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X15Y18.F1      net (fanout=7)        0.504   usec_cmp_eq0000
    SLICE_X15Y18.X       Tilo                  0.704   N36
                                                       dhour_mux0027<0>2_SW0
    SLICE_X15Y17.F3      net (fanout=1)        0.312   N36
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X13Y18.F3      net (fanout=3)        0.424   N8
    SLICE_X13Y18.X       Tilo                  0.704   dhour_Q_mux0000<1>5
                                                       dhour_Q_mux0000<1>5
    SLICE_X14Y15.F3      net (fanout=1)        0.585   dhour_Q_mux0000<1>5
    SLICE_X14Y15.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X14Y15.G2      net (fanout=3)        0.111   dhour_Q_mux0000<1>
    SLICE_X14Y15.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (5.174ns logic, 2.812ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_1 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.900ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.043 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_1 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.YQ      Tcko                  0.652   dmin<1>
                                                       dmin_1
    SLICE_X12Y18.G1      net (fanout=7)        0.888   dmin<1>
    SLICE_X12Y18.Y       Tilo                  0.759   N32
                                                       mux0000_cmp_eq00041
    SLICE_X15Y17.G4      net (fanout=12)       0.680   mux0000_cmp_eq0004
    SLICE_X15Y17.Y       Tilo                  0.704   N8
                                                       dhour_mux0027<0>231
    SLICE_X15Y17.F4      net (fanout=2)        0.038   N42
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X13Y18.F3      net (fanout=3)        0.424   N8
    SLICE_X13Y18.X       Tilo                  0.704   dhour_Q_mux0000<1>5
                                                       dhour_Q_mux0000<1>5
    SLICE_X14Y15.F3      net (fanout=1)        0.585   dhour_Q_mux0000<1>5
    SLICE_X14Y15.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X14Y15.G2      net (fanout=3)        0.111   dhour_Q_mux0000<1>
    SLICE_X14Y15.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (5.174ns logic, 2.726ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point dhour_2 (SLICE_X15Y21.G1), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_0 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.900ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_0 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.YQ      Tcko                  0.587   dmin<0>
                                                       dmin_0
    SLICE_X12Y18.G4      net (fanout=7)        1.136   dmin<0>
    SLICE_X12Y18.Y       Tilo                  0.759   N32
                                                       mux0000_cmp_eq00041
    SLICE_X12Y18.F4      net (fanout=12)       0.097   mux0000_cmp_eq0004
    SLICE_X12Y18.X       Tilo                  0.759   N32
                                                       dhour_Q_mux0000<1>21_SW0
    SLICE_X16Y17.G3      net (fanout=1)        0.553   N32
    SLICE_X16Y17.Y       Tilo                  0.759   dhour_Q_mux0000<2>0
                                                       dhour_Q_mux0000<1>21
    SLICE_X16Y17.F3      net (fanout=3)        0.066   N40
    SLICE_X16Y17.X       Tilo                  0.759   dhour_Q_mux0000<2>0
                                                       dhour_Q_mux0000<2>0
    SLICE_X15Y21.F1      net (fanout=1)        0.687   dhour_Q_mux0000<2>0
    SLICE_X15Y21.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X15Y21.G1      net (fanout=3)        0.197   dhour_Q_mux0000<2>
    SLICE_X15Y21.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (5.164ns logic, 2.736ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_0 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.823ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_0 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.YQ      Tcko                  0.587   dmin<0>
                                                       dmin_0
    SLICE_X12Y18.G4      net (fanout=7)        1.136   dmin<0>
    SLICE_X12Y18.Y       Tilo                  0.759   N32
                                                       mux0000_cmp_eq00041
    SLICE_X15Y17.G4      net (fanout=12)       0.680   mux0000_cmp_eq0004
    SLICE_X15Y17.Y       Tilo                  0.704   N8
                                                       dhour_mux0027<0>231
    SLICE_X15Y17.F4      net (fanout=2)        0.038   N42
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X13Y19.F3      net (fanout=3)        0.424   N8
    SLICE_X13Y19.X       Tilo                  0.704   dhour_Q_mux0000<2>5
                                                       dhour_Q_mux0000<2>5
    SLICE_X15Y21.F3      net (fanout=1)        0.349   dhour_Q_mux0000<2>5
    SLICE_X15Y21.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X15Y21.G1      net (fanout=3)        0.197   dhour_Q_mux0000<2>
    SLICE_X15Y21.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (4.999ns logic, 2.824ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_0 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.726ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_0 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.652   usec<0>
                                                       usec_0
    SLICE_X14Y20.G1      net (fanout=6)        0.876   usec<0>
    SLICE_X14Y20.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X15Y18.F1      net (fanout=7)        0.504   usec_cmp_eq0000
    SLICE_X15Y18.X       Tilo                  0.704   N36
                                                       dhour_mux0027<0>2_SW0
    SLICE_X15Y17.F3      net (fanout=1)        0.312   N36
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X13Y19.F3      net (fanout=3)        0.424   N8
    SLICE_X13Y19.X       Tilo                  0.704   dhour_Q_mux0000<2>5
                                                       dhour_Q_mux0000<2>5
    SLICE_X15Y21.F3      net (fanout=1)        0.349   dhour_Q_mux0000<2>5
    SLICE_X15Y21.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X15Y21.G1      net (fanout=3)        0.197   dhour_Q_mux0000<2>
    SLICE_X15Y21.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (5.064ns logic, 2.662ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point dhour_0 (SLICE_X14Y17.G3), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_0 (FF)
  Destination:          dhour_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.257ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.002ns (0.045 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_0 to dhour_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.YQ      Tcko                  0.587   dmin<0>
                                                       dmin_0
    SLICE_X12Y18.G4      net (fanout=7)        1.136   dmin<0>
    SLICE_X12Y18.Y       Tilo                  0.759   N32
                                                       mux0000_cmp_eq00041
    SLICE_X15Y17.G4      net (fanout=12)       0.680   mux0000_cmp_eq0004
    SLICE_X15Y17.Y       Tilo                  0.704   N8
                                                       dhour_mux0027<0>231
    SLICE_X15Y17.F4      net (fanout=2)        0.038   N42
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X14Y19.F2      net (fanout=3)        0.709   N8
    SLICE_X14Y19.X       Tilo                  0.759   dhour_Q_mux0000<0>12
                                                       dhour_Q_mux0000<0>12
    SLICE_X14Y17.G3      net (fanout=3)        0.289   dhour_Q_mux0000<0>12
    SLICE_X14Y17.CLK     Tgck                  0.892   dhour<0>
                                                       dhour_0__and00001
                                                       dhour_0
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (4.405ns logic, 2.852ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uhour_2 (FF)
  Destination:          dhour_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.243ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uhour_2 to dhour_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.YQ      Tcko                  0.652   uhour<2>
                                                       uhour_2
    SLICE_X12Y14.G2      net (fanout=7)        0.659   uhour<2>
    SLICE_X12Y14.Y       Tilo                  0.759   N58
                                                       mux0000_cmp_eq00031
    SLICE_X12Y14.F1      net (fanout=15)       1.107   mux0000_cmp_eq0003
    SLICE_X12Y14.X       Tilo                  0.759   N58
                                                       dhour_mux0027<0>4_SW0_SW0
    SLICE_X14Y19.G3      net (fanout=1)        0.585   N58
    SLICE_X14Y19.Y       Tilo                  0.759   dhour_Q_mux0000<0>12
                                                       dhour_mux0027<0>4
    SLICE_X14Y19.F3      net (fanout=1)        0.023   dhour_mux0027<0>4/O
    SLICE_X14Y19.X       Tilo                  0.759   dhour_Q_mux0000<0>12
                                                       dhour_Q_mux0000<0>12
    SLICE_X14Y17.G3      net (fanout=3)        0.289   dhour_Q_mux0000<0>12
    SLICE_X14Y17.CLK     Tgck                  0.892   dhour<0>
                                                       dhour_0__and00001
                                                       dhour_0
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (4.580ns logic, 2.663ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_0 (FF)
  Destination:          dhour_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.160ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.002ns (0.045 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_0 to dhour_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.652   usec<0>
                                                       usec_0
    SLICE_X14Y20.G1      net (fanout=6)        0.876   usec<0>
    SLICE_X14Y20.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X15Y18.F1      net (fanout=7)        0.504   usec_cmp_eq0000
    SLICE_X15Y18.X       Tilo                  0.704   N36
                                                       dhour_mux0027<0>2_SW0
    SLICE_X15Y17.F3      net (fanout=1)        0.312   N36
    SLICE_X15Y17.X       Tilo                  0.704   N8
                                                       dhour_mux0027<0>2
    SLICE_X14Y19.F2      net (fanout=3)        0.709   N8
    SLICE_X14Y19.X       Tilo                  0.759   dhour_Q_mux0000<0>12
                                                       dhour_Q_mux0000<0>12
    SLICE_X14Y17.G3      net (fanout=3)        0.289   dhour_Q_mux0000<0>12
    SLICE_X14Y17.CLK     Tgck                  0.892   dhour<0>
                                                       dhour_0__and00001
                                                       dhour_0
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (4.470ns logic, 2.690ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dsec_2 (SLICE_X13Y23.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dsec_2 (FF)
  Destination:          dsec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dsec_2 to dsec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.YQ      Tcko                  0.470   dsec<2>
                                                       dsec_2
    SLICE_X13Y23.G4      net (fanout=3)        0.331   dsec<2>
    SLICE_X13Y23.CLK     Tckg        (-Th)    -0.516   dsec<2>
                                                       _mux0001<2>1
                                                       dsec_2
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point dsec_2 (SLICE_X13Y23.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dsec_0 (FF)
  Destination:          dsec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dsec_0 to dsec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.XQ      Tcko                  0.474   dsec<0>
                                                       dsec_0
    SLICE_X13Y23.G3      net (fanout=9)        0.474   dsec<0>
    SLICE_X13Y23.CLK     Tckg        (-Th)    -0.516   dsec<2>
                                                       _mux0001<2>1
                                                       dsec_2
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.990ns logic, 0.474ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point usec_3 (SLICE_X16Y20.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usec_3 (FF)
  Destination:          usec_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: usec_3 to usec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.522   usec<3>
                                                       usec_3
    SLICE_X16Y20.G3      net (fanout=5)        0.393   usec<3>
    SLICE_X16Y20.CLK     Tckg        (-Th)    -0.560   usec<3>
                                                       usec_mux0000<3>1
                                                       usec_3
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (1.082ns logic, 0.393ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/BY
  Logical resource: uhour_3/REV
  Location pin: SLICE_X13Y14.BY
  Clock network: uhour_3_and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/BY
  Logical resource: uhour_3/REV
  Location pin: SLICE_X13Y14.BY
  Clock network: uhour_3_and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/SR
  Logical resource: uhour_3/SR
  Location pin: SLICE_X13Y14.SR
  Clock network: uhour_3_and0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk1                        |      0.020ns|      5.850ns|      8.087ns|          422|          232|         3170|          821|
| TS_clk                        |      0.020ns|      8.087ns|          N/A|          232|            0|          821|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.850|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 654  Score: 1808505  (Setup/Max: 1128537, Hold: 0, Component Switching Limit: 679968)

Constraints cover 3991 paths, 0 nets, and 514 connections

Design statistics:
   Minimum period:   8.087ns{1}   (Maximum frequency: 123.655MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  2 23:53:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



