
*** Running vivado
    with args -log top_lab6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_lab6.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_lab6.tcl -notrace
Command: synth_design -top top_lab6 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3184 
WARNING: [Synth 8-992] clk is already implicitly declared earlier [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:44]
WARNING: [Synth 8-992] hitLeft is already implicitly declared earlier [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:90]
WARNING: [Synth 8-992] plat is already implicitly declared earlier [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:99]
WARNING: [Synth 8-992] hang is already implicitly declared earlier [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:99]
WARNING: [Synth 8-992] pinned is already implicitly declared earlier [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:99]
WARNING: [Synth 8-6901] identifier 'hitPond' is used before its declaration [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:56]
WARNING: [Synth 8-6901] identifier 'pinned' is used before its declaration [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 818.945 ; gain = 183.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lab6' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'labVGA_clks' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:188]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:274]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:274]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:188]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:38]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'labVGA_clks' (17#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'pixelAddress' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/pixelAddress.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD16L' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/countUD16L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD8L' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD8L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (18#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD8L' (19#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD8L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD16L' (20#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/countUD16L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixelAddress' (21#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/pixelAddress.v:23]
INFO: [Synth 8-6157] synthesizing module 'stateMachine' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/stateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (21#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'stateMachine' (22#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/stateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'platform' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/LFSR.v:23]
WARNING: [Synth 8-3848] Net R in module/entity LFSR does not have driver. [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/LFSR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (23#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'platform' (24#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/platform.v:23]
INFO: [Synth 8-6157] synthesizing module 'bug' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/bug.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bug' (25#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/bug.v:23]
INFO: [Synth 8-6157] synthesizing module 'slug' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slug.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slug' (26#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slug.v:23]
INFO: [Synth 8-6157] synthesizing module 'slugPlatform' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slugPlatform.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slugPlatform' (27#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slugPlatform.v:23]
INFO: [Synth 8-6157] synthesizing module 'syncs' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/syncs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'syncs' (28#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/syncs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ringCounter' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/ringCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ringCounter' (29#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/ringCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'selector' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selector' (30#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (31#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/hex7seg.v:23]
WARNING: [Synth 8-3848] Net led in module/entity top_lab6 does not have driver. [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_lab6' (32#1) [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:23]
WARNING: [Synth 8-3917] design top_lab6 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top_lab6 has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[15]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[14]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[13]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[12]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[11]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[10]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[9]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[8]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[7]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[6]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[5]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[4]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[3]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[2]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[1]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 860.352 ; gain = 224.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 860.352 ; gain = 224.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 860.352 ; gain = 224.496
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_lab6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_lab6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1009.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1009.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 486   
	   4 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module platform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module slug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module slugPlatform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_lab6 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top_lab6 has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[15]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[14]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[13]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[12]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[11]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[10]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[9]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[8]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[7]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[6]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[5]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[4]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[3]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[2]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[1]
WARNING: [Synth 8-3331] design top_lab6 has unconnected port led[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter3_0/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter3_0/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter7_4/FDRE0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter7_4/FDRE1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter7_4/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bug_one/\verB/counter15_8/counter7_4/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FDRE_vgaRed[0] )
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module top_lab6.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter3_0/FDRE2) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter3_0/FDRE3) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter7_4/FDRE0) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter7_4/FDRE1) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter7_4/FDRE2) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (verB/counter15_8/counter7_4/FDRE3) is unused and will be removed from module bug.
WARNING: [Synth 8-3332] Sequential element (FDRE_vgaRed[0]) is unused and will be removed from module top_lab6.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter3_0/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter3_0/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter7_4/FDRE0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter7_4/FDRE1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter7_4/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_one/widthS /\counter15_8/counter7_4/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter3_0/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter3_0/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter7_4/FDRE0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter7_4/FDRE1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter7_4/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_three/widthS /\counter15_8/counter7_4/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter3_0/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter3_0/FDRE3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter7_4/FDRE0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter7_4/FDRE1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter7_4/FDRE2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plat_two/widthS /\counter15_8/counter7_4/FDRE3 )
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE2) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE3) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE0) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE1) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE2) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE3) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE2) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE3) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE0) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE1) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE2) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE3) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE2) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter3_0/FDRE3) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE0) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE1) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE2) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter15_8/counter7_4/FDRE3) is unused and will be removed from module countUD16L.
WARNING: [Synth 8-3332] Sequential element (counter7_4/FDRE2) is unused and will be removed from module countUD8L__8.
WARNING: [Synth 8-3332] Sequential element (counter7_4/FDRE3) is unused and will be removed from module countUD8L__8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1009.699 ; gain = 373.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1017.977 ; gain = 382.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.176 ; gain = 387.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   165|
|7     |LUT1       |    35|
|8     |LUT2       |   266|
|9     |LUT3       |   114|
|10    |LUT4       |   500|
|11    |LUT5       |    90|
|12    |LUT6       |   122|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   255|
|18    |IBUF       |     4|
|19    |OBUF       |    25|
|20    |OBUFT      |    16|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+---------------------------+------+
|      |Instance           |Module                     |Cells |
+------+-------------------+---------------------------+------+
|1     |top                |                           |  1646|
|2     |  RC               |ringCounter                |    13|
|3     |  S                |selector                   |     4|
|4     |  bug_one          |bug                        |   108|
|5     |    horCounter     |countUD16L_95              |    69|
|6     |      counter15_8  |countUD8L_103              |    39|
|7     |        counter3_0 |countUD4L_107              |    15|
|8     |        counter7_4 |countUD4L_108              |    24|
|9     |      counter7_0   |countUD8L_104              |    30|
|10    |        counter3_0 |countUD4L_105              |    14|
|11    |        counter7_4 |countUD4L_106              |    16|
|12    |    pos            |LFSR_96                    |    11|
|13    |    verB           |countUD16L_97              |    28|
|14    |      counter15_8  |countUD8L_98               |     3|
|15    |        counter3_0 |countUD4L_102              |     3|
|16    |      counter7_0   |countUD8L_99               |    25|
|17    |        counter3_0 |countUD4L_100              |    14|
|18    |        counter7_4 |countUD4L_101              |    11|
|19    |  flasher          |countUD8L                  |    13|
|20    |    counter3_0     |countUD4L_93               |     9|
|21    |    counter7_4     |countUD4L_94               |     4|
|22    |  gameSM           |stateMachine               |    38|
|23    |  not_so_slow      |labVGA_clks                |    55|
|24    |    my_clk_inst    |clk_wiz_0                  |     4|
|25    |    slowclk        |clkcntrl4                  |    50|
|26    |      XLXI_38      |CB4CE_MXILINX_clkcntrl4    |    12|
|27    |        I_Q0       |FTCE_MXILINX_clkcntrl4_89  |     2|
|28    |        I_Q1       |FTCE_MXILINX_clkcntrl4_90  |     2|
|29    |        I_Q2       |FTCE_MXILINX_clkcntrl4_91  |     2|
|30    |        I_Q3       |FTCE_MXILINX_clkcntrl4_92  |     2|
|31    |      XLXI_39      |CB4CE_MXILINX_clkcntrl4_75 |    12|
|32    |        I_Q0       |FTCE_MXILINX_clkcntrl4_85  |     2|
|33    |        I_Q1       |FTCE_MXILINX_clkcntrl4_86  |     2|
|34    |        I_Q2       |FTCE_MXILINX_clkcntrl4_87  |     2|
|35    |        I_Q3       |FTCE_MXILINX_clkcntrl4_88  |     2|
|36    |      XLXI_40      |CB4CE_MXILINX_clkcntrl4_76 |    12|
|37    |        I_Q0       |FTCE_MXILINX_clkcntrl4_81  |     2|
|38    |        I_Q1       |FTCE_MXILINX_clkcntrl4_82  |     2|
|39    |        I_Q2       |FTCE_MXILINX_clkcntrl4_83  |     2|
|40    |        I_Q3       |FTCE_MXILINX_clkcntrl4_84  |     2|
|41    |      XLXI_45      |CB4CE_MXILINX_clkcntrl4_77 |    12|
|42    |        I_Q0       |FTCE_MXILINX_clkcntrl4     |     2|
|43    |        I_Q1       |FTCE_MXILINX_clkcntrl4_78  |     2|
|44    |        I_Q2       |FTCE_MXILINX_clkcntrl4_79  |     2|
|45    |        I_Q3       |FTCE_MXILINX_clkcntrl4_80  |     2|
|46    |  pixel            |pixelAddress               |   257|
|47    |    horCounter     |countUD16L_61              |   138|
|48    |      counter15_8  |countUD8L_69               |    61|
|49    |        counter3_0 |countUD4L_73               |    34|
|50    |        counter7_4 |countUD4L_74               |    27|
|51    |      counter7_0   |countUD8L_70               |    77|
|52    |        counter3_0 |countUD4L_71               |    40|
|53    |        counter7_4 |countUD4L_72               |    37|
|54    |    verCounter     |countUD16L_62              |   119|
|55    |      counter15_8  |countUD8L_63               |    63|
|56    |        counter3_0 |countUD4L_67               |    35|
|57    |        counter7_4 |countUD4L_68               |    28|
|58    |      counter7_0   |countUD8L_64               |    56|
|59    |        counter3_0 |countUD4L_65               |    22|
|60    |        counter7_4 |countUD4L_66               |    34|
|61    |  plat_one         |platform                   |   175|
|62    |    horCounter     |countUD16L_47              |   123|
|63    |      counter15_8  |countUD8L_55               |    58|
|64    |        counter3_0 |countUD4L_59               |    27|
|65    |        counter7_4 |countUD4L_60               |    31|
|66    |      counter7_0   |countUD8L_56               |    65|
|67    |        counter3_0 |countUD4L_57               |    36|
|68    |        counter7_4 |countUD4L_58               |    29|
|69    |    width          |LFSR_48                    |    21|
|70    |    widthS         |countUD16L_49              |    13|
|71    |      counter15_8  |countUD8L_50               |     2|
|72    |        counter3_0 |countUD4L_54               |     2|
|73    |      counter7_0   |countUD8L_51               |    11|
|74    |        counter3_0 |countUD4L_52               |     7|
|75    |        counter7_4 |countUD4L_53               |     4|
|76    |  plat_three       |platform_0                 |   173|
|77    |    horCounter     |countUD16L_33              |   121|
|78    |      counter15_8  |countUD8L_41               |    56|
|79    |        counter3_0 |countUD4L_45               |    26|
|80    |        counter7_4 |countUD4L_46               |    30|
|81    |      counter7_0   |countUD8L_42               |    65|
|82    |        counter3_0 |countUD4L_43               |    37|
|83    |        counter7_4 |countUD4L_44               |    28|
|84    |    width          |LFSR_34                    |    21|
|85    |    widthS         |countUD16L_35              |    13|
|86    |      counter15_8  |countUD8L_36               |     2|
|87    |        counter3_0 |countUD4L_40               |     2|
|88    |      counter7_0   |countUD8L_37               |    11|
|89    |        counter3_0 |countUD4L_38               |     7|
|90    |        counter7_4 |countUD4L_39               |     4|
|91    |  plat_two         |platform_1                 |   172|
|92    |    horCounter     |countUD16L_20              |   120|
|93    |      counter15_8  |countUD8L_27               |    57|
|94    |        counter3_0 |countUD4L_31               |    25|
|95    |        counter7_4 |countUD4L_32               |    32|
|96    |      counter7_0   |countUD8L_28               |    63|
|97    |        counter3_0 |countUD4L_29               |    29|
|98    |        counter7_4 |countUD4L_30               |    34|
|99    |    width          |LFSR                       |    21|
|100   |    widthS         |countUD16L_21              |    13|
|101   |      counter15_8  |countUD8L_22               |     2|
|102   |        counter3_0 |countUD4L_26               |     2|
|103   |      counter7_0   |countUD8L_23               |    11|
|104   |        counter3_0 |countUD4L_24               |     7|
|105   |        counter7_4 |countUD4L_25               |     4|
|106   |  player           |slug                       |   534|
|107   |    horCounter     |countUD16L                 |   247|
|108   |      counter15_8  |countUD8L_14               |    74|
|109   |        counter3_0 |countUD4L_18               |    39|
|110   |        counter7_4 |countUD4L_19               |    35|
|111   |      counter7_0   |countUD8L_15               |   173|
|112   |        counter3_0 |countUD4L_16               |   121|
|113   |        counter7_4 |countUD4L_17               |    52|
|114   |    verCounter     |countUD16L_7               |   286|
|115   |      counter15_8  |countUD8L_8                |   144|
|116   |        counter3_0 |countUD4L_12               |    95|
|117   |        counter7_4 |countUD4L_13               |    49|
|118   |      counter7_0   |countUD8L_9                |   142|
|119   |        counter3_0 |countUD4L_10               |    90|
|120   |        counter7_4 |countUD4L_11               |    52|
|121   |  scoreCounter     |countUD8L_2                |    17|
|122   |    counter3_0     |countUD4L_5                |     9|
|123   |    counter7_4     |countUD4L_6                |     8|
|124   |  sync             |syncs                      |     7|
|125   |  timer            |countUD8L_3                |    20|
|126   |    counter3_0     |countUD4L                  |    10|
|127   |    counter7_4     |countUD4L_4                |    10|
+------+-------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1037.992 ; gain = 252.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1037.992 ; gain = 402.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1037.992 ; gain = 660.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cgandotr/Desktop/Lab6/Lab6.runs/synth_1/top_lab6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_lab6_utilization_synth.rpt -pb top_lab6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 31 10:56:04 2023...
