#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 10 17:03:59 2025
# Process ID: 1620
# Current directory: C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8116 C:\Users\prestamo_admin\Desktop\SED\Proyecto_FPGAs\SED_FPGA\Trabajo_FPGA\Trabajo_FPGA.xpr
# Log file: C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA/vivado.log
# Journal file: C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA\vivado.jou
# Running On        :PLD0472RBS
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :17763
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7784 MB
# Swap memory       :2952 MB
# Total Virtual     :10737 MB
# Available Virtual :6660 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA/Trabajo_FPGA.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd w ]
add_files C:/Users/prestamo_admin/Desktop/SED/Proyecto_FPGAs/SED_FPGA/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
