<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\dvi_tx\dvi_tx.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\gowin_empu\gowin_empu.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\gowin_pllvr\GW_PLLVR.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\gowin_pllvr\TMDS_PLLVR.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\hyperram_memory_interface\hyperram_memory_interface.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\ov2640\I2C_Interface.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\ov2640\OV2640_Controller.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\ov2640\OV2640_Registers.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\pattern.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\syn_code\syn_gen.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\testpattern.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\video_frame_buffer\video_frame_buffer.v<br>
E:\datasheet\gowin\TangNano4k_examples-sipeed\camera_hdmi\src\video_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 30 12:12:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>video_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.712s, Peak memory usage = 246.367MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.17s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 246.367MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 246.367MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 246.367MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.257s, Peak memory usage = 246.367MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.221s, Peak memory usage = 246.367MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 246.367MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>29</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>718</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>287</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1567</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>476</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>396</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>695</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>276</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>276</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLVR</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1866(1590 LUT, 276 ALU) / 4608</td>
<td>41%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1144 / 3612</td>
<td>32%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3612</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1144 / 3612</td>
<td>32%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 10</td>
<td>60%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ch0_vfb_clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>ch0_vfb_clk_in_s0/F </td>
</tr>
<tr>
<td>3</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.0</td>
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.0</td>
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.5</td>
<td>0.000</td>
<td>6.289</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.0</td>
<td>0.000</td>
<td>9.434</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.4</td>
<td>0.000</td>
<td>40.404</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUT</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.5</td>
<td>0.000</td>
<td>6.289</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>99.460(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ch0_vfb_clk_in</td>
<td>50.000(MHz)</td>
<td>78.117(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>106.007(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>46.526(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td>66.607(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>7.548</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.508</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I0</td>
</tr>
<tr>
<td>9.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>11.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>13.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>14.341</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>15.386</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>15.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>15.949</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>16.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/I3</td>
</tr>
<tr>
<td>17.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/F</td>
</tr>
<tr>
<td>18.495</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/I0</td>
</tr>
<tr>
<td>19.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I1</td>
</tr>
<tr>
<td>21.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>22.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.075, 47.764%; route: 10.560, 50.063%; tC2Q: 0.458, 2.173%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>660.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>659.933</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.660</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>661.386</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>661.844</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/Q</td>
</tr>
<tr>
<td>662.804</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tp0_data_b_3_s0/I1</td>
</tr>
<tr>
<td>663.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>tp0_data_b_3_s0/F</td>
</tr>
<tr>
<td>664.863</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_0_s0/I1</td>
</tr>
<tr>
<td>665.962</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_0_s0/F</td>
</tr>
<tr>
<td>666.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>660.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>660.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>660.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.198, 39.701%; route: 2.880, 52.020%; tC2Q: 0.458, 8.279%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>660.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>659.933</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.660</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>661.386</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>661.844</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/Q</td>
</tr>
<tr>
<td>662.804</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tp0_data_b_4_s0/I1</td>
</tr>
<tr>
<td>663.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>tp0_data_b_4_s0/F</td>
</tr>
<tr>
<td>664.863</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_1_s0/I1</td>
</tr>
<tr>
<td>665.962</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_1_s0/F</td>
</tr>
<tr>
<td>666.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>660.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>660.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>660.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.198, 39.701%; route: 2.880, 52.020%; tC2Q: 0.458, 8.279%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>660.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>659.933</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.660</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>661.386</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>661.844</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/Q</td>
</tr>
<tr>
<td>662.804</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tp0_data_b_5_s0/I1</td>
</tr>
<tr>
<td>663.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>tp0_data_b_5_s0/F</td>
</tr>
<tr>
<td>664.863</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_2_s0/I1</td>
</tr>
<tr>
<td>665.962</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_2_s0/F</td>
</tr>
<tr>
<td>666.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>660.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>660.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>660.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.198, 39.701%; route: 2.880, 52.020%; tC2Q: 0.458, 8.279%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>660.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>659.933</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.660</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>661.386</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>661.844</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/Q</td>
</tr>
<tr>
<td>662.804</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tp0_data_b_6_s0/I1</td>
</tr>
<tr>
<td>663.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>tp0_data_b_6_s0/F</td>
</tr>
<tr>
<td>664.863</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_3_s0/I1</td>
</tr>
<tr>
<td>665.962</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ch0_vfb_data_in_3_s0/F</td>
</tr>
<tr>
<td>666.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>660.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>660.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>660.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.198, 39.701%; route: 2.880, 52.020%; tC2Q: 0.458, 8.279%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
