Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: experiment2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "experiment2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "experiment2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : experiment2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf" in Library work.
Entity <fjkce_mxilinx_experiment2> compiled.
Entity <fjkce_mxilinx_experiment2> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_experiment2> compiled.
Entity <m2_1b1_mxilinx_experiment2> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_experiment2> compiled.
Entity <m2_1_mxilinx_experiment2> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_experiment2> compiled.
Entity <ftclex_mxilinx_experiment2> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_experiment2> compiled.
Entity <cb4cled_mxilinx_experiment2> (Architecture <behavioral>) compiled.
Entity <experiment2> compiled.
Entity <experiment2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <experiment2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_experiment2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKCE_MXILINX_experiment2> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <FTCLEX_MXILINX_experiment2> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_experiment2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_experiment2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <experiment2> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf" line 763: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_experiment2'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf" line 763: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_experiment2'.
    Set user-defined property "HU_SET =  XLXI_5_9" for instance <XLXI_5> in unit <experiment2>.
    Set user-defined property "HU_SET =  XLXI_7_11" for instance <XLXI_7> in unit <experiment2>.
    Set user-defined property "HU_SET =  XLXI_8_10" for instance <XLXI_8> in unit <experiment2>.
Entity <experiment2> analyzed. Unit <experiment2> generated.

Analyzing Entity <CB4CLED_MXILINX_experiment2> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_4" for instance <I_Q0> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_Q1_3" for instance <I_Q1> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_Q3_1" for instance <I_Q3> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_TC_7" for instance <I_TC> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_T1_8" for instance <I_T1> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_T2_5" for instance <I_T2> in unit <CB4CLED_MXILINX_experiment2>.
    Set user-defined property "HU_SET =  I_T3_6" for instance <I_T3> in unit <CB4CLED_MXILINX_experiment2>.
Entity <CB4CLED_MXILINX_experiment2> analyzed. Unit <CB4CLED_MXILINX_experiment2> generated.

Analyzing generic Entity <FTCLEX_MXILINX_experiment2> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_0" for instance <I_36_30> in unit <FTCLEX_MXILINX_experiment2>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_experiment2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_experiment2>.
Entity <FTCLEX_MXILINX_experiment2> analyzed. Unit <FTCLEX_MXILINX_experiment2> generated.

Analyzing Entity <M2_1_MXILINX_experiment2> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_experiment2> analyzed. Unit <M2_1_MXILINX_experiment2> generated.

Analyzing Entity <M2_1B1_MXILINX_experiment2> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_experiment2> analyzed. Unit <M2_1B1_MXILINX_experiment2> generated.

Analyzing generic Entity <FJKCE_MXILINX_experiment2> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKCE_MXILINX_experiment2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKCE_MXILINX_experiment2>.
Entity <FJKCE_MXILINX_experiment2> analyzed. Unit <FJKCE_MXILINX_experiment2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FJKCE_MXILINX_experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
Unit <FJKCE_MXILINX_experiment2> synthesized.


Synthesizing Unit <M2_1_MXILINX_experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
Unit <M2_1_MXILINX_experiment2> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
Unit <M2_1B1_MXILINX_experiment2> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
Unit <FTCLEX_MXILINX_experiment2> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
Unit <CB4CLED_MXILINX_experiment2> synthesized.


Synthesizing Unit <experiment2>.
    Related source file is "C:/Users/Big D/Documents/CSUSM/PHYS301/Lab9/R/experiment2/experiment2.vhf".
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <PULL_DOWN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <experiment2> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <experiment2> ...

Optimizing unit <FJKCE_MXILINX_experiment2> ...

Optimizing unit <M2_1_MXILINX_experiment2> ...

Optimizing unit <M2_1B1_MXILINX_experiment2> ...

Optimizing unit <FTCLEX_MXILINX_experiment2> ...

Optimizing unit <CB4CLED_MXILINX_experiment2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block experiment2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : experiment2.ngr
Top Level Output File Name         : experiment2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 75
#      AND2                        : 12
#      AND2B1                      : 9
#      AND2B2                      : 2
#      AND3                        : 7
#      AND3B1                      : 2
#      AND3B2                      : 2
#      AND3B3                      : 1
#      AND4                        : 3
#      AND4B4                      : 1
#      GND                         : 1
#      INV                         : 13
#      OR2                         : 12
#      OR3                         : 4
#      OR4                         : 1
#      VCC                         : 1
#      XOR2                        : 4
# FlipFlops/Latches                : 6
#      FDCE                        : 6
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 9
#      IBUF                        : 3
#      OBUF                        : 6
# Others                           : 2
#      PULLDOWN                    : 1
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        7  out of    960     0%  
 Number of Slice Flip Flops:              6  out of   1920     0%  
 Number of 4 input LUTs:                 13  out of   1920     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     83    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYS_CLK                            | BUFGP                  | 2     |
SLOW_CLK                           | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
N0(XST_GND:G)                      | NONE(XLXI_5/I_Q0/I_36_35)| 6     |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.604ns (Maximum Frequency: 116.225MHz)
   Minimum input arrival time before clock: 7.731ns
   Maximum output required time after clock: 4.824ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 7.590ns (frequency: 131.752MHz)
  Total number of paths / destination ports: 76 / 2
-------------------------------------------------------------------------
Delay:               7.590ns (Levels of Logic = 6)
  Source:            XLXI_7/I_36_32 (FF)
  Destination:       XLXI_8/I_36_32 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: XLXI_7/I_36_32 to XLXI_8/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  I_36_32 (Q)
     end scope: 'XLXI_7'
     INV:I->O              1   0.704   0.420  XLXI_10 (XLXN_16)
     AND3:I1->O            2   0.704   0.447  Closed_to_Opening (XLXN_11)
     OR3:I2->O             3   0.704   0.531  XLXI_42 (XLXN_10)
     begin scope: 'XLXI_8'
     AND3B2:I1->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDCE:D                    0.308          I_36_32
    ----------------------------------------
    Total                      7.590ns (4.419ns logic, 3.171ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SLOW_CLK'
  Clock period: 8.604ns (frequency: 116.225MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               8.604ns (Levels of Logic = 9)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_5/I_Q3/I_36_35 (FF)
  Source Clock:      SLOW_CLK rising
  Destination Clock: SLOW_CLK rising

  Data Path: XLXI_5/I_Q0/I_36_35 to XLXI_5/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.604ns (5.123ns logic, 3.481ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 30 / 2
-------------------------------------------------------------------------
Offset:              7.731ns (Levels of Logic = 7)
  Source:            OP (PAD)
  Destination:       XLXI_8/I_36_32 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: OP to XLXI_8/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  OP_IBUF (OP_IBUF)
     OR2:I0->O             1   0.704   0.420  XLXI_3 (XLXN_45)
     AND3:I0->O            2   0.704   0.447  XLXI_25 (XLXN_70)
     OR3:I0->O             3   0.704   0.531  XLXI_42 (XLXN_10)
     begin scope: 'XLXI_8'
     AND3B2:I1->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDCE:D                    0.308          I_36_32
    ----------------------------------------
    Total                      7.731ns (5.046ns logic, 2.685ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 2)
  Source:            XLXI_7/I_36_32 (FF)
  Destination:       Q0 (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: XLXI_7/I_36_32 to Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  I_36_32 (Q)
     end scope: 'XLXI_7'
     OBUF:I->O                 3.272          Q0_OBUF (Q0)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SLOW_CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.824ns (Levels of Logic = 2)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       T0 (PAD)
  Source Clock:      SLOW_CLK rising

  Data Path: XLXI_5/I_Q0/I_36_35 to T0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_5'
     OBUF:I->O                 3.272          T0_OBUF (T0)
    ----------------------------------------
    Total                      4.824ns (3.863ns logic, 0.961ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.15 secs
 
--> 

Total memory usage is 283768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    0 (   0 filtered)

