{
  "module_name": "psoc_spi_regs.h",
  "hash_id": "e2341e4f9c1a6f51895345ff2e5d840f4a3b5447dfac080f8d72c387632385b0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/psoc_spi_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PSOC_SPI_REGS_H_\n#define ASIC_REG_PSOC_SPI_REGS_H_\n\n \n\n#define mmPSOC_SPI_CTRLR0                                            0xC43000\n\n#define mmPSOC_SPI_CTRLR1                                            0xC43004\n\n#define mmPSOC_SPI_SSIENR                                            0xC43008\n\n#define mmPSOC_SPI_MWCR                                              0xC4300C\n\n#define mmPSOC_SPI_SER                                               0xC43010\n\n#define mmPSOC_SPI_BAUDR                                             0xC43014\n\n#define mmPSOC_SPI_TXFTLR                                            0xC43018\n\n#define mmPSOC_SPI_RXFTLR                                            0xC4301C\n\n#define mmPSOC_SPI_TXFLR                                             0xC43020\n\n#define mmPSOC_SPI_RXFLR                                             0xC43024\n\n#define mmPSOC_SPI_SR                                                0xC43028\n\n#define mmPSOC_SPI_IMR                                               0xC4302C\n\n#define mmPSOC_SPI_ISR                                               0xC43030\n\n#define mmPSOC_SPI_RISR                                              0xC43034\n\n#define mmPSOC_SPI_TXOICR                                            0xC43038\n\n#define mmPSOC_SPI_RXOICR                                            0xC4303C\n\n#define mmPSOC_SPI_RXUICR                                            0xC43040\n\n#define mmPSOC_SPI_MSTICR                                            0xC43044\n\n#define mmPSOC_SPI_ICR                                               0xC43048\n\n#define mmPSOC_SPI_IDR                                               0xC43058\n\n#define mmPSOC_SPI_SSI_VERSION_ID                                    0xC4305C\n\n#define mmPSOC_SPI_DR0                                               0xC43060\n\n#define mmPSOC_SPI_DR1                                               0xC43064\n\n#define mmPSOC_SPI_DR2                                               0xC43068\n\n#define mmPSOC_SPI_DR3                                               0xC4306C\n\n#define mmPSOC_SPI_DR4                                               0xC43070\n\n#define mmPSOC_SPI_DR5                                               0xC43074\n\n#define mmPSOC_SPI_DR6                                               0xC43078\n\n#define mmPSOC_SPI_DR7                                               0xC4307C\n\n#define mmPSOC_SPI_DR8                                               0xC43080\n\n#define mmPSOC_SPI_DR9                                               0xC43084\n\n#define mmPSOC_SPI_DR10                                              0xC43088\n\n#define mmPSOC_SPI_DR11                                              0xC4308C\n\n#define mmPSOC_SPI_DR12                                              0xC43090\n\n#define mmPSOC_SPI_DR13                                              0xC43094\n\n#define mmPSOC_SPI_DR14                                              0xC43098\n\n#define mmPSOC_SPI_DR15                                              0xC4309C\n\n#define mmPSOC_SPI_DR16                                              0xC430A0\n\n#define mmPSOC_SPI_DR17                                              0xC430A4\n\n#define mmPSOC_SPI_DR18                                              0xC430A8\n\n#define mmPSOC_SPI_DR19                                              0xC430AC\n\n#define mmPSOC_SPI_DR20                                              0xC430B0\n\n#define mmPSOC_SPI_DR21                                              0xC430B4\n\n#define mmPSOC_SPI_DR22                                              0xC430B8\n\n#define mmPSOC_SPI_DR23                                              0xC430BC\n\n#define mmPSOC_SPI_DR24                                              0xC430C0\n\n#define mmPSOC_SPI_DR25                                              0xC430C4\n\n#define mmPSOC_SPI_DR26                                              0xC430C8\n\n#define mmPSOC_SPI_DR27                                              0xC430CC\n\n#define mmPSOC_SPI_DR28                                              0xC430D0\n\n#define mmPSOC_SPI_DR29                                              0xC430D4\n\n#define mmPSOC_SPI_DR30                                              0xC430D8\n\n#define mmPSOC_SPI_DR31                                              0xC430DC\n\n#define mmPSOC_SPI_DR32                                              0xC430E0\n\n#define mmPSOC_SPI_DR33                                              0xC430E4\n\n#define mmPSOC_SPI_DR34                                              0xC430E8\n\n#define mmPSOC_SPI_DR35                                              0xC430EC\n\n#define mmPSOC_SPI_RX_SAMPLE_DLY                                     0xC430F0\n\n#define mmPSOC_SPI_RSVD_1                                            0xC430F8\n\n#define mmPSOC_SPI_RSVD_2                                            0xC430FC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}