// Seed: 3846913995
module module_0 (
    output id_0,
    output id_1
);
  assign id_1 = 1;
  logic   id_3;
  logic   id_4;
  logic   id_5;
  integer id_6;
  type_12(
      id_5 + id_3, id_3
  );
  logic id_7, id_8 = id_6;
  assign id_6 = 1;
endmodule
