{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 16:33:06 2016 " "Info: Processing started: Fri Apr 15 16:33:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab9 -c Lab9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Part2:inst\|inst30 register Part2:inst\|inst30 46.08 MHz 21.7 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 46.08 MHz between source register \"Part2:inst\|inst30\" and destination register \"Part2:inst\|inst30\" (period= 21.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Part2:inst\|inst30 1 REG LC51 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.900 ns) 6.300 ns Part2:inst\|74283:inst58\|p74283:sub\|134~1 2 COMB SEXP33 1 " "Info: 2: + IC(2.400 ns) + CELL(3.900 ns) = 6.300 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'Part2:inst\|74283:inst58\|p74283:sub\|134~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Part2:inst|inst30 Part2:inst|74283:inst58|p74283:sub|134~1 } "NODE_NAME" } } { "p74283.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74283.bdf" { { 504 960 1008 536 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 10.800 ns Part2:inst\|74283:inst58\|p74283:sub\|134~2 3 COMB LC39 2 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 10.800 ns; Loc. = LC39; Fanout = 2; COMB Node = 'Part2:inst\|74283:inst58\|p74283:sub\|134~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { Part2:inst|74283:inst58|p74283:sub|134~1 Part2:inst|74283:inst58|p74283:sub|134~2 } "NODE_NAME" } } { "p74283.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74283.bdf" { { 504 960 1008 536 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 14.300 ns Part2:inst\|MUX_41a:inst26\|Y~17 4 COMB LC50 1 " "Info: 4: + IC(2.300 ns) + CELL(1.200 ns) = 14.300 ns; Loc. = LC50; Fanout = 1; COMB Node = 'Part2:inst\|MUX_41a:inst26\|Y~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Part2:inst|74283:inst58|p74283:sub|134~2 Part2:inst|MUX_41a:inst26|Y~17 } "NODE_NAME" } } { "../Lab 6/Part 2/MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 17.200 ns Part2:inst\|inst30 5 REG LC51 15 " "Info: 5: + IC(0.000 ns) + CELL(2.900 ns) = 17.200 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Part2:inst|MUX_41a:inst26|Y~17 Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.500 ns ( 72.67 % ) " "Info: Total cell delay = 12.500 ns ( 72.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 27.33 % ) " "Info: Total interconnect delay = 4.700 ns ( 27.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { Part2:inst|inst30 Part2:inst|74283:inst58|p74283:sub|134~1 Part2:inst|74283:inst58|p74283:sub|134~2 Part2:inst|MUX_41a:inst26|Y~17 Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { Part2:inst|inst30 {} Part2:inst|74283:inst58|p74283:sub|134~1 {} Part2:inst|74283:inst58|p74283:sub|134~2 {} Part2:inst|MUX_41a:inst26|Y~17 {} Part2:inst|inst30 {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 1.200ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 18 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst30 2 REG LC51 15 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 18 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst30 2 REG LC51 15 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { Part2:inst|inst30 Part2:inst|74283:inst58|p74283:sub|134~1 Part2:inst|74283:inst58|p74283:sub|134~2 Part2:inst|MUX_41a:inst26|Y~17 Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { Part2:inst|inst30 {} Part2:inst|74283:inst58|p74283:sub|134~1 {} Part2:inst|74283:inst58|p74283:sub|134~2 {} Part2:inst|MUX_41a:inst26|Y~17 {} Part2:inst|inst30 {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 1.200ns 2.900ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Part2:inst\|inst38 I3 CLK 6.400 ns register " "Info: tsu for register \"Part2:inst\|inst38\" (data pin = \"I3\", clock pin = \"CLK\") is 6.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns + Longest pin register " "Info: + Longest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns I3 1 PIN PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_8; Fanout = 6; PIN Node = 'I3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 88 8 176 104 "I3" "" } { 312 576 608 328 "I3" "" } { 552 832 864 568 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.200 ns) 7.100 ns Part2:inst\|inst38 2 REG LC37 8 " "Info: 2: + IC(2.500 ns) + CELL(3.200 ns) = 7.100 ns; Loc. = LC37; Fanout = 8; REG Node = 'Part2:inst\|inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 64.79 % ) " "Info: Total cell delay = 4.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.21 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { I3 {} I3~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 18 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst38 2 REG LC37 8 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC37; Fanout = 8; REG Node = 'Part2:inst\|inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { I3 {} I3~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK REGA3 Part2:inst\|inst30 7.000 ns register " "Info: tco from clock \"CLK\" to destination pin \"REGA3\" through register \"Part2:inst\|inst30\" is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 18 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst30 2 REG LC51 15 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Part2:inst\|inst30 1 REG LC51 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC51; Fanout = 15; REG Node = 'Part2:inst\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Part2:inst|inst30 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 528 592 400 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns REGA3 2 PIN PIN_34 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'REGA3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Part2:inst|inst30 REGA3 } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 192 8 184 208 "REGA3" "" } { 312 736 780 328 "REGA3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Part2:inst|inst30 REGA3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { Part2:inst|inst30 {} REGA3 {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst30 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst30 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Part2:inst|inst30 REGA3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { Part2:inst|inst30 {} REGA3 {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Part2:inst\|inst38 I3 CLK -2.200 ns register " "Info: th for register \"Part2:inst\|inst38\" (data pin = \"I3\", clock pin = \"CLK\") is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK 1 CLK PIN_43 18 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 104 184 352 120 "CLK" "" } { 36 408 440 52 "CLK" "" } { 44 601 633 60 "CLK" "" } { 164 497 529 180 "CLK" "" } { 488 576 615 504 "CLK" "" } { 248 808 851 264 "CLK" "" } { 528 392 424 544 "CLK" "" } { 672 392 424 688 "CLK" "" } { 380 392 424 396 "CLK" "" } { 488 832 864 504 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns Part2:inst\|inst38 2 REG LC37 8 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC37; Fanout = 8; REG Node = 'Part2:inst\|inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns I3 1 PIN PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_8; Fanout = 6; PIN Node = 'I3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 88 8 176 104 "I3" "" } { 312 576 608 328 "I3" "" } { 552 832 864 568 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.200 ns) 7.100 ns Part2:inst\|inst38 2 REG LC37 8 " "Info: 2: + IC(2.500 ns) + CELL(3.200 ns) = 7.100 ns; Loc. = LC37; Fanout = 8; REG Node = 'Part2:inst\|inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 64.79 % ) " "Info: Total cell delay = 4.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.21 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { I3 {} I3~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { I3 Part2:inst|inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { I3 {} I3~out {} Part2:inst|inst38 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 16:33:06 2016 " "Info: Processing ended: Fri Apr 15 16:33:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
