#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ab5b93cb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ab5b93f3c0 .scope module, "digit_identifier_tb" "digit_identifier_tb" 3 99;
 .timescale -9 -12;
P_000001ab5b922080 .param/l "ENABLE_VCD_DEFAULT" 1 3 107, C4<0>;
P_000001ab5b9220b8 .param/str "EXPECTED_MEM_PATH" 1 3 104, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000001ab5b9220f0 .param/l "FAST_DEBUG" 1 3 102, C4<0>;
P_000001ab5b922128 .param/l "MAX_WAIT_CYCLES" 1 3 101, +C4<00101111101011110000100000000000>;
P_000001ab5b922160 .param/str "METRICS_LOG_PATH" 1 3 106, "src/DigitIdentificationTest/digit_identifier_metrics.log";
P_000001ab5b922198 .param/str "OUTPUT_MEM_PATH" 1 3 105, "src/DigitIdentificationTest/digit_identifier_generated.mem";
P_000001ab5b9221d0 .param/l "PIXEL_COUNT" 1 3 100, +C4<00000000000000000000001100010000>;
P_000001ab5b922208 .param/str "SAMPLE_MEM_PATH" 1 3 103, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000001ab5b9ac7e0_0 .net "busy", 0 0, L_000001ab5b841b70;  1 drivers
v000001ab5b9ac880 .array "captured_pixels", 783 0, 15 0;
v000001ab5b9ac920_0 .var "clk", 0 0;
v000001ab5b9aca60_0 .net "comb_data_valid", 0 0, v000001ab5b9acf60_0;  1 drivers
v000001ab5b9acec0_0 .net "comb_expected_flat", 12543 0, v000001ab5b9ad5a0_0;  1 drivers
v000001ab5b9ad000_0 .net "comb_has_expected", 0 0, v000001ab5b9addc0_0;  1 drivers
v000001ab5b9ad0a0_0 .net "comb_sample_flat", 12543 0, v000001ab5b9acba0_0;  1 drivers
v000001ab5b9ad140_0 .net "disc_fake_is_real", 0 0, v000001ab5b9a2850_0;  1 drivers
v000001ab5b9ac240_0 .net/s "disc_fake_score", 15 0, v000001ab5b9a28f0_0;  1 drivers
v000001ab5b9aac60_0 .net "disc_real_is_real", 0 0, v000001ab5b9a34d0_0;  1 drivers
v000001ab5b9ac600_0 .net/s "disc_real_score", 15 0, v000001ab5b9a2a30_0;  1 drivers
v000001ab5b9abfc0_0 .net "done", 0 0, L_000001ab5b842190;  1 drivers
v000001ab5b9ac380_0 .net "dut_sample_ready", 0 0, L_000001ab5ba0c050;  1 drivers
v000001ab5b9ac2e0_0 .var/i "expected_mismatches", 31 0;
v000001ab5b9aa580_0 .net "generated_frame_flat", 12543 0, v000001ab5b9a6750_0;  1 drivers
v000001ab5b9aa620_0 .net "generated_frame_valid", 0 0, v000001ab5b9a6930_0;  1 drivers
v000001ab5b9aab20_0 .net "latched_sample_flat", 12543 0, L_000001ab5b840b40;  1 drivers
v000001ab5b9ac060_0 .net "latched_sample_valid", 0 0, L_000001ab5b841d30;  1 drivers
v000001ab5b9ac4c0_0 .var "rst", 0 0;
v000001ab5b9ab2a0_0 .var/i "similarity_avg_abs", 31 0;
v000001ab5b9ac420_0 .var/i "similarity_max_abs", 31 0;
v000001ab5b9ab700_0 .var "start", 0 0;
E_000001ab5b8d87f0 .event anyedge, v000001ab5b9a6930_0;
E_000001ab5b8d84f0 .event anyedge, v000001ab5b9ad6e0_0;
S_000001ab5b89ee10 .scope generate, "GEN_FULL_PIPE" "GEN_FULL_PIPE" 3 159, 3 159 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
S_000001ab5b8be300 .scope module, "dut" "gan_comb_frame_top" 3 162, 4 12 0, S_000001ab5b89ee10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "sample_flat";
    .port_info 4 /INPUT 1 "sample_valid";
    .port_info 5 /OUTPUT 1 "sample_ready";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 12544 "latched_sample_flat";
    .port_info 15 /OUTPUT 1 "latched_sample_valid";
P_000001ab5b8209f0 .param/l "ENABLE_VERBOSE" 0 4 14, C4<0>;
P_000001ab5b820a28 .param/l "PIXEL_COUNT" 0 4 13, +C4<00000000000000000000001100010000>;
P_000001ab5b820a60 .param/l "STATE_IDLE" 1 4 82, C4<000>;
P_000001ab5b820a98 .param/l "STATE_RUN" 1 4 85, C4<011>;
P_000001ab5b820ad0 .param/l "STATE_STREAM" 1 4 83, C4<001>;
P_000001ab5b820b08 .param/l "STATE_WAIT" 1 4 84, C4<010>;
L_000001ab5b840b40 .functor BUFZ 12544, v000001ab5b9a8870_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ab5b841d30 .functor BUFZ 1, v000001ab5b9a8910_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b841b70 .functor OR 1, L_000001ab5ba0d6d0, v000001ab5b9a3610_0, C4<0>, C4<0>;
L_000001ab5b842190 .functor AND 1, L_000001ab5ba0b010, v000001ab5b9a7830_0, C4<1>, C4<1>;
L_000001ab5b9aed60 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ab5b9a9810_0 .net/2u *"_ivl_10", 2 0, L_000001ab5b9aed60;  1 drivers
v000001ab5b9a8eb0_0 .net *"_ivl_12", 0 0, L_000001ab5ba0b010;  1 drivers
L_000001ab5b9aeda8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ab5b9a9c70_0 .net/2u *"_ivl_16", 2 0, L_000001ab5b9aeda8;  1 drivers
L_000001ab5b9aed18 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ab5b9a9a90_0 .net/2u *"_ivl_4", 2 0, L_000001ab5b9aed18;  1 drivers
v000001ab5b9a9b30_0 .net *"_ivl_6", 0 0, L_000001ab5ba0d6d0;  1 drivers
v000001ab5b9a9090_0 .net "busy", 0 0, L_000001ab5b841b70;  alias, 1 drivers
v000001ab5b9a98b0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  1 drivers
v000001ab5b9a8cd0_0 .net "disc_fake_is_real", 0 0, v000001ab5b9a2850_0;  alias, 1 drivers
v000001ab5b9a9bd0_0 .net/s "disc_fake_score", 15 0, v000001ab5b9a28f0_0;  alias, 1 drivers
v000001ab5b9a8d70_0 .net "disc_real_is_real", 0 0, v000001ab5b9a34d0_0;  alias, 1 drivers
v000001ab5b9a8e10_0 .net/s "disc_real_score", 15 0, v000001ab5b9a2a30_0;  alias, 1 drivers
v000001ab5b9a9130_0 .net "done", 0 0, L_000001ab5b842190;  alias, 1 drivers
v000001ab5b9a91d0_0 .net "frame_ready", 0 0, L_000001ab5b841e80;  1 drivers
v000001ab5b9a9590_0 .net "gan_busy", 0 0, v000001ab5b9a3610_0;  1 drivers
v000001ab5b9a89b0_0 .net "gan_done", 0 0, v000001ab5b9a7830_0;  1 drivers
v000001ab5b9a9270_0 .var "gan_start_pulse", 0 0;
v000001ab5b9a96d0_0 .net "generated_frame_flat", 12543 0, v000001ab5b9a6750_0;  alias, 1 drivers
v000001ab5b9a9310_0 .net "generated_frame_valid", 0 0, v000001ab5b9a6930_0;  alias, 1 drivers
v000001ab5b9a9450_0 .net "latched_sample_flat", 12543 0, L_000001ab5b840b40;  alias, 1 drivers
v000001ab5b9a9d10_0 .net "latched_sample_valid", 0 0, L_000001ab5b841d30;  alias, 1 drivers
v000001ab5b9a93b0_0 .var "pixel_bit", 0 0;
v000001ab5b9a9db0_0 .var "pixel_idx", 9 0;
v000001ab5b9a9e50_0 .net "pixel_ready", 0 0, L_000001ab5b9abc00;  1 drivers
v000001ab5b9a87d0_0 .var "pixel_valid", 0 0;
v000001ab5b9a94f0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  1 drivers
v000001ab5b9a8870_0 .var "sample_buffer", 12543 0;
v000001ab5b9a8910_0 .var "sample_buffer_valid", 0 0;
v000001ab5b9a8a50_0 .net "sample_flat", 12543 0, v000001ab5b9acba0_0;  alias, 1 drivers
v000001ab5b9add20_0 .net "sample_ready", 0 0, L_000001ab5ba0c050;  alias, 1 drivers
v000001ab5b9ad6e0_0 .net "sample_valid", 0 0, v000001ab5b9acf60_0;  alias, 1 drivers
v000001ab5b9ad460_0 .net "start", 0 0, v000001ab5b9ab700_0;  1 drivers
v000001ab5b9adc80_0 .var "state", 2 0;
v000001ab5b9ad820_0 .var "verbose_logging", 0 0;
L_000001ab5ba0d6d0 .cmp/ne 3, v000001ab5b9adc80_0, L_000001ab5b9aed18;
L_000001ab5ba0b010 .cmp/eq 3, v000001ab5b9adc80_0, L_000001ab5b9aed60;
L_000001ab5ba0c050 .cmp/eq 3, v000001ab5b9adc80_0, L_000001ab5b9aeda8;
S_000001ab5b89e070 .scope autofunction.vec4.s16, "sample_word" "sample_word" 4 45, 4 45 0, S_000001ab5b8be300;
 .timescale -9 -12;
v000001ab5b8b1270_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_000001ab5b89e070
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.sample_word ;
    %load/vec4 v000001ab5b9a8870_0;
    %load/vec4 v000001ab5b8b1270_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_000001ab5b8fd010 .scope module, "u_gan_serial" "gan_serial_top" 4 61, 5 60 0, S_000001ab5b8be300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_000001ab5b831480 .param/l "S_DISC_FAKE" 1 5 452, C4<100>;
P_000001ab5b8314b8 .param/l "S_DISC_REAL" 1 5 454, C4<110>;
P_000001ab5b8314f0 .param/l "S_DONE" 1 5 455, C4<111>;
P_000001ab5b831528 .param/l "S_FAKE_LOAD" 1 5 451, C4<011>;
P_000001ab5b831560 .param/l "S_GEN" 1 5 450, C4<010>;
P_000001ab5b831598 .param/l "S_IDLE" 1 5 448, C4<000>;
P_000001ab5b8315d0 .param/l "S_REAL_LOAD" 1 5 453, C4<101>;
P_000001ab5b831608 .param/l "S_SEED" 1 5 449, C4<001>;
L_000001ab5b841e80 .functor BUFZ 1, v000001ab5b9a0730_0, C4<0>, C4<0>, C4<0>;
v000001ab5b9a3610_0 .var "busy", 0 0;
v000001ab5b9a2b70_0 .var "clear_gen_features_ready", 0 0;
v000001ab5b9a3430_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b9a3e30_0 .net "disc_busy", 0 0, v000001ab5b993090_0;  1 drivers
v000001ab5b9a27b0_0 .net "disc_done", 0 0, v000001ab5b991fb0_0;  1 drivers
v000001ab5b9a2850_0 .var "disc_fake_is_real", 0 0;
v000001ab5b9a28f0_0 .var/s "disc_fake_score", 15 0;
v000001ab5b9a2990_0 .net "disc_real_flag", 0 0, v000001ab5b992a50_0;  1 drivers
v000001ab5b9a34d0_0 .var "disc_real_is_real", 0 0;
v000001ab5b9a2a30_0 .var/s "disc_real_score", 15 0;
v000001ab5b9a36b0_0 .var "disc_result_is_real", 0 0;
v000001ab5b9a3750_0 .var "disc_run_is_real", 0 0;
v000001ab5b9a2ad0_0 .net "disc_sample_full", 0 0, L_000001ab5b841630;  1 drivers
v000001ab5b9a2df0_0 .net "disc_sample_level", 8 0, L_000001ab5b840f30;  1 drivers
v000001ab5b9a8410_0 .var "disc_sample_wr_data", 15 0;
v000001ab5b9a7c90_0 .var "disc_sample_wr_en", 0 0;
v000001ab5b9a6b10_0 .net "disc_score_empty", 0 0, L_000001ab5b8418d0;  1 drivers
v000001ab5b9a6890_0 .var "disc_score_fetch_active", 0 0;
v000001ab5b9a80f0_0 .net "disc_score_level", 2 0, L_000001ab5b841a20;  1 drivers
v000001ab5b9a7650_0 .net "disc_score_rd_data", 15 0, L_000001ab5b841f60;  1 drivers
v000001ab5b9a8230_0 .var "disc_score_rd_en", 0 0;
v000001ab5b9a6e30_0 .net "disc_score_rd_valid", 0 0, L_000001ab5b842040;  1 drivers
v000001ab5b9a6c50_0 .var "disc_start_pulse", 0 0;
v000001ab5b9a85f0_0 .var "disc_stream_active", 0 0;
v000001ab5b9a6070_0 .var "disc_stream_done", 0 0;
v000001ab5b9a7fb0_0 .var "disc_stream_idx", 8 0;
v000001ab5b9a82d0_0 .var "disc_stream_mode_real", 0 0;
v000001ab5b9a7d30_0 .var "disc_stream_start_fake", 0 0;
v000001ab5b9a6bb0_0 .var "disc_stream_start_real", 0 0;
v000001ab5b9a7830_0 .var "done", 0 0;
v000001ab5b9a7bf0_0 .net "expander_busy", 0 0, v000001ab5b9a0eb0_0;  1 drivers
v000001ab5b9a8190_0 .net "expander_done", 0 0, v000001ab5b9a0910_0;  1 drivers
v000001ab5b9a5fd0_0 .var "expander_job_launched", 0 0;
v000001ab5b9a8370_0 .var "expander_start_pulse", 0 0;
v000001ab5b9a84b0_0 .net "fake_disc_vec", 4095 0, v000001ab5b9a02d0_0;  1 drivers
v000001ab5b9a7790_0 .var "frame_buffer", 12543 0;
v000001ab5b9a75b0_0 .var "frame_consume_pulse", 0 0;
v000001ab5b9a8550_0 .net "frame_ready", 0 0, L_000001ab5b841e80;  alias, 1 drivers
v000001ab5b9a8690_0 .net "frame_sample_done", 0 0, v000001ab5b995b40_0;  1 drivers
v000001ab5b9a71f0_0 .var "frame_sample_start_pulse", 0 0;
v000001ab5b9a7ab0_0 .net "gen_busy", 0 0, v000001ab5b99d080_0;  1 drivers
v000001ab5b9a6390_0 .net "gen_done", 0 0, v000001ab5b99d300_0;  1 drivers
v000001ab5b9a8730_0 .var "gen_feature_collect_active", 0 0;
v000001ab5b9a8050_0 .var "gen_feature_collect_idx", 7 0;
v000001ab5b9a73d0_0 .net "gen_feature_empty", 0 0, L_000001ab5b841550;  1 drivers
v000001ab5b9a61b0_0 .net "gen_feature_level", 7 0, L_000001ab5b8417f0;  1 drivers
v000001ab5b9a6cf0_0 .net "gen_feature_rd_data", 15 0, L_000001ab5b841e10;  1 drivers
v000001ab5b9a7470_0 .var "gen_feature_rd_en", 0 0;
v000001ab5b9a7290_0 .net "gen_feature_rd_valid", 0 0, L_000001ab5b841ef0;  1 drivers
v000001ab5b9a7010_0 .var "gen_features", 2047 0;
v000001ab5b9a6430_0 .var "gen_features_ready", 0 0;
v000001ab5b9a6110_0 .net "gen_frame_pixels", 12543 0, v000001ab5b9a3cf0_0;  1 drivers
v000001ab5b9a6250_0 .net "gen_seed_full", 0 0, L_000001ab5b8415c0;  1 drivers
v000001ab5b9a6d90_0 .net "gen_seed_level", 6 0, L_000001ab5b840de0;  1 drivers
v000001ab5b9a62f0_0 .var "gen_seed_wr_data", 15 0;
v000001ab5b9a7510_0 .var "gen_seed_wr_en", 0 0;
v000001ab5b9a7970_0 .net "gen_sigmoid_busy", 0 0, v000001ab5b9a0ff0_0;  1 drivers
v000001ab5b9a78d0_0 .net "gen_sigmoid_done", 0 0, v000001ab5b9a19f0_0;  1 drivers
v000001ab5b9a64d0_0 .net "gen_sigmoid_features", 2047 0, v000001ab5b9a1950_0;  1 drivers
v000001ab5b9a6570_0 .var "gen_sigmoid_ready", 0 0;
v000001ab5b9a6610_0 .var "gen_sigmoid_start_pulse", 0 0;
v000001ab5b9a66b0_0 .var "gen_start_pulse", 0 0;
v000001ab5b9a6750_0 .var "generated_frame_flat", 12543 0;
v000001ab5b9a6930_0 .var "generated_frame_valid", 0 0;
v000001ab5b9a7b50_0 .net "loader_frame_flat", 12543 0, v000001ab5b9a1bd0_0;  1 drivers
v000001ab5b9a67f0_0 .net "loader_frame_valid", 0 0, v000001ab5b9a0730_0;  1 drivers
v000001ab5b9a7150_0 .var "pending_disc_flag", 0 0;
v000001ab5b9a7330_0 .net "pixel_bit", 0 0, v000001ab5b9a93b0_0;  1 drivers
v000001ab5b9a76f0_0 .net "pixel_bit_ready", 0 0, L_000001ab5b9abc00;  alias, 1 drivers
v000001ab5b9a69d0_0 .net "pixel_bit_valid", 0 0, v000001ab5b9a87d0_0;  1 drivers
v000001ab5b9a7dd0_0 .var "real_stream_start_sent", 0 0;
v000001ab5b9a6a70_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a6ed0_0 .net "sampled_real_vec", 4095 0, v000001ab5b9951e0_0;  1 drivers
v000001ab5b9a6f70_0 .var "sampled_real_vec_ready", 0 0;
v000001ab5b9a70b0_0 .net "seed_bank_flat", 1023 0, v000001ab5b9a2030_0;  1 drivers
v000001ab5b9a7a10_0 .net "seed_ready", 0 0, v000001ab5b9a0370_0;  1 drivers
v000001ab5b9a7e70_0 .var "seed_start_pulse", 0 0;
v000001ab5b9a7f10_0 .var "seed_stream_active", 0 0;
v000001ab5b9a9950_0 .var "seed_stream_done", 0 0;
v000001ab5b9a9770_0 .var "seed_stream_idx", 6 0;
v000001ab5b9a8b90_0 .var "sigmoid_run_active", 0 0;
v000001ab5b9a8f50_0 .net "start", 0 0, v000001ab5b9a9270_0;  1 drivers
v000001ab5b9a8af0_0 .var "state", 2 0;
v000001ab5b9a8ff0_0 .net "upsampler_busy", 0 0, v000001ab5b9a3930_0;  1 drivers
v000001ab5b9a9630_0 .net "upsampler_done", 0 0, v000001ab5b9a3110_0;  1 drivers
v000001ab5b9a99f0_0 .var "upsampler_job_launched", 0 0;
v000001ab5b9a8c30_0 .var "upsampler_start_pulse", 0 0;
S_000001ab5b89c2f0 .scope module, "u_discriminator" "discriminator_pipeline" 5 355, 6 34 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000001ab5b8fbcf0 .param/l "FIN" 1 6 60, C4<110>;
P_000001ab5b8fbd28 .param/l "IDLE" 1 6 54, C4<000>;
P_000001ab5b8fbd60 .param/l "L1" 1 6 56, C4<010>;
P_000001ab5b8fbd98 .param/l "L2" 1 6 57, C4<011>;
P_000001ab5b8fbdd0 .param/l "L3" 1 6 58, C4<100>;
P_000001ab5b8fbe08 .param/l "LOAD" 1 6 55, C4<001>;
P_000001ab5b8fbe40 .param/l "OUTPUT" 1 6 59, C4<101>;
P_000001ab5b8fbe78 .param/l "SAMPLE_COUNT" 1 6 52, +C4<00000000000000000000000100000000>;
L_000001ab5b841630 .functor BUFZ 1, v000001ab5b902510_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b840f30 .functor BUFZ 9, v000001ab5b9011b0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001ab5b841f60 .functor BUFZ 16, v000001ab5b9939f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ab5b842040 .functor BUFZ 1, v000001ab5b9920f0_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b8418d0 .functor BUFZ 1, v000001ab5b991f10_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b841a20 .functor BUFZ 3, v000001ab5b992230_0, C4<000>, C4<000>, C4<000>;
v000001ab5b993090_0 .var "busy", 0 0;
v000001ab5b992550_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b992a50_0 .var "disc_real_flag", 0 0;
v000001ab5b991fb0_0 .var "done", 0 0;
v000001ab5b993590_0 .net "l1_done", 0 0, v000001ab5b8b0c30_0;  1 drivers
v000001ab5b992190_0 .net "l1_out", 2047 0, v000001ab5b8b0e10_0;  1 drivers
v000001ab5b993b30_0 .net "l2_done", 0 0, v000001ab5b7f0da0_0;  1 drivers
v000001ab5b991d30_0 .net "l2_out", 511 0, v000001ab5b7f1160_0;  1 drivers
v000001ab5b992f50_0 .net "l3_decision", 0 0, v000001ab5b901bb0_0;  1 drivers
v000001ab5b992910_0 .net "l3_done", 0 0, v000001ab5b9026f0_0;  1 drivers
v000001ab5b9925f0_0 .net/s "l3_score", 15 0, v000001ab5b901cf0_0;  1 drivers
v000001ab5b9929b0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b992d70_0 .var "sample_buffer", 4095 0;
v000001ab5b992e10_0 .net "sample_fifo_empty", 0 0, v000001ab5b902010_0;  1 drivers
v000001ab5b991dd0_0 .net "sample_fifo_full", 0 0, v000001ab5b902510_0;  1 drivers
v000001ab5b992eb0_0 .net "sample_fifo_level_int", 8 0, v000001ab5b9011b0_0;  1 drivers
v000001ab5b993130_0 .net "sample_fifo_rd_data", 15 0, v000001ab5b902330_0;  1 drivers
v000001ab5b991e70_0 .var "sample_fifo_rd_en", 0 0;
v000001ab5b9931d0_0 .net "sample_fifo_rd_valid", 0 0, v000001ab5b992c30_0;  1 drivers
v000001ab5b993270_0 .net "sample_full", 0 0, L_000001ab5b841630;  alias, 1 drivers
v000001ab5b993310_0 .net "sample_level", 8 0, L_000001ab5b840f30;  alias, 1 drivers
v000001ab5b993450_0 .var "sample_load_idx", 8 0;
v000001ab5b9936d0_0 .net "sample_wr_data", 15 0, v000001ab5b9a8410_0;  1 drivers
v000001ab5b994880_0 .net "sample_wr_en", 0 0, v000001ab5b9a7c90_0;  1 drivers
v000001ab5b994b00_0 .net "score_empty", 0 0, L_000001ab5b8418d0;  alias, 1 drivers
v000001ab5b994740_0 .net "score_fifo_empty", 0 0, v000001ab5b991f10_0;  1 drivers
v000001ab5b9953c0_0 .net "score_fifo_full", 0 0, v000001ab5b9922d0_0;  1 drivers
v000001ab5b9947e0_0 .net "score_fifo_level_int", 2 0, v000001ab5b992230_0;  1 drivers
v000001ab5b994ce0_0 .net "score_fifo_rd_data", 15 0, v000001ab5b9939f0_0;  1 drivers
v000001ab5b995320_0 .net "score_fifo_rd_valid", 0 0, v000001ab5b9920f0_0;  1 drivers
v000001ab5b995000_0 .var "score_fifo_wr_data", 15 0;
v000001ab5b993fc0_0 .var "score_fifo_wr_en", 0 0;
v000001ab5b995460_0 .net "score_level", 2 0, L_000001ab5b841a20;  alias, 1 drivers
v000001ab5b995500_0 .net "score_rd_data", 15 0, L_000001ab5b841f60;  alias, 1 drivers
v000001ab5b994060_0 .net "score_rd_en", 0 0, v000001ab5b9a8230_0;  1 drivers
v000001ab5b994a60_0 .net "score_rd_valid", 0 0, L_000001ab5b842040;  alias, 1 drivers
v000001ab5b9941a0_0 .net "start", 0 0, v000001ab5b9a6c50_0;  1 drivers
v000001ab5b995be0_0 .var "start_l1", 0 0;
v000001ab5b9950a0_0 .var "start_l2", 0 0;
v000001ab5b9958c0_0 .var "start_l3", 0 0;
v000001ab5b994ba0_0 .var "state", 2 0;
S_000001ab5b8fa340 .scope module, "u_l1" "layer1_discriminator" 6 134, 7 5 0, S_000001ab5b89c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ab5b8b0690_0 .net *"_ivl_0", 31 0, L_000001ab5ba0b5b0;  1 drivers
v000001ab5b8b1810_0 .net *"_ivl_11", 31 0, L_000001ab5ba0d4f0;  1 drivers
L_000001ab5b9ae8e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b09b0_0 .net/2u *"_ivl_12", 31 0, L_000001ab5b9ae8e0;  1 drivers
v000001ab5b8b14f0_0 .net *"_ivl_14", 31 0, L_000001ab5ba0c7d0;  1 drivers
v000001ab5b8b1450_0 .net *"_ivl_16", 33 0, L_000001ab5ba0b0b0;  1 drivers
L_000001ab5b9ae928 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b00f0_0 .net *"_ivl_19", 1 0, L_000001ab5b9ae928;  1 drivers
L_000001ab5b9ae970 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b05f0_0 .net/2s *"_ivl_20", 33 0, L_000001ab5b9ae970;  1 drivers
v000001ab5b8b0730_0 .net/s *"_ivl_22", 33 0, L_000001ab5ba0d590;  1 drivers
v000001ab5b8b1590_0 .net/s *"_ivl_26", 31 0, L_000001ab5ba0bb50;  1 drivers
v000001ab5b8b07d0_0 .net *"_ivl_28", 15 0, L_000001ab5ba0b470;  1 drivers
L_000001ab5b9ae808 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b19f0_0 .net *"_ivl_3", 22 0, L_000001ab5b9ae808;  1 drivers
v000001ab5b8b1db0_0 .net *"_ivl_30", 31 0, L_000001ab5ba0c730;  1 drivers
L_000001ab5b9ae9b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b1a90_0 .net *"_ivl_33", 23 0, L_000001ab5b9ae9b8;  1 drivers
L_000001ab5b9aea00 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b1630_0 .net/2u *"_ivl_34", 31 0, L_000001ab5b9aea00;  1 drivers
v000001ab5b8b16d0_0 .net *"_ivl_37", 31 0, L_000001ab5ba0b150;  1 drivers
v000001ab5b8b1770_0 .net *"_ivl_38", 31 0, L_000001ab5ba0d130;  1 drivers
L_000001ab5b9ae850 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b1e50_0 .net/2u *"_ivl_4", 31 0, L_000001ab5b9ae850;  1 drivers
L_000001ab5b9aea48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b0870_0 .net *"_ivl_41", 22 0, L_000001ab5b9aea48;  1 drivers
v000001ab5b8b13b0_0 .net *"_ivl_42", 31 0, L_000001ab5ba0bbf0;  1 drivers
v000001ab5b8b0230_0 .net/s *"_ivl_44", 31 0, L_000001ab5ba0d1d0;  1 drivers
v000001ab5b8b02d0_0 .net *"_ivl_6", 31 0, L_000001ab5ba0b650;  1 drivers
L_000001ab5b9ae898 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8b0370_0 .net/2u *"_ivl_8", 31 0, L_000001ab5b9ae898;  1 drivers
v000001ab5b8b0410_0 .var/s "accumulator", 31 0;
v000001ab5b8b1090_0 .var/s "bias_shifted", 31 0;
v000001ab5b8b0af0_0 .var "busy", 0 0;
v000001ab5b8b04b0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b8b0550_0 .net/s "current_input", 15 0, L_000001ab5ba0cc30;  1 drivers
v000001ab5b8b0b90_0 .net/s "current_product", 31 0, L_000001ab5ba0d270;  1 drivers
v000001ab5b8b0c30_0 .var "done", 0 0;
v000001ab5b8b0d70_0 .net/s "flat_input_flat", 4095 0, v000001ab5b992d70_0;  1 drivers
v000001ab5b8b0e10_0 .var/s "flat_output_flat", 2047 0;
v000001ab5b8b0eb0_0 .var "input_idx", 8 0;
v000001ab5b8b0f50 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001ab5b8b18b0 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001ab5b8b1b30_0 .var "neuron_idx", 7 0;
v000001ab5b8b0ff0_0 .net/s "next_acc", 31 0, L_000001ab5ba0c870;  1 drivers
v000001ab5b8b1130_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b8b11d0_0 .net "start", 0 0, v000001ab5b995be0_0;  1 drivers
E_000001ab5b8da7b0 .event posedge, v000001ab5b8b1130_0, v000001ab5b8b04b0_0;
L_000001ab5ba0b5b0 .concat [ 9 23 0 0], v000001ab5b8b0eb0_0, L_000001ab5b9ae808;
L_000001ab5ba0b650 .arith/sum 32, L_000001ab5ba0b5b0, L_000001ab5b9ae850;
L_000001ab5ba0d4f0 .arith/mult 32, L_000001ab5ba0b650, L_000001ab5b9ae898;
L_000001ab5ba0c7d0 .arith/sub 32, L_000001ab5ba0d4f0, L_000001ab5b9ae8e0;
L_000001ab5ba0b0b0 .concat [ 32 2 0 0], L_000001ab5ba0c7d0, L_000001ab5b9ae928;
L_000001ab5ba0d590 .arith/sub 34, L_000001ab5ba0b0b0, L_000001ab5b9ae970;
L_000001ab5ba0cc30 .part/v.s v000001ab5b992d70_0, L_000001ab5ba0d590, 16;
L_000001ab5ba0bb50 .extend/s 32, L_000001ab5ba0cc30;
L_000001ab5ba0b470 .array/port v000001ab5b8b18b0, L_000001ab5ba0bbf0;
L_000001ab5ba0c730 .concat [ 8 24 0 0], v000001ab5b8b1b30_0, L_000001ab5b9ae9b8;
L_000001ab5ba0b150 .arith/mult 32, L_000001ab5ba0c730, L_000001ab5b9aea00;
L_000001ab5ba0d130 .concat [ 9 23 0 0], v000001ab5b8b0eb0_0, L_000001ab5b9aea48;
L_000001ab5ba0bbf0 .arith/sum 32, L_000001ab5ba0b150, L_000001ab5ba0d130;
L_000001ab5ba0d1d0 .extend/s 32, L_000001ab5ba0b470;
L_000001ab5ba0d270 .arith/mult 32, L_000001ab5ba0bb50, L_000001ab5ba0d1d0;
L_000001ab5ba0c870 .arith/sum 32, v000001ab5b8b0410_0, L_000001ab5ba0d270;
S_000001ab5b93d7b0 .scope module, "u_l2" "layer2_discriminator" 6 143, 8 5 0, S_000001ab5b89c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ab5b8b1310_0 .net *"_ivl_0", 31 0, L_000001ab5ba0b6f0;  1 drivers
v000001ab5b826ca0_0 .net *"_ivl_11", 31 0, L_000001ab5ba0b970;  1 drivers
L_000001ab5b9aeb68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b826d40_0 .net/2u *"_ivl_12", 31 0, L_000001ab5b9aeb68;  1 drivers
v000001ab5b827ba0_0 .net *"_ivl_14", 31 0, L_000001ab5ba0b790;  1 drivers
v000001ab5b827e20_0 .net *"_ivl_16", 33 0, L_000001ab5ba0cf50;  1 drivers
L_000001ab5b9aebb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab5b827420_0 .net *"_ivl_19", 1 0, L_000001ab5b9aebb0;  1 drivers
L_000001ab5b9aebf8 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ab5b827c40_0 .net/2s *"_ivl_20", 33 0, L_000001ab5b9aebf8;  1 drivers
v000001ab5b826de0_0 .net/s *"_ivl_22", 33 0, L_000001ab5ba0c2d0;  1 drivers
v000001ab5b827ec0_0 .net/s *"_ivl_26", 31 0, L_000001ab5ba0c410;  1 drivers
v000001ab5b827ce0_0 .net *"_ivl_28", 15 0, L_000001ab5ba0ba10;  1 drivers
L_000001ab5b9aea90 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b8271a0_0 .net *"_ivl_3", 23 0, L_000001ab5b9aea90;  1 drivers
v000001ab5b827920_0 .net *"_ivl_30", 31 0, L_000001ab5ba0d310;  1 drivers
L_000001ab5b9aec40 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b827f60_0 .net *"_ivl_33", 25 0, L_000001ab5b9aec40;  1 drivers
L_000001ab5b9aec88 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b828320_0 .net/2u *"_ivl_34", 31 0, L_000001ab5b9aec88;  1 drivers
v000001ab5b8283c0_0 .net *"_ivl_37", 31 0, L_000001ab5ba0c0f0;  1 drivers
v000001ab5b7f7620_0 .net *"_ivl_38", 31 0, L_000001ab5ba0c4b0;  1 drivers
L_000001ab5b9aead8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b7f5fa0_0 .net/2u *"_ivl_4", 31 0, L_000001ab5b9aead8;  1 drivers
L_000001ab5b9aecd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b7f60e0_0 .net *"_ivl_41", 23 0, L_000001ab5b9aecd0;  1 drivers
v000001ab5b7f74e0_0 .net *"_ivl_42", 31 0, L_000001ab5ba0bdd0;  1 drivers
v000001ab5b7f5960_0 .net/s *"_ivl_44", 31 0, L_000001ab5ba0c910;  1 drivers
v000001ab5b7f6180_0 .net *"_ivl_6", 31 0, L_000001ab5ba0cd70;  1 drivers
L_000001ab5b9aeb20 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ab5b7f6720_0 .net/2u *"_ivl_8", 31 0, L_000001ab5b9aeb20;  1 drivers
v000001ab5b7f6220_0 .var/s "accumulator", 31 0;
v000001ab5b7f6a40_0 .var/s "bias_shifted", 31 0;
v000001ab5b7f64a0_0 .var "busy", 0 0;
v000001ab5b7f6540_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b7f6ae0_0 .net/s "current_input", 15 0, L_000001ab5ba0d770;  1 drivers
v000001ab5b7f6b80_0 .net/s "current_product", 31 0, L_000001ab5ba0d630;  1 drivers
v000001ab5b7f0da0_0 .var "done", 0 0;
v000001ab5b7f0940_0 .net/s "flat_input_flat", 2047 0, v000001ab5b8b0e10_0;  alias, 1 drivers
v000001ab5b7f1160_0 .var/s "flat_output_flat", 511 0;
v000001ab5b7f1340_0 .var "input_idx", 7 0;
v000001ab5b7f12a0 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001ab5b7f17a0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001ab5b902650_0 .var "neuron_idx", 5 0;
v000001ab5b9028d0_0 .net/s "next_acc", 31 0, L_000001ab5ba0b510;  1 drivers
v000001ab5b9017f0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b902bf0_0 .net "start", 0 0, v000001ab5b9950a0_0;  1 drivers
L_000001ab5ba0b6f0 .concat [ 8 24 0 0], v000001ab5b7f1340_0, L_000001ab5b9aea90;
L_000001ab5ba0cd70 .arith/sum 32, L_000001ab5ba0b6f0, L_000001ab5b9aead8;
L_000001ab5ba0b970 .arith/mult 32, L_000001ab5ba0cd70, L_000001ab5b9aeb20;
L_000001ab5ba0b790 .arith/sub 32, L_000001ab5ba0b970, L_000001ab5b9aeb68;
L_000001ab5ba0cf50 .concat [ 32 2 0 0], L_000001ab5ba0b790, L_000001ab5b9aebb0;
L_000001ab5ba0c2d0 .arith/sub 34, L_000001ab5ba0cf50, L_000001ab5b9aebf8;
L_000001ab5ba0d770 .part/v.s v000001ab5b8b0e10_0, L_000001ab5ba0c2d0, 16;
L_000001ab5ba0c410 .extend/s 32, L_000001ab5ba0d770;
L_000001ab5ba0ba10 .array/port v000001ab5b7f17a0, L_000001ab5ba0bdd0;
L_000001ab5ba0d310 .concat [ 6 26 0 0], v000001ab5b902650_0, L_000001ab5b9aec40;
L_000001ab5ba0c0f0 .arith/mult 32, L_000001ab5ba0d310, L_000001ab5b9aec88;
L_000001ab5ba0c4b0 .concat [ 8 24 0 0], v000001ab5b7f1340_0, L_000001ab5b9aecd0;
L_000001ab5ba0bdd0 .arith/sum 32, L_000001ab5ba0c0f0, L_000001ab5ba0c4b0;
L_000001ab5ba0c910 .extend/s 32, L_000001ab5ba0ba10;
L_000001ab5ba0d630 .arith/mult 32, L_000001ab5ba0c410, L_000001ab5ba0c910;
L_000001ab5ba0b510 .arith/sum 32, v000001ab5b7f6220_0, L_000001ab5ba0d630;
S_000001ab5b8fa4d0 .scope module, "u_l3" "layer3_discriminator" 6 152, 9 10 0, S_000001ab5b89c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000001ab5b901a70 .array/s "b", 0 0, 15 0;
v000001ab5b900e90_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b901bb0_0 .var "decision_real", 0 0;
v000001ab5b9026f0_0 .var "done", 0 0;
v000001ab5b902790_0 .net/s "flat_input_flat", 511 0, v000001ab5b7f1160_0;  alias, 1 drivers
v000001ab5b902830_0 .net "mac_done", 0 0, v000001ab5b9020b0_0;  1 drivers
v000001ab5b901c50_0 .net/s "mac_result", 15 0, v000001ab5b901b10_0;  1 drivers
v000001ab5b900f30_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b901cf0_0 .var/s "score_out", 15 0;
v000001ab5b901d90_0 .net "start", 0 0, v000001ab5b9958c0_0;  1 drivers
v000001ab5b901e30 .array/s "w", 31 0, 15 0;
v000001ab5b9021f0_0 .net/s "weights_flat", 511 0, L_000001ab5ba0b830;  1 drivers
v000001ab5b901e30_0 .array/port v000001ab5b901e30, 0;
v000001ab5b901e30_1 .array/port v000001ab5b901e30, 1;
v000001ab5b901e30_2 .array/port v000001ab5b901e30, 2;
v000001ab5b901e30_3 .array/port v000001ab5b901e30, 3;
LS_000001ab5ba0b830_0_0 .concat [ 16 16 16 16], v000001ab5b901e30_0, v000001ab5b901e30_1, v000001ab5b901e30_2, v000001ab5b901e30_3;
v000001ab5b901e30_4 .array/port v000001ab5b901e30, 4;
v000001ab5b901e30_5 .array/port v000001ab5b901e30, 5;
v000001ab5b901e30_6 .array/port v000001ab5b901e30, 6;
v000001ab5b901e30_7 .array/port v000001ab5b901e30, 7;
LS_000001ab5ba0b830_0_4 .concat [ 16 16 16 16], v000001ab5b901e30_4, v000001ab5b901e30_5, v000001ab5b901e30_6, v000001ab5b901e30_7;
v000001ab5b901e30_8 .array/port v000001ab5b901e30, 8;
v000001ab5b901e30_9 .array/port v000001ab5b901e30, 9;
v000001ab5b901e30_10 .array/port v000001ab5b901e30, 10;
v000001ab5b901e30_11 .array/port v000001ab5b901e30, 11;
LS_000001ab5ba0b830_0_8 .concat [ 16 16 16 16], v000001ab5b901e30_8, v000001ab5b901e30_9, v000001ab5b901e30_10, v000001ab5b901e30_11;
v000001ab5b901e30_12 .array/port v000001ab5b901e30, 12;
v000001ab5b901e30_13 .array/port v000001ab5b901e30, 13;
v000001ab5b901e30_14 .array/port v000001ab5b901e30, 14;
v000001ab5b901e30_15 .array/port v000001ab5b901e30, 15;
LS_000001ab5ba0b830_0_12 .concat [ 16 16 16 16], v000001ab5b901e30_12, v000001ab5b901e30_13, v000001ab5b901e30_14, v000001ab5b901e30_15;
v000001ab5b901e30_16 .array/port v000001ab5b901e30, 16;
v000001ab5b901e30_17 .array/port v000001ab5b901e30, 17;
v000001ab5b901e30_18 .array/port v000001ab5b901e30, 18;
v000001ab5b901e30_19 .array/port v000001ab5b901e30, 19;
LS_000001ab5ba0b830_0_16 .concat [ 16 16 16 16], v000001ab5b901e30_16, v000001ab5b901e30_17, v000001ab5b901e30_18, v000001ab5b901e30_19;
v000001ab5b901e30_20 .array/port v000001ab5b901e30, 20;
v000001ab5b901e30_21 .array/port v000001ab5b901e30, 21;
v000001ab5b901e30_22 .array/port v000001ab5b901e30, 22;
v000001ab5b901e30_23 .array/port v000001ab5b901e30, 23;
LS_000001ab5ba0b830_0_20 .concat [ 16 16 16 16], v000001ab5b901e30_20, v000001ab5b901e30_21, v000001ab5b901e30_22, v000001ab5b901e30_23;
v000001ab5b901e30_24 .array/port v000001ab5b901e30, 24;
v000001ab5b901e30_25 .array/port v000001ab5b901e30, 25;
v000001ab5b901e30_26 .array/port v000001ab5b901e30, 26;
v000001ab5b901e30_27 .array/port v000001ab5b901e30, 27;
LS_000001ab5ba0b830_0_24 .concat [ 16 16 16 16], v000001ab5b901e30_24, v000001ab5b901e30_25, v000001ab5b901e30_26, v000001ab5b901e30_27;
v000001ab5b901e30_28 .array/port v000001ab5b901e30, 28;
v000001ab5b901e30_29 .array/port v000001ab5b901e30, 29;
v000001ab5b901e30_30 .array/port v000001ab5b901e30, 30;
v000001ab5b901e30_31 .array/port v000001ab5b901e30, 31;
LS_000001ab5ba0b830_0_28 .concat [ 16 16 16 16], v000001ab5b901e30_28, v000001ab5b901e30_29, v000001ab5b901e30_30, v000001ab5b901e30_31;
LS_000001ab5ba0b830_1_0 .concat [ 64 64 64 64], LS_000001ab5ba0b830_0_0, LS_000001ab5ba0b830_0_4, LS_000001ab5ba0b830_0_8, LS_000001ab5ba0b830_0_12;
LS_000001ab5ba0b830_1_4 .concat [ 64 64 64 64], LS_000001ab5ba0b830_0_16, LS_000001ab5ba0b830_0_20, LS_000001ab5ba0b830_0_24, LS_000001ab5ba0b830_0_28;
L_000001ab5ba0b830 .concat [ 256 256 0 0], LS_000001ab5ba0b830_1_0, LS_000001ab5ba0b830_1_4;
S_000001ab5b67af50 .scope module, "mac_unit" "pipelined_mac" 9 58, 10 1 0, S_000001ab5b8fa4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000001ab5b9023d0_0 .net/s "a_flat", 511 0, v000001ab5b7f1160_0;  alias, 1 drivers
v000001ab5b901750_0 .net/s "b_flat", 511 0, L_000001ab5ba0b830;  alias, 1 drivers
v000001ab5b901a70_0 .array/port v000001ab5b901a70, 0;
v000001ab5b9012f0_0 .net/s "bias", 15 0, v000001ab5b901a70_0;  1 drivers
v000001ab5b902ab0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b901890_0 .var "d0", 0 0;
v000001ab5b901250_0 .var "d1", 0 0;
v000001ab5b902c90_0 .var "d2", 0 0;
v000001ab5b902150_0 .var "d3", 0 0;
v000001ab5b902970_0 .var "d4", 0 0;
v000001ab5b902a10_0 .var "d5", 0 0;
v000001ab5b902b50_0 .var "d6", 0 0;
v000001ab5b9020b0_0 .var "done", 0 0;
v000001ab5b9019d0 .array/s "p", 31 0, 31 0;
v000001ab5b901390 .array/s "ra", 31 0, 15 0;
v000001ab5b901610 .array/s "rb", 31 0, 15 0;
v000001ab5b901b10_0 .var/s "result", 15 0;
v000001ab5b900fd0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b900df0 .array/s "s1", 15 0, 31 0;
v000001ab5b901430 .array/s "s2", 7 0, 31 0;
v000001ab5b9014d0 .array/s "s3", 3 0, 31 0;
v000001ab5b901930 .array/s "s4", 1 0, 31 0;
v000001ab5b901570_0 .net "start", 0 0, v000001ab5b9958c0_0;  alias, 1 drivers
v000001ab5b902470_0 .var/s "total_sum", 31 0;
S_000001ab5b66dcb0 .scope module, "u_sample_fifo" "sync_fifo" 6 104, 11 9 0, S_000001ab5b89c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000001ab5b6e8e60 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000001000>;
P_000001ab5b6e8e98 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_000001ab5b6e8ed0 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000100000000>;
L_000001ab5b841470 .functor AND 1, v000001ab5b9a7c90_0, L_000001ab5ba0ccd0, C4<1>, C4<1>;
L_000001ab5b841a90 .functor AND 1, v000001ab5b991e70_0, L_000001ab5ba0bd30, C4<1>, C4<1>;
v000001ab5b901070_0 .net *"_ivl_1", 0 0, L_000001ab5ba0ccd0;  1 drivers
v000001ab5b9016b0_0 .net *"_ivl_5", 0 0, L_000001ab5ba0bd30;  1 drivers
v000001ab5b901ed0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b901110_0 .var "count", 8 0;
v000001ab5b901f70_0 .var "count_next", 8 0;
v000001ab5b902010_0 .var "empty", 0 0;
v000001ab5b902510_0 .var "full", 0 0;
v000001ab5b9011b0_0 .var "level", 8 0;
v000001ab5b902290 .array "mem", 255 0, 15 0;
v000001ab5b902330_0 .var "rd_data", 15 0;
v000001ab5b9025b0_0 .net "rd_do", 0 0, L_000001ab5b841a90;  1 drivers
v000001ab5b9933b0_0 .net "rd_en", 0 0, v000001ab5b991e70_0;  1 drivers
v000001ab5b992690_0 .var "rd_ptr", 7 0;
v000001ab5b992c30_0 .var "rd_valid", 0 0;
v000001ab5b993950_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b993bd0_0 .net "wr_data", 15 0, v000001ab5b9a8410_0;  alias, 1 drivers
v000001ab5b993770_0 .net "wr_do", 0 0, L_000001ab5b841470;  1 drivers
v000001ab5b992af0_0 .net "wr_en", 0 0, v000001ab5b9a7c90_0;  alias, 1 drivers
v000001ab5b992ff0_0 .var "wr_ptr", 7 0;
E_000001ab5b8d8b30 .event anyedge, v000001ab5b901110_0, v000001ab5b993770_0, v000001ab5b9025b0_0;
L_000001ab5ba0ccd0 .reduce/nor v000001ab5b902510_0;
L_000001ab5ba0bd30 .reduce/nor v000001ab5b902010_0;
S_000001ab5b66de40 .scope module, "u_score_fifo" "sync_fifo" 6 121, 11 9 0, S_000001ab5b89c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000001ab5b6e9960 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000010>;
P_000001ab5b6e9998 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_000001ab5b6e99d0 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_000001ab5b842120 .functor AND 1, v000001ab5b993fc0_0, L_000001ab5ba0ce10, C4<1>, C4<1>;
L_000001ab5b840fa0 .functor AND 1, v000001ab5b9a8230_0, L_000001ab5ba0bab0, C4<1>, C4<1>;
v000001ab5b992050_0 .net *"_ivl_1", 0 0, L_000001ab5ba0ce10;  1 drivers
v000001ab5b9934f0_0 .net *"_ivl_5", 0 0, L_000001ab5ba0bab0;  1 drivers
v000001ab5b9938b0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b993630_0 .var "count", 2 0;
v000001ab5b992730_0 .var "count_next", 2 0;
v000001ab5b991f10_0 .var "empty", 0 0;
v000001ab5b9922d0_0 .var "full", 0 0;
v000001ab5b992230_0 .var "level", 2 0;
v000001ab5b992870 .array "mem", 3 0, 15 0;
v000001ab5b9939f0_0 .var "rd_data", 15 0;
v000001ab5b993810_0 .net "rd_do", 0 0, L_000001ab5b840fa0;  1 drivers
v000001ab5b9927d0_0 .net "rd_en", 0 0, v000001ab5b9a8230_0;  alias, 1 drivers
v000001ab5b992410_0 .var "rd_ptr", 1 0;
v000001ab5b9920f0_0 .var "rd_valid", 0 0;
v000001ab5b993a90_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b992370_0 .net "wr_data", 15 0, v000001ab5b995000_0;  1 drivers
v000001ab5b992cd0_0 .net "wr_do", 0 0, L_000001ab5b842120;  1 drivers
v000001ab5b9924b0_0 .net "wr_en", 0 0, v000001ab5b993fc0_0;  1 drivers
v000001ab5b992b90_0 .var "wr_ptr", 1 0;
E_000001ab5b8dc030 .event anyedge, v000001ab5b993630_0, v000001ab5b992cd0_0, v000001ab5b993810_0;
L_000001ab5ba0ce10 .reduce/nor v000001ab5b9922d0_0;
L_000001ab5ba0bab0 .reduce/nor v000001ab5b991f10_0;
S_000001ab5b65b5e0 .scope module, "u_frame_sampler" "frame_sampler" 5 111, 12 11 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001ab5b855330 .param/l "BASE_STEP" 1 12 33, +C4<00000000000000000000000000000011>;
P_000001ab5b855368 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000000010000>;
P_000001ab5b8553a0 .param/l "INPUT_COUNT" 0 12 12, +C4<00000000000000000000001100010000>;
P_000001ab5b8553d8 .param/l "OUTPUT_COUNT" 0 12 13, +C4<00000000000000000000000100000000>;
P_000001ab5b855410 .param/l "STEP_REM" 1 12 34, +C4<00000000000000000000000000010000>;
v000001ab5b9955a0_0 .var "active", 0 0;
v000001ab5b995140_0 .var "busy", 0 0;
v000001ab5b9946a0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b995b40_0 .var "done", 0 0;
v000001ab5b993d40_0 .net "frame_flat", 12543 0, v000001ab5b9a7790_0;  1 drivers
v000001ab5b9949c0_0 .var/i "out_idx", 31 0;
v000001ab5b995640_0 .var/i "rem_accum", 31 0;
v000001ab5b995820_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9951e0_0 .var "sampled_flat", 4095 0;
v000001ab5b995960_0 .var/i "src_index", 31 0;
v000001ab5b9956e0_0 .net "start", 0 0, v000001ab5b9a71f0_0;  1 drivers
v000001ab5b993de0_0 .var/i "tmp_rem", 31 0;
v000001ab5b994100_0 .var/i "tmp_src", 31 0;
S_000001ab5b62f690 .scope module, "u_generator" "generator_pipeline" 5 160, 13 35 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_000001ab5b62f820 .param/l "FEATURE_COUNT" 1 13 53, +C4<00000000000000000000000010000000>;
P_000001ab5b62f858 .param/l "FIN" 1 13 61, C4<110>;
P_000001ab5b62f890 .param/l "IDLE" 1 13 55, C4<000>;
P_000001ab5b62f8c8 .param/l "L1" 1 13 57, C4<010>;
P_000001ab5b62f900 .param/l "L2" 1 13 58, C4<011>;
P_000001ab5b62f938 .param/l "L3" 1 13 59, C4<100>;
P_000001ab5b62f970 .param/l "LOAD" 1 13 56, C4<001>;
P_000001ab5b62f9a8 .param/l "OUTPUT" 1 13 60, C4<101>;
P_000001ab5b62f9e0 .param/l "SEED_COUNT" 1 13 52, +C4<00000000000000000000000001000000>;
L_000001ab5b8415c0 .functor BUFZ 1, v000001ab5b99da80_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b840de0 .functor BUFZ 7, v000001ab5b99e2a0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001ab5b841e10 .functor BUFZ 16, v000001ab5b994d80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ab5b841ef0 .functor BUFZ 1, v000001ab5b995aa0_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b841550 .functor BUFZ 1, v000001ab5b9944c0_0, C4<0>, C4<0>, C4<0>;
L_000001ab5b8417f0 .functor BUFZ 8, v000001ab5b994f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ab5b99d080_0 .var "busy", 0 0;
v000001ab5b99d120_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99d300_0 .var "done", 0 0;
v000001ab5b99ca40_0 .net "feature_empty", 0 0, L_000001ab5b841550;  alias, 1 drivers
v000001ab5b99c680_0 .net "feature_fifo_empty", 0 0, v000001ab5b9944c0_0;  1 drivers
v000001ab5b99e5c0_0 .net "feature_fifo_full", 0 0, v000001ab5b994600_0;  1 drivers
v000001ab5b99c180_0 .net "feature_fifo_level_int", 7 0, v000001ab5b994f60_0;  1 drivers
v000001ab5b99d760_0 .net "feature_fifo_rd_data", 15 0, v000001ab5b994d80_0;  1 drivers
v000001ab5b99cb80_0 .net "feature_fifo_rd_valid", 0 0, v000001ab5b995aa0_0;  1 drivers
v000001ab5b99d260_0 .var "feature_fifo_wr_data", 15 0;
v000001ab5b99c220_0 .var "feature_fifo_wr_en", 0 0;
v000001ab5b99dda0_0 .net "feature_level", 7 0, L_000001ab5b8417f0;  alias, 1 drivers
v000001ab5b99cea0_0 .net "feature_rd_data", 15 0, L_000001ab5b841e10;  alias, 1 drivers
v000001ab5b99dbc0_0 .net "feature_rd_en", 0 0, v000001ab5b9a7470_0;  1 drivers
v000001ab5b99c4a0_0 .net "feature_rd_valid", 0 0, L_000001ab5b841ef0;  alias, 1 drivers
v000001ab5b99dc60_0 .var "feature_store_idx", 7 0;
v000001ab5b99de40_0 .net "layer1_done", 0 0, v000001ab5b997a10_0;  1 drivers
v000001ab5b99dee0_0 .net "layer1_out", 4095 0, v000001ab5b996d90_0;  1 drivers
v000001ab5b99cc20_0 .net "layer2_done", 0 0, v000001ab5b99b060_0;  1 drivers
v000001ab5b99c2c0_0 .net "layer2_out", 4095 0, v000001ab5b99bba0_0;  1 drivers
v000001ab5b99df80_0 .net "layer3_done", 0 0, v000001ab5b99d6c0_0;  1 drivers
v000001ab5b99c540_0 .net "layer3_out", 2047 0, v000001ab5b99d800_0;  1 drivers
v000001ab5b99cae0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b99e0c0_0 .var "seed_buffer", 1023 0;
v000001ab5b99c720_0 .net "seed_fifo_empty", 0 0, v000001ab5b99e480_0;  1 drivers
v000001ab5b99d3a0_0 .net "seed_fifo_full", 0 0, v000001ab5b99da80_0;  1 drivers
v000001ab5b99c7c0_0 .net "seed_fifo_level_int", 6 0, v000001ab5b99e2a0_0;  1 drivers
v000001ab5b99cd60_0 .net "seed_fifo_rd_data", 15 0, v000001ab5b99cfe0_0;  1 drivers
v000001ab5b99d4e0_0 .var "seed_fifo_rd_en", 0 0;
v000001ab5b99d580_0 .net "seed_fifo_rd_valid", 0 0, v000001ab5b99ccc0_0;  1 drivers
v000001ab5b99d620_0 .net "seed_full", 0 0, L_000001ab5b8415c0;  alias, 1 drivers
v000001ab5b99fb00_0 .net "seed_level", 6 0, L_000001ab5b840de0;  alias, 1 drivers
v000001ab5b99fc40_0 .var "seed_load_idx", 6 0;
v000001ab5b99ef20_0 .net "seed_wr_data", 15 0, v000001ab5b9a62f0_0;  1 drivers
v000001ab5b99f6a0_0 .net "seed_wr_en", 0 0, v000001ab5b9a7510_0;  1 drivers
v000001ab5b99e980_0 .net "start", 0 0, v000001ab5b9a66b0_0;  1 drivers
v000001ab5b99fba0_0 .var "start_l1", 0 0;
v000001ab5b99f9c0_0 .var "start_l2", 0 0;
v000001ab5b99f600_0 .var "start_l3", 0 0;
v000001ab5b99f4c0_0 .var "state", 2 0;
S_000001ab5b663750 .scope module, "u_feature_fifo" "sync_fifo" 13 126, 11 9 0, S_000001ab5b62f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_000001ab5b6e91d0 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000111>;
P_000001ab5b6e9208 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_000001ab5b6e9240 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000010000000>;
L_000001ab5b840e50 .functor AND 1, v000001ab5b99c220_0, L_000001ab5b9ab340, C4<1>, C4<1>;
L_000001ab5b841860 .functor AND 1, v000001ab5b9a7470_0, L_000001ab5b9a9fe0, C4<1>, C4<1>;
v000001ab5b994c40_0 .net *"_ivl_1", 0 0, L_000001ab5b9ab340;  1 drivers
v000001ab5b995a00_0 .net *"_ivl_5", 0 0, L_000001ab5b9a9fe0;  1 drivers
v000001ab5b994560_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b994240_0 .var "count", 7 0;
v000001ab5b994420_0 .var "count_next", 7 0;
v000001ab5b9944c0_0 .var "empty", 0 0;
v000001ab5b994600_0 .var "full", 0 0;
v000001ab5b994f60_0 .var "level", 7 0;
v000001ab5b994380 .array "mem", 127 0, 15 0;
v000001ab5b994d80_0 .var "rd_data", 15 0;
v000001ab5b994e20_0 .net "rd_do", 0 0, L_000001ab5b841860;  1 drivers
v000001ab5b995780_0 .net "rd_en", 0 0, v000001ab5b9a7470_0;  alias, 1 drivers
v000001ab5b995280_0 .var "rd_ptr", 6 0;
v000001ab5b995aa0_0 .var "rd_valid", 0 0;
v000001ab5b993e80_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b994ec0_0 .net "wr_data", 15 0, v000001ab5b99d260_0;  1 drivers
v000001ab5b993f20_0 .net "wr_do", 0 0, L_000001ab5b840e50;  1 drivers
v000001ab5b9942e0_0 .net "wr_en", 0 0, v000001ab5b99c220_0;  1 drivers
v000001ab5b994920_0 .var "wr_ptr", 6 0;
E_000001ab5b8dcdb0 .event anyedge, v000001ab5b994240_0, v000001ab5b993f20_0, v000001ab5b994e20_0;
L_000001ab5b9ab340 .reduce/nor v000001ab5b994600_0;
L_000001ab5b9a9fe0 .reduce/nor v000001ab5b9944c0_0;
S_000001ab5b6638e0 .scope module, "u_l1" "layer1_generator" 13 139, 14 5 0, S_000001ab5b62f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ab5b9970b0_0 .net *"_ivl_0", 31 0, L_000001ab5b9ab0c0;  1 drivers
v000001ab5b997790_0 .net *"_ivl_11", 31 0, L_000001ab5b9ab8e0;  1 drivers
L_000001ab5b9ae100 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b9961b0_0 .net/2u *"_ivl_12", 31 0, L_000001ab5b9ae100;  1 drivers
v000001ab5b995fd0_0 .net *"_ivl_14", 31 0, L_000001ab5b9aabc0;  1 drivers
v000001ab5b997290_0 .net *"_ivl_16", 33 0, L_000001ab5b9ab480;  1 drivers
L_000001ab5b9ae148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab5b9962f0_0 .net *"_ivl_19", 1 0, L_000001ab5b9ae148;  1 drivers
L_000001ab5b9ae190 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ab5b996c50_0 .net/2s *"_ivl_20", 33 0, L_000001ab5b9ae190;  1 drivers
v000001ab5b9964d0_0 .net/s *"_ivl_22", 33 0, L_000001ab5b9ab5c0;  1 drivers
v000001ab5b996890_0 .net/s *"_ivl_26", 31 0, L_000001ab5b9ab3e0;  1 drivers
v000001ab5b996930_0 .net *"_ivl_28", 15 0, L_000001ab5b9abe80;  1 drivers
L_000001ab5b9ae028 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b996250_0 .net *"_ivl_3", 24 0, L_000001ab5b9ae028;  1 drivers
v000001ab5b9976f0_0 .net *"_ivl_30", 31 0, L_000001ab5b9abde0;  1 drivers
L_000001ab5b9ae1d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b9973d0_0 .net *"_ivl_33", 22 0, L_000001ab5b9ae1d8;  1 drivers
L_000001ab5b9ae220 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b997510_0 .net/2u *"_ivl_34", 31 0, L_000001ab5b9ae220;  1 drivers
v000001ab5b996390_0 .net *"_ivl_37", 31 0, L_000001ab5b9abca0;  1 drivers
v000001ab5b9978d0_0 .net *"_ivl_38", 31 0, L_000001ab5b9aa3a0;  1 drivers
L_000001ab5b9ae070 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b996430_0 .net/2u *"_ivl_4", 31 0, L_000001ab5b9ae070;  1 drivers
L_000001ab5b9ae268 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b996610_0 .net *"_ivl_41", 24 0, L_000001ab5b9ae268;  1 drivers
v000001ab5b9975b0_0 .net *"_ivl_42", 31 0, L_000001ab5b9ab980;  1 drivers
v000001ab5b996cf0_0 .net/s *"_ivl_44", 31 0, L_000001ab5b9aa1c0;  1 drivers
v000001ab5b996570_0 .net *"_ivl_6", 31 0, L_000001ab5b9aa080;  1 drivers
L_000001ab5b9ae0b8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ab5b997650_0 .net/2u *"_ivl_8", 31 0, L_000001ab5b9ae0b8;  1 drivers
v000001ab5b9966b0_0 .var/s "accumulator", 31 0;
v000001ab5b995d50_0 .var/s "bias_shifted", 31 0;
v000001ab5b997830_0 .var "busy", 0 0;
v000001ab5b997470_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b997970_0 .net/s "current_input", 15 0, L_000001ab5b9aa120;  1 drivers
v000001ab5b9967f0_0 .net/s "current_product", 31 0, L_000001ab5b9aa260;  1 drivers
v000001ab5b997a10_0 .var "done", 0 0;
v000001ab5b997b50_0 .net/s "flat_input_flat", 1023 0, v000001ab5b99e0c0_0;  1 drivers
v000001ab5b996d90_0 .var/s "flat_output_flat", 4095 0;
v000001ab5b996bb0_0 .var "input_idx", 6 0;
v000001ab5b997ab0 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001ab5b996750 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001ab5b997bf0_0 .var "neuron_idx", 8 0;
v000001ab5b9969d0_0 .net/s "next_acc", 31 0, L_000001ab5b9abb60;  1 drivers
v000001ab5b996a70_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b997150_0 .net "start", 0 0, v000001ab5b99fba0_0;  1 drivers
L_000001ab5b9ab0c0 .concat [ 7 25 0 0], v000001ab5b996bb0_0, L_000001ab5b9ae028;
L_000001ab5b9aa080 .arith/sum 32, L_000001ab5b9ab0c0, L_000001ab5b9ae070;
L_000001ab5b9ab8e0 .arith/mult 32, L_000001ab5b9aa080, L_000001ab5b9ae0b8;
L_000001ab5b9aabc0 .arith/sub 32, L_000001ab5b9ab8e0, L_000001ab5b9ae100;
L_000001ab5b9ab480 .concat [ 32 2 0 0], L_000001ab5b9aabc0, L_000001ab5b9ae148;
L_000001ab5b9ab5c0 .arith/sub 34, L_000001ab5b9ab480, L_000001ab5b9ae190;
L_000001ab5b9aa120 .part/v.s v000001ab5b99e0c0_0, L_000001ab5b9ab5c0, 16;
L_000001ab5b9ab3e0 .extend/s 32, L_000001ab5b9aa120;
L_000001ab5b9abe80 .array/port v000001ab5b996750, L_000001ab5b9ab980;
L_000001ab5b9abde0 .concat [ 9 23 0 0], v000001ab5b997bf0_0, L_000001ab5b9ae1d8;
L_000001ab5b9abca0 .arith/mult 32, L_000001ab5b9abde0, L_000001ab5b9ae220;
L_000001ab5b9aa3a0 .concat [ 7 25 0 0], v000001ab5b996bb0_0, L_000001ab5b9ae268;
L_000001ab5b9ab980 .arith/sum 32, L_000001ab5b9abca0, L_000001ab5b9aa3a0;
L_000001ab5b9aa1c0 .extend/s 32, L_000001ab5b9abe80;
L_000001ab5b9aa260 .arith/mult 32, L_000001ab5b9ab3e0, L_000001ab5b9aa1c0;
L_000001ab5b9abb60 .arith/sum 32, v000001ab5b9966b0_0, L_000001ab5b9aa260;
S_000001ab5b903120 .scope module, "u_l2" "layer2_generator" 13 148, 15 5 0, S_000001ab5b62f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ab5b996b10_0 .net *"_ivl_0", 31 0, L_000001ab5b9aa440;  1 drivers
v000001ab5b9971f0_0 .net *"_ivl_11", 31 0, L_000001ab5b9aa6c0;  1 drivers
L_000001ab5b9ae388 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b996e30_0 .net/2u *"_ivl_12", 31 0, L_000001ab5b9ae388;  1 drivers
v000001ab5b995df0_0 .net *"_ivl_14", 31 0, L_000001ab5b9abd40;  1 drivers
v000001ab5b995e90_0 .net *"_ivl_16", 33 0, L_000001ab5b9aa760;  1 drivers
L_000001ab5b9ae3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab5b996070_0 .net *"_ivl_19", 1 0, L_000001ab5b9ae3d0;  1 drivers
L_000001ab5b9ae418 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ab5b995f30_0 .net/2s *"_ivl_20", 33 0, L_000001ab5b9ae418;  1 drivers
v000001ab5b996ed0_0 .net/s *"_ivl_22", 33 0, L_000001ab5b9aae40;  1 drivers
v000001ab5b997330_0 .net/s *"_ivl_26", 31 0, L_000001ab5b9aaa80;  1 drivers
v000001ab5b996110_0 .net *"_ivl_28", 15 0, L_000001ab5b9ab520;  1 drivers
L_000001ab5b9ae2b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b996f70_0 .net *"_ivl_3", 22 0, L_000001ab5b9ae2b0;  1 drivers
v000001ab5b997010_0 .net *"_ivl_30", 31 0, L_000001ab5b9aa4e0;  1 drivers
L_000001ab5b9ae460 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99a340_0 .net *"_ivl_33", 22 0, L_000001ab5b9ae460;  1 drivers
L_000001ab5b9ae4a8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99b920_0 .net/2u *"_ivl_34", 31 0, L_000001ab5b9ae4a8;  1 drivers
v000001ab5b99a480_0 .net *"_ivl_37", 31 0, L_000001ab5b9abf20;  1 drivers
v000001ab5b99aac0_0 .net *"_ivl_38", 31 0, L_000001ab5b9aa8a0;  1 drivers
L_000001ab5b9ae2f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b99a020_0 .net/2u *"_ivl_4", 31 0, L_000001ab5b9ae2f8;  1 drivers
L_000001ab5b9ae4f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99b880_0 .net *"_ivl_41", 22 0, L_000001ab5b9ae4f0;  1 drivers
v000001ab5b99ab60_0 .net *"_ivl_42", 31 0, L_000001ab5b9aa940;  1 drivers
v000001ab5b99b600_0 .net/s *"_ivl_44", 31 0, L_000001ab5b9aa9e0;  1 drivers
v000001ab5b99b9c0_0 .net *"_ivl_6", 31 0, L_000001ab5b9aada0;  1 drivers
L_000001ab5b9ae340 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99b560_0 .net/2u *"_ivl_8", 31 0, L_000001ab5b9ae340;  1 drivers
v000001ab5b99be20_0 .var/s "accumulator", 31 0;
v000001ab5b99ba60_0 .var/s "bias_shifted", 31 0;
v000001ab5b99ad40_0 .var "busy", 0 0;
v000001ab5b99b240_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99aca0_0 .net/s "current_input", 15 0, L_000001ab5b9aa800;  1 drivers
v000001ab5b99a7a0_0 .net/s "current_product", 31 0, L_000001ab5b9ab660;  1 drivers
v000001ab5b99b060_0 .var "done", 0 0;
v000001ab5b99a160_0 .net/s "flat_input_flat", 4095 0, v000001ab5b996d90_0;  alias, 1 drivers
v000001ab5b99bba0_0 .var/s "flat_output_flat", 4095 0;
v000001ab5b99bb00_0 .var "input_idx", 8 0;
v000001ab5b99aa20 .array/s "layer2_gen_bias", 255 0, 15 0;
v000001ab5b99a3e0 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000001ab5b99b4c0_0 .var "neuron_idx", 8 0;
v000001ab5b99b2e0_0 .net/s "next_acc", 31 0, L_000001ab5b9ab840;  1 drivers
v000001ab5b99af20_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b99a520_0 .net "start", 0 0, v000001ab5b99f9c0_0;  1 drivers
L_000001ab5b9aa440 .concat [ 9 23 0 0], v000001ab5b99bb00_0, L_000001ab5b9ae2b0;
L_000001ab5b9aada0 .arith/sum 32, L_000001ab5b9aa440, L_000001ab5b9ae2f8;
L_000001ab5b9aa6c0 .arith/mult 32, L_000001ab5b9aada0, L_000001ab5b9ae340;
L_000001ab5b9abd40 .arith/sub 32, L_000001ab5b9aa6c0, L_000001ab5b9ae388;
L_000001ab5b9aa760 .concat [ 32 2 0 0], L_000001ab5b9abd40, L_000001ab5b9ae3d0;
L_000001ab5b9aae40 .arith/sub 34, L_000001ab5b9aa760, L_000001ab5b9ae418;
L_000001ab5b9aa800 .part/v.s v000001ab5b996d90_0, L_000001ab5b9aae40, 16;
L_000001ab5b9aaa80 .extend/s 32, L_000001ab5b9aa800;
L_000001ab5b9ab520 .array/port v000001ab5b99a3e0, L_000001ab5b9aa940;
L_000001ab5b9aa4e0 .concat [ 9 23 0 0], v000001ab5b99b4c0_0, L_000001ab5b9ae460;
L_000001ab5b9abf20 .arith/mult 32, L_000001ab5b9aa4e0, L_000001ab5b9ae4a8;
L_000001ab5b9aa8a0 .concat [ 9 23 0 0], v000001ab5b99bb00_0, L_000001ab5b9ae4f0;
L_000001ab5b9aa940 .arith/sum 32, L_000001ab5b9abf20, L_000001ab5b9aa8a0;
L_000001ab5b9aa9e0 .extend/s 32, L_000001ab5b9ab520;
L_000001ab5b9ab660 .arith/mult 32, L_000001ab5b9aaa80, L_000001ab5b9aa9e0;
L_000001ab5b9ab840 .arith/sum 32, v000001ab5b99be20_0, L_000001ab5b9ab660;
S_000001ab5b903c10 .scope module, "u_l3" "layer3_generator" 13 157, 16 5 0, S_000001ab5b62f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ab5b999f80_0 .net *"_ivl_0", 31 0, L_000001ab5b9aba20;  1 drivers
v000001ab5b99b1a0_0 .net *"_ivl_11", 31 0, L_000001ab5b9aaf80;  1 drivers
L_000001ab5b9ae610 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b99afc0_0 .net/2u *"_ivl_12", 31 0, L_000001ab5b9ae610;  1 drivers
v000001ab5b99bce0_0 .net *"_ivl_14", 31 0, L_000001ab5b9ab020;  1 drivers
v000001ab5b99b100_0 .net *"_ivl_16", 33 0, L_000001ab5b9ab160;  1 drivers
L_000001ab5b9ae658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab5b99bc40_0 .net *"_ivl_19", 1 0, L_000001ab5b9ae658;  1 drivers
L_000001ab5b9ae6a0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ab5b99ac00_0 .net/2s *"_ivl_20", 33 0, L_000001ab5b9ae6a0;  1 drivers
v000001ab5b99a5c0_0 .net/s *"_ivl_22", 33 0, L_000001ab5b9ab200;  1 drivers
v000001ab5b99ade0_0 .net/s *"_ivl_26", 31 0, L_000001ab5ba0c370;  1 drivers
v000001ab5b99b6a0_0 .net *"_ivl_28", 15 0, L_000001ab5ba0b8d0;  1 drivers
L_000001ab5b9ae538 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99bd80_0 .net *"_ivl_3", 22 0, L_000001ab5b9ae538;  1 drivers
v000001ab5b99ae80_0 .net *"_ivl_30", 31 0, L_000001ab5ba0d090;  1 drivers
L_000001ab5b9ae6e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99a660_0 .net *"_ivl_33", 23 0, L_000001ab5b9ae6e8;  1 drivers
L_000001ab5b9ae730 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99a700_0 .net/2u *"_ivl_34", 31 0, L_000001ab5b9ae730;  1 drivers
v000001ab5b99b380_0 .net *"_ivl_37", 31 0, L_000001ab5ba0bc90;  1 drivers
v000001ab5b99a0c0_0 .net *"_ivl_38", 31 0, L_000001ab5ba0cff0;  1 drivers
L_000001ab5b9ae580 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab5b99b740_0 .net/2u *"_ivl_4", 31 0, L_000001ab5b9ae580;  1 drivers
L_000001ab5b9ae778 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99b420_0 .net *"_ivl_41", 22 0, L_000001ab5b9ae778;  1 drivers
v000001ab5b99a200_0 .net *"_ivl_42", 31 0, L_000001ab5ba0c690;  1 drivers
v000001ab5b99b7e0_0 .net/s *"_ivl_44", 31 0, L_000001ab5ba0d450;  1 drivers
v000001ab5b99a8e0_0 .net *"_ivl_6", 31 0, L_000001ab5b9aaee0;  1 drivers
L_000001ab5b9ae5c8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99a2a0_0 .net/2u *"_ivl_8", 31 0, L_000001ab5b9ae5c8;  1 drivers
v000001ab5b99a840_0 .var/s "accumulator", 31 0;
v000001ab5b99a980_0 .var/s "bias_shifted", 31 0;
v000001ab5b99bfa0_0 .var "busy", 0 0;
v000001ab5b99e660_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99c900_0 .net/s "current_input", 15 0, L_000001ab5ba0caf0;  1 drivers
v000001ab5b99d8a0_0 .net/s "current_product", 31 0, L_000001ab5ba0cb90;  1 drivers
v000001ab5b99d6c0_0 .var "done", 0 0;
v000001ab5b99c860_0 .net/s "flat_input_flat", 4095 0, v000001ab5b99bba0_0;  alias, 1 drivers
v000001ab5b99d800_0 .var/s "flat_output_flat", 2047 0;
v000001ab5b99dd00_0 .var "input_idx", 8 0;
v000001ab5b99d940 .array/s "layer3_gen_bias", 127 0, 15 0;
v000001ab5b99e520 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000001ab5b99c0e0_0 .var "neuron_idx", 7 0;
v000001ab5b99c040_0 .net/s "next_acc", 31 0, L_000001ab5ba0b1f0;  1 drivers
v000001ab5b99e340_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b99cf40_0 .net "start", 0 0, v000001ab5b99f600_0;  1 drivers
L_000001ab5b9aba20 .concat [ 9 23 0 0], v000001ab5b99dd00_0, L_000001ab5b9ae538;
L_000001ab5b9aaee0 .arith/sum 32, L_000001ab5b9aba20, L_000001ab5b9ae580;
L_000001ab5b9aaf80 .arith/mult 32, L_000001ab5b9aaee0, L_000001ab5b9ae5c8;
L_000001ab5b9ab020 .arith/sub 32, L_000001ab5b9aaf80, L_000001ab5b9ae610;
L_000001ab5b9ab160 .concat [ 32 2 0 0], L_000001ab5b9ab020, L_000001ab5b9ae658;
L_000001ab5b9ab200 .arith/sub 34, L_000001ab5b9ab160, L_000001ab5b9ae6a0;
L_000001ab5ba0caf0 .part/v.s v000001ab5b99bba0_0, L_000001ab5b9ab200, 16;
L_000001ab5ba0c370 .extend/s 32, L_000001ab5ba0caf0;
L_000001ab5ba0b8d0 .array/port v000001ab5b99e520, L_000001ab5ba0c690;
L_000001ab5ba0d090 .concat [ 8 24 0 0], v000001ab5b99c0e0_0, L_000001ab5b9ae6e8;
L_000001ab5ba0bc90 .arith/mult 32, L_000001ab5ba0d090, L_000001ab5b9ae730;
L_000001ab5ba0cff0 .concat [ 9 23 0 0], v000001ab5b99dd00_0, L_000001ab5b9ae778;
L_000001ab5ba0c690 .arith/sum 32, L_000001ab5ba0bc90, L_000001ab5ba0cff0;
L_000001ab5ba0d450 .extend/s 32, L_000001ab5ba0b8d0;
L_000001ab5ba0cb90 .arith/mult 32, L_000001ab5ba0c370, L_000001ab5ba0d450;
L_000001ab5ba0b1f0 .arith/sum 32, v000001ab5b99a840_0, L_000001ab5ba0cb90;
S_000001ab5b9038f0 .scope module, "u_seed_fifo" "sync_fifo" 13 109, 11 9 0, S_000001ab5b62f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_000001ab5b6ea5c0 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000000110>;
P_000001ab5b6ea5f8 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_000001ab5b6ea630 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000000001000000>;
L_000001ab5b841240 .functor AND 1, v000001ab5b9a7510_0, L_000001ab5b9ac740, C4<1>, C4<1>;
L_000001ab5b840d70 .functor AND 1, v000001ab5b99d4e0_0, L_000001ab5b9aa300, C4<1>, C4<1>;
v000001ab5b99e160_0 .net *"_ivl_1", 0 0, L_000001ab5b9ac740;  1 drivers
v000001ab5b99c5e0_0 .net *"_ivl_5", 0 0, L_000001ab5b9aa300;  1 drivers
v000001ab5b99c360_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99e200_0 .var "count", 6 0;
v000001ab5b99d9e0_0 .var "count_next", 6 0;
v000001ab5b99e480_0 .var "empty", 0 0;
v000001ab5b99da80_0 .var "full", 0 0;
v000001ab5b99e2a0_0 .var "level", 6 0;
v000001ab5b99c9a0 .array "mem", 63 0, 15 0;
v000001ab5b99cfe0_0 .var "rd_data", 15 0;
v000001ab5b99c400_0 .net "rd_do", 0 0, L_000001ab5b840d70;  1 drivers
v000001ab5b99e3e0_0 .net "rd_en", 0 0, v000001ab5b99d4e0_0;  1 drivers
v000001ab5b99e020_0 .var "rd_ptr", 5 0;
v000001ab5b99ccc0_0 .var "rd_valid", 0 0;
v000001ab5b99d440_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b99e700_0 .net "wr_data", 15 0, v000001ab5b9a62f0_0;  alias, 1 drivers
v000001ab5b99db20_0 .net "wr_do", 0 0, L_000001ab5b841240;  1 drivers
v000001ab5b99d1c0_0 .net "wr_en", 0 0, v000001ab5b9a7510_0;  alias, 1 drivers
v000001ab5b99ce00_0 .var "wr_ptr", 5 0;
E_000001ab5b8dcdf0 .event anyedge, v000001ab5b99e200_0, v000001ab5b99db20_0, v000001ab5b99c400_0;
L_000001ab5b9ac740 .reduce/nor v000001ab5b99da80_0;
L_000001ab5b9aa300 .reduce/nor v000001ab5b99e480_0;
S_000001ab5b903a80 .scope module, "u_loader" "pixel_serial_loader" 5 90, 17 23 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_000001ab5b698ec0 .param/l "COLLECT" 1 17 107, C4<00>;
P_000001ab5b698ef8 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000010000>;
P_000001ab5b698f30 .param/l "FIFO_ADDR_W" 0 17 28, +C4<00000000000000000000000000001010>;
P_000001ab5b698f68 .param/l "FIFO_DEPTH" 0 17 27, +C4<00000000000000000000010000000000>;
P_000001ab5b698fa0 .param/l "FRAME_SLOT_W" 0 17 29, +C4<00000000000000000000000000000100>;
P_000001ab5b698fd8 .param/l "LOAD_CAP" 1 17 109, C4<10>;
P_000001ab5b699010 .param/l "LOAD_REQ" 1 17 108, C4<01>;
P_000001ab5b699048 .param/l "PIXEL_COUNT" 0 17 24, +C4<00000000000000000000001100010000>;
P_000001ab5b699080 .param/l "PIXEL_SCALE" 0 17 26, +C4<00000000000000000000000000001000>;
P_000001ab5b6990b8 .param/l "READY" 1 17 110, C4<11>;
L_000001ab5b841940 .functor AND 1, v000001ab5b9a87d0_0, L_000001ab5b9abc00, C4<1>, C4<1>;
L_000001ab5b9adf98 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99ed40_0 .net/2u *"_ivl_4", 15 0, L_000001ab5b9adf98;  1 drivers
L_000001ab5b9adfe0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b99f880_0 .net/2u *"_ivl_6", 15 0, L_000001ab5b9adfe0;  1 drivers
v000001ab5b99f1a0_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99e8e0_0 .net "fifo_din", 15 0, L_000001ab5b9ab7a0;  1 drivers
v000001ab5b99f920_0 .net "fifo_empty", 0 0, v000001ab5b99f7e0_0;  1 drivers
v000001ab5b99ee80_0 .net "fifo_full", 0 0, v000001ab5b99ede0_0;  1 drivers
v000001ab5b99eb60_0 .net "fifo_level", 10 0, v000001ab5b99eca0_0;  1 drivers
v000001ab5b99f2e0_0 .net "fifo_rd_data", 15 0, v000001ab5b99ec00_0;  1 drivers
v000001ab5b99f380_0 .net "fifo_rd_en", 0 0, v000001ab5b9a0690_0;  1 drivers
v000001ab5b9a0690_0 .var "fifo_rd_en_r", 0 0;
v000001ab5b9a2350_0 .net "fifo_rd_valid", 0 0, v000001ab5b99e840_0;  1 drivers
v000001ab5b9a1270_0 .net "frame_consume", 0 0, v000001ab5b9a75b0_0;  1 drivers
v000001ab5b9a2170_0 .var "frame_dequeue_flag", 0 0;
v000001ab5b9a1bd0_0 .var "frame_flat", 12543 0;
v000001ab5b9a1f90_0 .var "frame_slots", 4 0;
v000001ab5b9a0730_0 .var "frame_valid", 0 0;
v000001ab5b9a1b30_0 .var "load_idx", 15 0;
v000001ab5b9a22b0_0 .net "pixel_accept", 0 0, L_000001ab5b841940;  1 drivers
v000001ab5b9a1590_0 .net "pixel_bit", 0 0, v000001ab5b9a93b0_0;  alias, 1 drivers
v000001ab5b9a0230_0 .net "pixel_bit_ready", 0 0, L_000001ab5b9abc00;  alias, 1 drivers
v000001ab5b9a1e50_0 .net "pixel_bit_valid", 0 0, v000001ab5b9a87d0_0;  alias, 1 drivers
v000001ab5b9a1a90_0 .var "pixel_count", 15 0;
v000001ab5b9a05f0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a23f0_0 .var "state", 1 0;
L_000001ab5b9abc00 .reduce/nor v000001ab5b99ede0_0;
L_000001ab5b9ab7a0 .functor MUXZ 16, L_000001ab5b9adfe0, L_000001ab5b9adf98, v000001ab5b9a93b0_0, C4<>;
S_000001ab5b9032b0 .scope module, "u_pixel_fifo" "sync_fifo" 17 62, 11 9 0, S_000001ab5b903a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000001ab5b6e8f10 .param/l "ADDR_WIDTH" 0 11 12, +C4<00000000000000000000000000001010>;
P_000001ab5b6e8f48 .param/l "DATA_WIDTH" 0 11 10, +C4<00000000000000000000000000010000>;
P_000001ab5b6e8f80 .param/l "DEPTH" 0 11 11, +C4<00000000000000000000010000000000>;
L_000001ab5b840d00 .functor AND 1, L_000001ab5b841940, L_000001ab5b9ac100, C4<1>, C4<1>;
L_000001ab5b8407c0 .functor AND 1, v000001ab5b9a0690_0, L_000001ab5b9aad00, C4<1>, C4<1>;
v000001ab5b99f420_0 .net *"_ivl_1", 0 0, L_000001ab5b9ac100;  1 drivers
v000001ab5b99ea20_0 .net *"_ivl_5", 0 0, L_000001ab5b9aad00;  1 drivers
v000001ab5b99f740_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b99fce0_0 .var "count", 10 0;
v000001ab5b99efc0_0 .var "count_next", 10 0;
v000001ab5b99f7e0_0 .var "empty", 0 0;
v000001ab5b99ede0_0 .var "full", 0 0;
v000001ab5b99eca0_0 .var "level", 10 0;
v000001ab5b99eac0 .array "mem", 1023 0, 15 0;
v000001ab5b99ec00_0 .var "rd_data", 15 0;
v000001ab5b99e7a0_0 .net "rd_do", 0 0, L_000001ab5b8407c0;  1 drivers
v000001ab5b99f560_0 .net "rd_en", 0 0, v000001ab5b9a0690_0;  alias, 1 drivers
v000001ab5b99f060_0 .var "rd_ptr", 9 0;
v000001ab5b99e840_0 .var "rd_valid", 0 0;
v000001ab5b99fd80_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b99fe20_0 .net "wr_data", 15 0, L_000001ab5b9ab7a0;  alias, 1 drivers
v000001ab5b99fa60_0 .net "wr_do", 0 0, L_000001ab5b840d00;  1 drivers
v000001ab5b99f100_0 .net "wr_en", 0 0, L_000001ab5b841940;  alias, 1 drivers
v000001ab5b99f240_0 .var "wr_ptr", 9 0;
E_000001ab5b8dbeb0 .event anyedge, v000001ab5b99fce0_0, v000001ab5b99fa60_0, v000001ab5b99e7a0_0;
L_000001ab5b9ac100 .reduce/nor v000001ab5b99ede0_0;
L_000001ab5b9aad00 .reduce/nor v000001ab5b99f7e0_0;
S_000001ab5b902f90 .scope module, "u_seed_bank" "seed_lfsr_bank" 5 139, 18 10 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_000001ab5b6e9070 .param/l "DATA_WIDTH" 0 18 12, +C4<00000000000000000000000000010000>;
P_000001ab5b6e90a8 .param/l "INDEX_WIDTH" 1 18 31, +C4<00000000000000000000000000000110>;
P_000001ab5b6e90e0 .param/l "SEED_COUNT" 0 18 11, +C4<00000000000000000000000001000000>;
L_000001ab5b840830 .functor XOR 1, L_000001ab5b9ac1a0, L_000001ab5b9ac560, C4<0>, C4<0>;
L_000001ab5b841010 .functor XOR 1, L_000001ab5b840830, L_000001ab5b9ac6a0, C4<0>, C4<0>;
L_000001ab5b8419b0 .functor XOR 1, L_000001ab5b841010, L_000001ab5b9abac0, C4<0>, C4<0>;
v000001ab5b9a1450_0 .net *"_ivl_1", 0 0, L_000001ab5b9ac1a0;  1 drivers
v000001ab5b9a0e10_0 .net *"_ivl_11", 0 0, L_000001ab5b9abac0;  1 drivers
v000001ab5b9a07d0_0 .net *"_ivl_3", 0 0, L_000001ab5b9ac560;  1 drivers
v000001ab5b9a13b0_0 .net *"_ivl_4", 0 0, L_000001ab5b840830;  1 drivers
v000001ab5b9a1d10_0 .net *"_ivl_7", 0 0, L_000001ab5b9ac6a0;  1 drivers
v000001ab5b9a0d70_0 .net *"_ivl_8", 0 0, L_000001ab5b841010;  1 drivers
v000001ab5b9a09b0_0 .var "busy", 0 0;
v000001ab5b9a0550_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b9a0370_0 .var "done", 0 0;
v000001ab5b9a0870_0 .net "feedback", 0 0, L_000001ab5b8419b0;  1 drivers
v000001ab5b9a0410_0 .var "lfsr", 15 0;
v000001ab5b9a0af0_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a00f0_0 .var "sample_idx", 6 0;
v000001ab5b9a2030_0 .var "seed_flat", 1023 0;
v000001ab5b9a1310_0 .net "start", 0 0, v000001ab5b9a7e70_0;  1 drivers
L_000001ab5b9ac1a0 .part v000001ab5b9a0410_0, 15, 1;
L_000001ab5b9ac560 .part v000001ab5b9a0410_0, 13, 1;
L_000001ab5b9ac6a0 .part v000001ab5b9a0410_0, 12, 1;
L_000001ab5b9abac0 .part v000001ab5b9a0410_0, 10, 1;
S_000001ab5b902e00 .scope function.vec4.u32, "calc_width" "calc_width" 18 21, 18 21 0, S_000001ab5b902f90;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_000001ab5b902e00
v000001ab5b9a0c30_0 .var/i "i", 31 0;
v000001ab5b9a0cd0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a0cd0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ab5b9a0c30_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ab5b9a0c30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.1, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a0c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ab5b9a0c30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_000001ab5b9035d0 .scope module, "u_vector_expander" "vector_expander" 5 231, 19 11 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001ab5b854250 .param/l "DATA_WIDTH" 0 19 14, +C4<00000000000000000000000000010000>;
P_000001ab5b854288 .param/l "INPUT_COUNT" 0 19 12, +C4<00000000000000000000000010000000>;
P_000001ab5b8542c0 .param/l "IN_IDX_WIDTH" 1 19 43, +C4<00000000000000000000000000000111>;
P_000001ab5b8542f8 .param/l "OUTPUT_COUNT" 0 19 13, +C4<00000000000000000000000100000000>;
P_000001ab5b854330 .param/l "OUT_IDX_WIDTH" 1 19 42, +C4<00000000000000000000000000001000>;
v000001ab5b9a0eb0_0 .var "busy", 0 0;
v000001ab5b9a0190_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b9a0910_0 .var "done", 0 0;
v000001ab5b9a2210_0 .var "input_buffer", 2047 0;
v000001ab5b9a2490_0 .var/i "lut_idx", 31 0;
v000001ab5b9a0b90_0 .var "out_idx", 7 0;
v000001ab5b9a14f0_0 .var "processing", 0 0;
v000001ab5b9a2530_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a25d0 .array "src_index_lut", 255 0, 6 0;
v000001ab5b9a1ef0_0 .net "start", 0 0, v000001ab5b9a8370_0;  1 drivers
v000001ab5b9a2670_0 .net "vector_in", 2047 0, v000001ab5b9a1950_0;  alias, 1 drivers
v000001ab5b9a02d0_0 .var "vector_out", 4095 0;
S_000001ab5b903440 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 32, 19 32 0, S_000001ab5b9035d0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001ab5b903440
v000001ab5b9a20d0_0 .var/i "i", 31 0;
v000001ab5b9a1db0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a1db0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ab5b9a20d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001ab5b9a20d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.3, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a20d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ab5b9a20d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_000001ab5b903760 .scope module, "u_vector_sigmoid" "vector_sigmoid" 5 192, 20 21 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001ab5b7d9ea0 .param/l "DATA_WIDTH" 0 20 23, +C4<00000000000000000000000000010000>;
P_000001ab5b7d9ed8 .param/l "ELEMENT_COUNT" 0 20 22, +C4<00000000000000000000000010000000>;
P_000001ab5b7d9f10 .param/l "INDEX_WIDTH" 1 20 52, +C4<00000000000000000000000000000111>;
P_000001ab5b7d9f48 .param/l "Q_FRAC" 0 20 24, +C4<00000000000000000000000000001000>;
v000001ab5b9a0ff0_0 .var "busy", 0 0;
v000001ab5b9a1090_0 .var "capture_idx", 7 0;
v000001ab5b9a1810_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b9a18b0_0 .net "data_in", 2047 0, v000001ab5b9a7010_0;  1 drivers
v000001ab5b9a1950_0 .var "data_out", 2047 0;
v000001ab5b9a19f0_0 .var "done", 0 0;
v000001ab5b9a31b0_0 .var "feed_idx", 7 0;
v000001ab5b9a2cb0_0 .var "feed_pending", 0 0;
v000001ab5b9a2d50_0 .var "processing", 0 0;
v000001ab5b9a3890_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a2fd0_0 .var/s "sigmoid_in", 15 0;
v000001ab5b9a3bb0_0 .net/s "sigmoid_out", 15 0, v000001ab5b9a1770_0;  1 drivers
v000001ab5b9a3570_0 .var "stage_valid", 0 0;
v000001ab5b9a2c10_0 .net "start", 0 0, v000001ab5b9a6610_0;  1 drivers
S_000001ab5b9a4460 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 20 42, 20 42 0, S_000001ab5b903760;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001ab5b9a4460
v000001ab5b9a2710_0 .var/i "i", 31 0;
v000001ab5b99ffb0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b99ffb0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ab5b9a2710_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001ab5b9a2710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.5, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a2710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ab5b9a2710_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
S_000001ab5b9a4910 .scope module, "shared_sigmoid" "sigmoid_approx" 20 66, 21 13 0, S_000001ab5b903760;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000001ab5b8535f0 .param/l "DATA_WIDTH" 0 21 14, +C4<00000000000000000000000000010000>;
P_000001ab5b853628 .param/l "HALF_Q" 1 21 23, +C4<0000000010000000>;
P_000001ab5b853660 .param/l "ONE_Q" 1 21 22, +C4<0000000100000000>;
P_000001ab5b853698 .param/l "Q_FRAC" 0 21 15, +C4<00000000000000000000000000001000>;
P_000001ab5b8536d0 .param/l "SAT_LIMIT" 0 21 16, +C4<00000000000000000000010000000000>;
v000001ab5b9a04b0_0 .net/s *"_ivl_0", 17 0, L_000001ab5ba0d3b0;  1 drivers
v000001ab5b9a1130_0 .net *"_ivl_4", 15 0, L_000001ab5ba0c230;  1 drivers
L_000001ab5b9ae7c0 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001ab5b9a1630_0 .net/2s *"_ivl_6", 17 0, L_000001ab5b9ae7c0;  1 drivers
v000001ab5b9a0050_0 .net/s "approx", 17 0, L_000001ab5ba0ca50;  1 drivers
v000001ab5b9a0a50_0 .net/s "data_in", 15 0, v000001ab5b9a2fd0_0;  1 drivers
v000001ab5b9a1770_0 .var/s "data_out", 15 0;
v000001ab5b9a0f50_0 .net/s "scaled", 17 0, L_000001ab5ba0b3d0;  1 drivers
E_000001ab5b8dd1f0 .event anyedge, v000001ab5b9a0a50_0, v000001ab5b9a0050_0;
L_000001ab5ba0d3b0 .extend/s 18, v000001ab5b9a2fd0_0;
L_000001ab5ba0c230 .part L_000001ab5ba0d3b0, 2, 16;
L_000001ab5ba0b3d0 .extend/s 18, L_000001ab5ba0c230;
L_000001ab5ba0ca50 .arith/sum 18, L_000001ab5b9ae7c0, L_000001ab5ba0b3d0;
S_000001ab5b9a5400 .scope module, "u_vector_upsampler" "vector_upsampler" 5 245, 22 13 0, S_000001ab5b8fd010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001ab5b857070 .param/l "DATA_WIDTH" 0 22 16, +C4<00000000000000000000000000010000>;
P_000001ab5b8570a8 .param/l "INPUT_COUNT" 0 22 14, +C4<00000000000000000000000010000000>;
P_000001ab5b8570e0 .param/l "IN_IDX_WIDTH" 1 22 45, +C4<00000000000000000000000000000111>;
P_000001ab5b857118 .param/l "OUTPUT_COUNT" 0 22 15, +C4<00000000000000000000001100010000>;
P_000001ab5b857150 .param/l "OUT_IDX_WIDTH" 1 22 44, +C4<00000000000000000000000000001010>;
v000001ab5b9a3930_0 .var "busy", 0 0;
v000001ab5b9a2f30_0 .net "clk", 0 0, v000001ab5b9ac920_0;  alias, 1 drivers
v000001ab5b9a3110_0 .var "done", 0 0;
v000001ab5b9a3d90_0 .var "input_buffer", 2047 0;
v000001ab5b9a3390_0 .var/i "lut_idx", 31 0;
v000001ab5b9a3070_0 .var "out_idx", 9 0;
v000001ab5b9a37f0_0 .var "processing", 0 0;
v000001ab5b9a3250_0 .net "rst", 0 0, v000001ab5b9ac4c0_0;  alias, 1 drivers
v000001ab5b9a3b10 .array "src_index_lut", 783 0, 6 0;
v000001ab5b9a32f0_0 .net "start", 0 0, v000001ab5b9a8c30_0;  1 drivers
v000001ab5b9a39d0_0 .net "vector_in", 2047 0, v000001ab5b9a1950_0;  alias, 1 drivers
v000001ab5b9a3cf0_0 .var "vector_out", 12543 0;
S_000001ab5b9a4780 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 22 34, 22 34 0, S_000001ab5b9a5400;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001ab5b9a4780
v000001ab5b9a2e90_0 .var/i "i", 31 0;
v000001ab5b9a3c50_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPE.dut.u_gan_serial.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a3c50_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ab5b9a2e90_0, 0, 32;
T_4.6 ;
    %load/vec4 v000001ab5b9a2e90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.7, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001ab5b9a2e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ab5b9a2e90_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
S_000001ab5b9a5d60 .scope task, "capture_generated_pixels" "capture_generated_pixels" 3 287, 3 287 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ada00_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.capture_generated_pixels ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ada00_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001ab5b9ada00_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v000001ab5b9aa580_0;
    %load/vec4 v000001ab5b9ada00_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v000001ab5b9ada00_0;
    %store/vec4a v000001ab5b9ac880, 4, 0;
    %load/vec4 v000001ab5b9ada00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ada00_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %vpi_call/w 3 293 "$display", "[TB] Captured generated frame into local buffer" {0 0 0};
    %end;
S_000001ab5b9a5a40 .scope task, "compute_similarity" "compute_similarity" 3 314, 3 314 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ad500_0 .var/i "abs_sum", 31 0;
v000001ab5b9ad280_0 .var/i "diff", 31 0;
v000001ab5b9ade60_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.compute_similarity ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ad500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ac420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ade60_0, 0, 32;
T_6.10 ;
    %load/vec4 v000001ab5b9ade60_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_6.11, 5;
    %alloc S_000001ab5b9a4aa0;
    %load/vec4 v000001ab5b9ade60_0;
    %store/vec4 v000001ab5b9acd80_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.sample_word, S_000001ab5b9a4aa0;
    %free S_000001ab5b9a4aa0;
    %pad/u 32;
    %ix/getv/s 4, v000001ab5b9ade60_0;
    %load/vec4a v000001ab5b9ac880, 4;
    %pad/u 32;
    %sub;
    %store/vec4 v000001ab5b9ad280_0, 0, 32;
    %load/vec4 v000001ab5b9ad280_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v000001ab5b9ad280_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ab5b9ad280_0, 0, 32;
T_6.12 ;
    %load/vec4 v000001ab5b9ad500_0;
    %load/vec4 v000001ab5b9ad280_0;
    %add;
    %store/vec4 v000001ab5b9ad500_0, 0, 32;
    %load/vec4 v000001ab5b9ac420_0;
    %load/vec4 v000001ab5b9ad280_0;
    %cmp/s;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v000001ab5b9ad280_0;
    %store/vec4 v000001ab5b9ac420_0, 0, 32;
T_6.14 ;
    %load/vec4 v000001ab5b9ade60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ade60_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v000001ab5b9ad500_0;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %store/vec4 v000001ab5b9ab2a0_0, 0, 32;
    %vpi_call/w 3 330 "$display", "[TB] avg|diff|=%0d max|diff|=%0d (Q8.8 domain)", v000001ab5b9ab2a0_0, v000001ab5b9ac420_0 {0 0 0};
    %end;
S_000001ab5b9a5bd0 .scope task, "dump_generated_mem" "dump_generated_mem" 3 297, 3 297 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ad1e0_0 .var/i "fh", 31 0;
v000001ab5b9adb40_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.dump_generated_mem ;
    %vpi_func 3 301 "$fopen" 32, P_000001ab5b922198, "w" {0 0 0};
    %store/vec4 v000001ab5b9ad1e0_0, 0, 32;
    %load/vec4 v000001ab5b9ad1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 303 "$error", "[TB] Unable to open %s for write", P_000001ab5b922198 {0 0 0};
    %vpi_call/w 3 304 "$fatal", 32'sb00000000000000000000000000000001, "Failed to create generated frame mem file" {0 0 0};
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9adb40_0, 0, 32;
T_7.18 ;
    %load/vec4 v000001ab5b9adb40_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_7.19, 5;
    %ix/getv/s 4, v000001ab5b9adb40_0;
    %load/vec4a v000001ab5b9ac880, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 307 "$fdisplay", v000001ab5b9ad1e0_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001ab5b9adb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9adb40_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %vpi_call/w 3 309 "$fclose", v000001ab5b9ad1e0_0 {0 0 0};
    %vpi_call/w 3 310 "$display", "[TB] Dumped generated frame to %s", P_000001ab5b922198 {0 0 0};
    %end;
S_000001ab5b9a45f0 .scope autofunction.vec4.s16, "expected_word" "expected_word" 3 153, 3 153 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
; Variable expected_word is vec4 return value of scope S_000001ab5b9a45f0
v000001ab5b9ac9c0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.expected_word ;
    %load/vec4 v000001ab5b9acec0_0;
    %load/vec4 v000001ab5b9ac9c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to expected_word (store_vec4_to_lval)
    %end;
S_000001ab5b9a58b0 .scope task, "maybe_write_expected_snapshot" "maybe_write_expected_snapshot" 3 334, 3 334 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ad640_0 .var/i "fh", 31 0;
v000001ab5b9ad3c0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.maybe_write_expected_snapshot ;
    %load/vec4 v000001ab5b9ad000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %vpi_func 3 339 "$fopen" 32, P_000001ab5b9220b8, "w" {0 0 0};
    %store/vec4 v000001ab5b9ad640_0, 0, 32;
    %load/vec4 v000001ab5b9ad640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_call/w 3 341 "$error", "[TB] Unable to create %s for expected snapshot", P_000001ab5b9220b8 {0 0 0};
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ad3c0_0, 0, 32;
T_9.24 ;
    %load/vec4 v000001ab5b9ad3c0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_9.25, 5;
    %ix/getv/s 4, v000001ab5b9ad3c0_0;
    %load/vec4a v000001ab5b9ac880, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 344 "$fdisplay", v000001ab5b9ad640_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001ab5b9ad3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ad3c0_0, 0, 32;
    %jmp T_9.24;
T_9.25 ;
    %vpi_call/w 3 346 "$fclose", v000001ab5b9ad640_0 {0 0 0};
    %vpi_call/w 3 347 "$display", "[TB] Seeded new expected snapshot at %s (effective next run)", P_000001ab5b9220b8 {0 0 0};
T_9.23 ;
T_9.20 ;
    %end;
S_000001ab5b9a4aa0 .scope autofunction.vec4.s16, "sample_word" "sample_word" 3 147, 3 147 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9acd80_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_000001ab5b9a4aa0
TD_digit_identifier_tb.sample_word ;
    %load/vec4 v000001ab5b9ac060_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.26, 8;
    %load/vec4 v000001ab5b9aab20_0;
    %load/vec4 v000001ab5b9acd80_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_10.27, 8;
T_10.26 ; End of true expr.
    %load/vec4 v000001ab5b9ad0a0_0;
    %load/vec4 v000001ab5b9acd80_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_10.27, 8;
 ; End of false expr.
    %blend;
T_10.27;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_000001ab5b9a3fb0 .scope module, "u_comb_done" "combinational_done_block" 3 140, 23 12 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12544 "sample_flat";
    .port_info 1 /OUTPUT 12544 "expected_flat";
    .port_info 2 /OUTPUT 1 "has_expected";
    .port_info 3 /OUTPUT 1 "data_valid";
P_000001ab5b6ea0f0 .param/str "EXPECTED_MEM_PATH" 0 23 15, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000001ab5b6ea128 .param/l "PIXEL_COUNT" 0 23 13, +C4<00000000000000000000001100010000>;
P_000001ab5b6ea160 .param/str "SAMPLE_MEM_PATH" 0 23 14, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000001ab5b9acf60_0 .var "data_valid", 0 0;
v000001ab5b9acb00_0 .var/i "expected_fh", 31 0;
v000001ab5b9ad5a0_0 .var "expected_flat", 12543 0;
v000001ab5b9ace20 .array "expected_mem", 783 0, 15 0;
v000001ab5b9addc0_0 .var "has_expected", 0 0;
v000001ab5b9ad780_0 .var/i "idx", 31 0;
v000001ab5b9acba0_0 .var "sample_flat", 12543 0;
v000001ab5b9acc40 .array "sample_mem", 783 0, 15 0;
S_000001ab5b9a4140 .scope task, "validate_against_expected" "validate_against_expected" 3 353, 3 353 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9adbe0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.validate_against_expected ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ac2e0_0, 0, 32;
    %load/vec4 v000001ab5b9ad000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %vpi_call/w 3 358 "$display", "[TB] No expected snapshot present; skipping combinational validation block." {0 0 0};
    %jmp T_11.29;
T_11.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9adbe0_0, 0, 32;
T_11.30 ;
    %load/vec4 v000001ab5b9adbe0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_11.31, 5;
    %ix/getv/s 4, v000001ab5b9adbe0_0;
    %load/vec4a v000001ab5b9ac880, 4;
    %alloc S_000001ab5b9a45f0;
    %load/vec4 v000001ab5b9adbe0_0;
    %store/vec4 v000001ab5b9ac9c0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000001ab5b9a45f0;
    %free S_000001ab5b9a45f0;
    %cmp/ne;
    %jmp/0xz  T_11.32, 6;
    %load/vec4 v000001ab5b9ac2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ac2e0_0, 0, 32;
    %load/vec4 v000001ab5b9ac2e0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.34, 5;
    %alloc S_000001ab5b9a45f0;
    %load/vec4 v000001ab5b9adbe0_0;
    %store/vec4 v000001ab5b9ac9c0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000001ab5b9a45f0;
    %free S_000001ab5b9a45f0;
    %vpi_call/w 3 364 "$display", "[TB] expected mismatch idx %0d exp %04x got %04x", v000001ab5b9adbe0_0, S<0,vec4,u16>, &A<v000001ab5b9ac880, v000001ab5b9adbe0_0 > {1 0 0};
T_11.34 ;
T_11.32 ;
    %load/vec4 v000001ab5b9adbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9adbe0_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %load/vec4 v000001ab5b9ac2e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.36, 4;
    %vpi_call/w 3 369 "$display", "[TB] PASS: generated frame matches combinational reference snapshot." {0 0 0};
    %jmp T_11.37;
T_11.36 ;
    %vpi_call/w 3 371 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %0d mismatches vs combinational reference", v000001ab5b9ac2e0_0 {0 0 0};
T_11.37 ;
T_11.29 ;
    %end;
S_000001ab5b9a42d0 .scope task, "wait_for_done" "wait_for_done" 3 269, 3 269 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ad8c0_0 .var/i "cycles", 31 0;
v000001ab5b9acce0_0 .var/i "max_cycles", 31 0;
E_000001ab5b8ddcb0 .event posedge, v000001ab5b8b04b0_0;
TD_digit_identifier_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ad8c0_0, 0, 32;
T_12.38 ;
    %load/vec4 v000001ab5b9abfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.39, 8;
    %wait E_000001ab5b8ddcb0;
    %load/vec4 v000001ab5b9ad8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ad8c0_0, 0, 32;
    %load/vec4 v000001ab5b9ad8c0_0;
    %pushi/vec4 16777215, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.40, 4;
    %vpi_call/w 3 277 "$display", "[TB]   ... still processing (cycles=%0d busy=%0b)", v000001ab5b9ad8c0_0, v000001ab5b9ac7e0_0 {0 0 0};
T_12.40 ;
    %load/vec4 v000001ab5b9acce0_0;
    %load/vec4 v000001ab5b9ad8c0_0;
    %cmp/s;
    %jmp/0xz  T_12.42, 5;
    %vpi_call/w 3 280 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for gan_serial_top to assert done (limit=%0d)", v000001ab5b9acce0_0 {0 0 0};
T_12.42 ;
    %jmp T_12.38;
T_12.39 ;
    %vpi_call/w 3 283 "$display", "[TB] gan_comb_frame_top.done asserted after %0d cycles", v000001ab5b9ad8c0_0 {0 0 0};
    %end;
S_000001ab5b9a5590 .scope task, "write_metrics" "write_metrics" 3 377, 3 377 0, S_000001ab5b93f3c0;
 .timescale -9 -12;
v000001ab5b9ad960_0 .var/i "fh", 31 0;
TD_digit_identifier_tb.write_metrics ;
    %vpi_func 3 380 "$fopen" 32, P_000001ab5b922160, "w" {0 0 0};
    %store/vec4 v000001ab5b9ad960_0, 0, 32;
    %load/vec4 v000001ab5b9ad960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.44, 4;
    %vpi_call/w 3 382 "$error", "[TB] Unable to write metrics log %s", P_000001ab5b922160 {0 0 0};
    %jmp T_13.45;
T_13.44 ;
    %vpi_call/w 3 384 "$fdisplay", v000001ab5b9ad960_0, "disc_fake_score=%0d", v000001ab5b9ac240_0 {0 0 0};
    %vpi_call/w 3 385 "$fdisplay", v000001ab5b9ad960_0, "disc_fake_flag=%0b", v000001ab5b9ad140_0 {0 0 0};
    %vpi_call/w 3 386 "$fdisplay", v000001ab5b9ad960_0, "disc_real_score=%0d", v000001ab5b9ac600_0 {0 0 0};
    %vpi_call/w 3 387 "$fdisplay", v000001ab5b9ad960_0, "disc_real_flag=%0b", v000001ab5b9aac60_0 {0 0 0};
    %vpi_call/w 3 388 "$fdisplay", v000001ab5b9ad960_0, "avg_abs_diff_q8_8=%0d", v000001ab5b9ab2a0_0 {0 0 0};
    %vpi_call/w 3 389 "$fdisplay", v000001ab5b9ad960_0, "max_abs_diff_q8_8=%0d", v000001ab5b9ac420_0 {0 0 0};
    %vpi_call/w 3 390 "$fdisplay", v000001ab5b9ad960_0, "combinational_expected=%0b", v000001ab5b9ad000_0 {0 0 0};
    %load/vec4 v000001ab5b9ad000_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.46, 8;
    %load/vec4 v000001ab5b9ac2e0_0;
    %jmp/1 T_13.47, 8;
T_13.46 ; End of true expr.
    %pushi/vec4 4294967295, 0, 32;
    %jmp/0 T_13.47, 8;
 ; End of false expr.
    %blend;
T_13.47;
    %vpi_call/w 3 391 "$fdisplay", v000001ab5b9ad960_0, "expected_mismatches=%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 392 "$fclose", v000001ab5b9ad960_0 {0 0 0};
T_13.45 ;
    %end;
    .scope S_000001ab5b9032b0;
T_14 ;
    %end;
    .thread T_14;
    .scope S_000001ab5b9032b0;
T_15 ;
    %wait E_000001ab5b8dbeb0;
    %load/vec4 v000001ab5b99fce0_0;
    %store/vec4 v000001ab5b99efc0_0, 0, 11;
    %load/vec4 v000001ab5b99fa60_0;
    %load/vec4 v000001ab5b99e7a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v000001ab5b99fce0_0;
    %store/vec4 v000001ab5b99efc0_0, 0, 11;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v000001ab5b99fce0_0;
    %addi 1, 0, 11;
    %store/vec4 v000001ab5b99efc0_0, 0, 11;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v000001ab5b99fce0_0;
    %subi 1, 0, 11;
    %store/vec4 v000001ab5b99efc0_0, 0, 11;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ab5b9032b0;
T_16 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b99fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b99ec00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99e840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b99f240_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b99f060_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ab5b99fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99ede0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99f7e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ab5b99eca0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99e840_0, 0;
    %load/vec4 v000001ab5b99fa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001ab5b99fe20_0;
    %load/vec4 v000001ab5b99f240_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b99eac0, 0, 4;
    %load/vec4 v000001ab5b99f240_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b99f240_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001ab5b99f240_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ab5b99f240_0, 0;
T_16.5 ;
T_16.2 ;
    %load/vec4 v000001ab5b99e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000001ab5b99f060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99eac0, 4;
    %assign/vec4 v000001ab5b99ec00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99e840_0, 0;
    %load/vec4 v000001ab5b99f060_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b99f060_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v000001ab5b99f060_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ab5b99f060_0, 0;
T_16.9 ;
T_16.6 ;
    %load/vec4 v000001ab5b99efc0_0;
    %assign/vec4 v000001ab5b99fce0_0, 0;
    %load/vec4 v000001ab5b99efc0_0;
    %assign/vec4 v000001ab5b99eca0_0, 0;
    %load/vec4 v000001ab5b99efc0_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b99ede0_0, 0;
    %load/vec4 v000001ab5b99efc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b99f7e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ab5b903a80;
T_17 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a1a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ab5b9a1f90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001ab5b9a22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001ab5b9a1a90_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a1a90_0, 0;
    %load/vec4 v000001ab5b9a1f90_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ab5b9a1f90_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001ab5b9a1a90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ab5b9a1a90_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v000001ab5b9a2170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v000001ab5b9a1f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v000001ab5b9a1f90_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001ab5b9a1f90_0, 0;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ab5b903a80;
T_18 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a1b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0730_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001ab5b9a1bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2170_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0690_0, 0;
    %load/vec4 v000001ab5b9a23f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0730_0, 0;
    %load/vec4 v000001ab5b9a1f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
T_18.8 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v000001ab5b99f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0690_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
T_18.10 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v000001ab5b9a2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v000001ab5b99f2e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a1b30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9a1bd0_0, 4, 5;
    %load/vec4 v000001ab5b9a1b30_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a1b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a2170_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v000001ab5b9a1b30_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ab5b9a1b30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
T_18.15 ;
T_18.12 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v000001ab5b9a1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0730_0, 0;
    %load/vec4 v000001ab5b9a1f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.19, 8;
T_18.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.19, 8;
 ; End of false expr.
    %blend;
T_18.19;
    %assign/vec4 v000001ab5b9a23f0_0, 0;
T_18.16 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ab5b65b5e0;
T_19 ;
    %end;
    .thread T_19;
    .scope S_000001ab5b65b5e0;
T_20 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b995820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9955a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b9949c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b995960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b995640_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001ab5b9951e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995b40_0, 0;
    %load/vec4 v000001ab5b9956e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v000001ab5b9955a0_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9955a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b995140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b9949c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b995960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b995640_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001ab5b9955a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v000001ab5b993d40_0;
    %load/vec4 v000001ab5b995960_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9949c0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9951e0_0, 4, 5;
    %load/vec4 v000001ab5b9949c0_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9955a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b995b40_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v000001ab5b9949c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ab5b9949c0_0, 0;
    %load/vec4 v000001ab5b995640_0;
    %addi 16, 0, 32;
    %store/vec4 v000001ab5b993de0_0, 0, 32;
    %load/vec4 v000001ab5b995960_0;
    %addi 3, 0, 32;
    %store/vec4 v000001ab5b994100_0, 0, 32;
    %load/vec4 v000001ab5b993de0_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.9, 5;
    %load/vec4 v000001ab5b993de0_0;
    %subi 256, 0, 32;
    %store/vec4 v000001ab5b993de0_0, 0, 32;
    %load/vec4 v000001ab5b994100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b994100_0, 0, 32;
T_20.9 ;
    %load/vec4 v000001ab5b994100_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v000001ab5b994100_0, 0, 32;
T_20.11 ;
    %load/vec4 v000001ab5b993de0_0;
    %assign/vec4 v000001ab5b995640_0, 0;
    %load/vec4 v000001ab5b994100_0;
    %assign/vec4 v000001ab5b995960_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995140_0, 0;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ab5b902f90;
T_21 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001ab5b9a0410_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b9a00f0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001ab5b9a2030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a09b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0370_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0370_0, 0;
    %load/vec4 v000001ab5b9a1310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v000001ab5b9a09b0_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a09b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b9a00f0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001ab5b9a0410_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001ab5b9a09b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v000001ab5b9a0410_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a00f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9a2030_0, 4, 5;
    %load/vec4 v000001ab5b9a0410_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001ab5b9a0870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ab5b9a0410_0, 0;
    %load/vec4 v000001ab5b9a00f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a09b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0370_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v000001ab5b9a00f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b9a00f0_0, 0;
T_21.8 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ab5b9038f0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000001ab5b9038f0;
T_23 ;
    %wait E_000001ab5b8dcdf0;
    %load/vec4 v000001ab5b99e200_0;
    %store/vec4 v000001ab5b99d9e0_0, 0, 7;
    %load/vec4 v000001ab5b99db20_0;
    %load/vec4 v000001ab5b99c400_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %load/vec4 v000001ab5b99e200_0;
    %store/vec4 v000001ab5b99d9e0_0, 0, 7;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v000001ab5b99e200_0;
    %addi 1, 0, 7;
    %store/vec4 v000001ab5b99d9e0_0, 0, 7;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v000001ab5b99e200_0;
    %subi 1, 0, 7;
    %store/vec4 v000001ab5b99d9e0_0, 0, 7;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001ab5b9038f0;
T_24 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b99d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b99cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99ccc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b99ce00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b99e020_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b99e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99da80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99e480_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b99e2a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99ccc0_0, 0;
    %load/vec4 v000001ab5b99db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001ab5b99e700_0;
    %load/vec4 v000001ab5b99ce00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b99c9a0, 0, 4;
    %load/vec4 v000001ab5b99ce00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b99ce00_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001ab5b99ce00_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ab5b99ce00_0, 0;
T_24.5 ;
T_24.2 ;
    %load/vec4 v000001ab5b99c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v000001ab5b99e020_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99c9a0, 4;
    %assign/vec4 v000001ab5b99cfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99ccc0_0, 0;
    %load/vec4 v000001ab5b99e020_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_24.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b99e020_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v000001ab5b99e020_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ab5b99e020_0, 0;
T_24.9 ;
T_24.6 ;
    %load/vec4 v000001ab5b99d9e0_0;
    %assign/vec4 v000001ab5b99e200_0, 0;
    %load/vec4 v000001ab5b99d9e0_0;
    %assign/vec4 v000001ab5b99e2a0_0, 0;
    %load/vec4 v000001ab5b99d9e0_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b99da80_0, 0;
    %load/vec4 v000001ab5b99d9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b99e480_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ab5b663750;
T_25 ;
    %end;
    .thread T_25;
    .scope S_000001ab5b663750;
T_26 ;
    %wait E_000001ab5b8dcdb0;
    %load/vec4 v000001ab5b994240_0;
    %store/vec4 v000001ab5b994420_0, 0, 8;
    %load/vec4 v000001ab5b993f20_0;
    %load/vec4 v000001ab5b994e20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %load/vec4 v000001ab5b994240_0;
    %store/vec4 v000001ab5b994420_0, 0, 8;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v000001ab5b994240_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ab5b994420_0, 0, 8;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v000001ab5b994240_0;
    %subi 1, 0, 8;
    %store/vec4 v000001ab5b994420_0, 0, 8;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001ab5b663750;
T_27 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b993e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b994d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995aa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b994920_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b995280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b994240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b994600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9944c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b994f60_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995aa0_0, 0;
    %load/vec4 v000001ab5b993f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001ab5b994ec0_0;
    %load/vec4 v000001ab5b994920_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b994380, 0, 4;
    %load/vec4 v000001ab5b994920_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b994920_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v000001ab5b994920_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b994920_0, 0;
T_27.5 ;
T_27.2 ;
    %load/vec4 v000001ab5b994e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v000001ab5b995280_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001ab5b994380, 4;
    %assign/vec4 v000001ab5b994d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b995aa0_0, 0;
    %load/vec4 v000001ab5b995280_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b995280_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v000001ab5b995280_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b995280_0, 0;
T_27.9 ;
T_27.6 ;
    %load/vec4 v000001ab5b994420_0;
    %assign/vec4 v000001ab5b994240_0, 0;
    %load/vec4 v000001ab5b994420_0;
    %assign/vec4 v000001ab5b994f60_0, 0;
    %load/vec4 v000001ab5b994420_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b994600_0, 0;
    %load/vec4 v000001ab5b994420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b9944c0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ab5b6638e0;
T_28 ;
    %vpi_call/w 14 25 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v000001ab5b996750 {0 0 0};
    %vpi_call/w 14 26 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v000001ab5b997ab0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_000001ab5b6638e0;
T_29 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b996a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b997bf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b996bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b9966b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b995d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b997830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b997a10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001ab5b997150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v000001ab5b997830_0;
    %nor/r;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b997bf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b996bb0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b997ab0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b995d50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b997ab0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b9966b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b997830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b997a10_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001ab5b997830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v000001ab5b9969d0_0;
    %assign/vec4 v000001ab5b9966b0_0, 0;
    %load/vec4 v000001ab5b996bb0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v000001ab5b9969d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b997bf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b996d90_0, 4, 5;
    %load/vec4 v000001ab5b997bf0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_29.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b997830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b997a10_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v000001ab5b997bf0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b997bf0_0, 0;
    %load/vec4 v000001ab5b997bf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b997ab0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b995d50_0, 0;
    %load/vec4 v000001ab5b997bf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b997ab0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b9966b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b996bb0_0, 0;
T_29.10 ;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v000001ab5b996bb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b996bb0_0, 0;
T_29.8 ;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v000001ab5b997a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b997a10_0, 0;
T_29.11 ;
T_29.6 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001ab5b903120;
T_30 ;
    %vpi_call/w 15 25 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v000001ab5b99a3e0 {0 0 0};
    %vpi_call/w 15 26 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v000001ab5b99aa20 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000001ab5b903120;
T_31 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b99af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99b4c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99bb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b99be20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b99ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99ad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99b060_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001ab5b99a520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000001ab5b99ad40_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99b4c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99bb00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b99aa20, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99ba60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b99aa20, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99ad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99b060_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000001ab5b99ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v000001ab5b99b2e0_0;
    %assign/vec4 v000001ab5b99be20_0, 0;
    %load/vec4 v000001ab5b99bb00_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.7, 4;
    %load/vec4 v000001ab5b99b2e0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b99b4c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b99bba0_0, 4, 5;
    %load/vec4 v000001ab5b99b4c0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_31.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99b060_0, 0;
    %jmp T_31.10;
T_31.9 ;
    %load/vec4 v000001ab5b99b4c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b99b4c0_0, 0;
    %load/vec4 v000001ab5b99b4c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99aa20, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99ba60_0, 0;
    %load/vec4 v000001ab5b99b4c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99aa20, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99be20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99bb00_0, 0;
T_31.10 ;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v000001ab5b99bb00_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b99bb00_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v000001ab5b99b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99b060_0, 0;
T_31.11 ;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ab5b903c10;
T_32 ;
    %vpi_call/w 16 25 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v000001ab5b99e520 {0 0 0};
    %vpi_call/w 16 26 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v000001ab5b99d940 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001ab5b903c10;
T_33 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b99e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b99c0e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99dd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b99a840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b99a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d6c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001ab5b99cf40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.4, 9;
    %load/vec4 v000001ab5b99bfa0_0;
    %nor/r;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b99c0e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99dd00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b99d940, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99a980_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b99d940, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d6c0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v000001ab5b99bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v000001ab5b99c040_0;
    %assign/vec4 v000001ab5b99a840_0, 0;
    %load/vec4 v000001ab5b99dd00_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_33.7, 4;
    %load/vec4 v000001ab5b99c040_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b99c0e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b99d800_0, 4, 5;
    %load/vec4 v000001ab5b99c0e0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99bfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d6c0_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %load/vec4 v000001ab5b99c0e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b99c0e0_0, 0;
    %load/vec4 v000001ab5b99c0e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99d940, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99a980_0, 0;
    %load/vec4 v000001ab5b99c0e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b99d940, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b99a840_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b99dd00_0, 0;
T_33.10 ;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v000001ab5b99dd00_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b99dd00_0, 0;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v000001ab5b99d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d6c0_0, 0;
T_33.11 ;
T_33.6 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ab5b62f690;
T_34 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b99cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99f9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99c220_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b99fc40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b99dc60_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001ab5b99e0c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99f9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d300_0, 0;
    %load/vec4 v000001ab5b99f4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
    %jmp T_34.10;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99e980_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_34.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000001ab5b99c7c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_34.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.13, 9;
    %load/vec4 v000001ab5b99c680_0;
    %and;
T_34.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b99fc40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
T_34.11 ;
    %jmp T_34.10;
T_34.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99c720_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.17, 9;
    %load/vec4 v000001ab5b99fc40_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_34.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d4e0_0, 0;
T_34.15 ;
    %load/vec4 v000001ab5b99d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v000001ab5b99cd60_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b99fc40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b99e0c0_0, 4, 5;
    %load/vec4 v000001ab5b99fc40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_34.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99fba0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
    %jmp T_34.21;
T_34.20 ;
    %load/vec4 v000001ab5b99fc40_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b99fc40_0, 0;
T_34.21 ;
T_34.18 ;
    %jmp T_34.10;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99f9c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
T_34.22 ;
    %jmp T_34.10;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99f600_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
T_34.24 ;
    %jmp T_34.10;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b99dc60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
T_34.26 ;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %load/vec4 v000001ab5b99e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99c220_0, 0;
    %load/vec4 v000001ab5b99c540_0;
    %load/vec4 v000001ab5b99dc60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001ab5b99d260_0, 0;
    %load/vec4 v000001ab5b99dc60_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_34.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
    %jmp T_34.31;
T_34.30 ;
    %load/vec4 v000001ab5b99dc60_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b99dc60_0, 0;
T_34.31 ;
T_34.28 ;
    %jmp T_34.10;
T_34.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b99d080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b99d300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b99f4c0_0, 0;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001ab5b9a4910;
T_35 ;
    %wait E_000001ab5b8dd1f0;
    %load/vec4 v000001ab5b9a0a50_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001ab5b9a1770_0, 0, 16;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001ab5b9a0a50_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ab5b9a1770_0, 0, 16;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v000001ab5b9a0050_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ab5b9a1770_0, 0, 16;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v000001ab5b9a0050_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001ab5b9a1770_0, 0, 16;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v000001ab5b9a0050_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001ab5b9a1770_0, 0, 16;
T_35.7 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001ab5b903760;
T_36 ;
    %end;
    .thread T_36;
    .scope S_000001ab5b903760;
T_37 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a31b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a1090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a2fd0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001ab5b9a1950_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a19f0_0, 0;
    %load/vec4 v000001ab5b9a2c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v000001ab5b9a2d50_0;
    %nor/r;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a2d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a1090_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ab5b9a31b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a2cb0_0, 0;
    %load/vec4 v000001ab5b9a18b0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001ab5b9a2fd0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000001ab5b9a2d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %load/vec4 v000001ab5b9a3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %load/vec4 v000001ab5b9a3bb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a1090_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001ab5b9a1950_0, 4, 5;
    %load/vec4 v000001ab5b9a1090_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3570_0, 0;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v000001ab5b9a1090_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b9a1090_0, 0;
T_37.10 ;
    %jmp T_37.8;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3570_0, 0;
T_37.8 ;
    %load/vec4 v000001ab5b9a2cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.13, 9;
    %load/vec4 v000001ab5b9a3570_0;
    %and;
T_37.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %load/vec4 v000001ab5b9a18b0_0;
    %load/vec4 v000001ab5b9a31b0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000001ab5b9a2fd0_0, 0;
    %load/vec4 v000001ab5b9a31b0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2cb0_0, 0;
    %jmp T_37.15;
T_37.14 ;
    %load/vec4 v000001ab5b9a31b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b9a31b0_0, 0;
T_37.15 ;
T_37.11 ;
    %jmp T_37.6;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0ff0_0, 0;
T_37.6 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001ab5b9035d0;
T_38 ;
    %end;
    .thread T_38;
    .scope S_000001ab5b9035d0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9a2490_0, 0, 32;
T_39.0 ;
    %load/vec4 v000001ab5b9a2490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_39.1, 5;
    %load/vec4 v000001ab5b9a2490_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001ab5b9a2490_0;
    %store/vec4a v000001ab5b9a25d0, 4, 0;
    %load/vec4 v000001ab5b9a2490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9a2490_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .thread T_39;
    .scope S_000001ab5b9035d0;
T_40 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a2530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001ab5b9a02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a14f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a0b90_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001ab5b9a2210_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0910_0, 0;
    %load/vec4 v000001ab5b9a1ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v000001ab5b9a14f0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a14f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a0b90_0, 0;
    %load/vec4 v000001ab5b9a2670_0;
    %assign/vec4 v000001ab5b9a2210_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v000001ab5b9a14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v000001ab5b9a2210_0;
    %load/vec4 v000001ab5b9a0b90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ab5b9a25d0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a0b90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9a02d0_0, 4, 5;
    %load/vec4 v000001ab5b9a0b90_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a14f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a0910_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v000001ab5b9a0b90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b9a0b90_0, 0;
T_40.8 ;
    %jmp T_40.6;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a0eb0_0, 0;
T_40.6 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001ab5b9a5400;
T_41 ;
    %end;
    .thread T_41;
    .scope S_000001ab5b9a5400;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9a3390_0, 0, 32;
T_42.0 ;
    %load/vec4 v000001ab5b9a3390_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_42.1, 5;
    %load/vec4 v000001ab5b9a3390_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001ab5b9a3390_0;
    %store/vec4a v000001ab5b9a3b10, 4, 0;
    %load/vec4 v000001ab5b9a3390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9a3390_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %end;
    .thread T_42;
    .scope S_000001ab5b9a5400;
T_43 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a3250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001ab5b9a3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a37f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b9a3070_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001ab5b9a3d90_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3110_0, 0;
    %load/vec4 v000001ab5b9a32f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v000001ab5b9a37f0_0;
    %nor/r;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a37f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3930_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b9a3070_0, 0;
    %load/vec4 v000001ab5b9a39d0_0;
    %assign/vec4 v000001ab5b9a3d90_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v000001ab5b9a37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v000001ab5b9a3d90_0;
    %load/vec4 v000001ab5b9a3070_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001ab5b9a3b10, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a3070_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9a3cf0_0, 4, 5;
    %load/vec4 v000001ab5b9a3070_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_43.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a37f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3110_0, 0;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v000001ab5b9a3070_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ab5b9a3070_0, 0;
T_43.8 ;
    %jmp T_43.6;
T_43.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3930_0, 0;
T_43.6 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001ab5b66dcb0;
T_44 ;
    %end;
    .thread T_44;
    .scope S_000001ab5b66dcb0;
T_45 ;
    %wait E_000001ab5b8d8b30;
    %load/vec4 v000001ab5b901110_0;
    %store/vec4 v000001ab5b901f70_0, 0, 9;
    %load/vec4 v000001ab5b993770_0;
    %load/vec4 v000001ab5b9025b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v000001ab5b901110_0;
    %store/vec4 v000001ab5b901f70_0, 0, 9;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v000001ab5b901110_0;
    %addi 1, 0, 9;
    %store/vec4 v000001ab5b901f70_0, 0, 9;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v000001ab5b901110_0;
    %subi 1, 0, 9;
    %store/vec4 v000001ab5b901f70_0, 0, 9;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001ab5b66dcb0;
T_46 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b993950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b902330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b992c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b992ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b992690_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b901110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b902010_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b9011b0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b992c30_0, 0;
    %load/vec4 v000001ab5b993770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001ab5b993bd0_0;
    %load/vec4 v000001ab5b992ff0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b902290, 0, 4;
    %load/vec4 v000001ab5b992ff0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b992ff0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v000001ab5b992ff0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b992ff0_0, 0;
T_46.5 ;
T_46.2 ;
    %load/vec4 v000001ab5b9025b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v000001ab5b992690_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ab5b902290, 4;
    %assign/vec4 v000001ab5b902330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b992c30_0, 0;
    %load/vec4 v000001ab5b992690_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_46.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b992690_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v000001ab5b992690_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b992690_0, 0;
T_46.9 ;
T_46.6 ;
    %load/vec4 v000001ab5b901f70_0;
    %assign/vec4 v000001ab5b901110_0, 0;
    %load/vec4 v000001ab5b901f70_0;
    %assign/vec4 v000001ab5b9011b0_0, 0;
    %load/vec4 v000001ab5b901f70_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b902510_0, 0;
    %load/vec4 v000001ab5b901f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b902010_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ab5b66de40;
T_47 ;
    %end;
    .thread T_47;
    .scope S_000001ab5b66de40;
T_48 ;
    %wait E_000001ab5b8dc030;
    %load/vec4 v000001ab5b993630_0;
    %store/vec4 v000001ab5b992730_0, 0, 3;
    %load/vec4 v000001ab5b992cd0_0;
    %load/vec4 v000001ab5b993810_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %load/vec4 v000001ab5b993630_0;
    %store/vec4 v000001ab5b992730_0, 0, 3;
    %jmp T_48.3;
T_48.0 ;
    %load/vec4 v000001ab5b993630_0;
    %addi 1, 0, 3;
    %store/vec4 v000001ab5b992730_0, 0, 3;
    %jmp T_48.3;
T_48.1 ;
    %load/vec4 v000001ab5b993630_0;
    %subi 1, 0, 3;
    %store/vec4 v000001ab5b992730_0, 0, 3;
    %jmp T_48.3;
T_48.3 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001ab5b66de40;
T_49 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b993a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9939f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9920f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b992b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b992410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b993630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9922d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b991f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b992230_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9920f0_0, 0;
    %load/vec4 v000001ab5b992cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001ab5b992370_0;
    %load/vec4 v000001ab5b992b90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b992870, 0, 4;
    %load/vec4 v000001ab5b992b90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b992b90_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v000001ab5b992b90_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ab5b992b90_0, 0;
T_49.5 ;
T_49.2 ;
    %load/vec4 v000001ab5b993810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v000001ab5b992410_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ab5b992870, 4;
    %assign/vec4 v000001ab5b9939f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9920f0_0, 0;
    %load/vec4 v000001ab5b992410_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab5b992410_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v000001ab5b992410_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ab5b992410_0, 0;
T_49.9 ;
T_49.6 ;
    %load/vec4 v000001ab5b992730_0;
    %assign/vec4 v000001ab5b993630_0, 0;
    %load/vec4 v000001ab5b992730_0;
    %assign/vec4 v000001ab5b992230_0, 0;
    %load/vec4 v000001ab5b992730_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b9922d0_0, 0;
    %load/vec4 v000001ab5b992730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ab5b991f10_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001ab5b8fa340;
T_50 ;
    %vpi_call/w 7 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000001ab5b8b18b0 {0 0 0};
    %vpi_call/w 7 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000001ab5b8b0f50 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001ab5b8fa340;
T_51 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b8b1130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b8b1b30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b8b0eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b8b0410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b8b1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b8b0af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b8b0c30_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001ab5b8b11d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v000001ab5b8b0af0_0;
    %nor/r;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b8b1b30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b8b0eb0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b8b0f50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b8b1090_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b8b0f50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b8b0410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b8b0af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b8b0c30_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v000001ab5b8b0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %load/vec4 v000001ab5b8b0ff0_0;
    %assign/vec4 v000001ab5b8b0410_0, 0;
    %load/vec4 v000001ab5b8b0eb0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_51.7, 4;
    %load/vec4 v000001ab5b8b0ff0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b8b1b30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b8b0e10_0, 4, 5;
    %load/vec4 v000001ab5b8b1b30_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_51.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b8b0af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b8b0c30_0, 0;
    %jmp T_51.10;
T_51.9 ;
    %load/vec4 v000001ab5b8b1b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b8b1b30_0, 0;
    %load/vec4 v000001ab5b8b1b30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b8b0f50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b8b1090_0, 0;
    %load/vec4 v000001ab5b8b1b30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b8b0f50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b8b0410_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b8b0eb0_0, 0;
T_51.10 ;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v000001ab5b8b0eb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b8b0eb0_0, 0;
T_51.8 ;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v000001ab5b8b0c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b8b0c30_0, 0;
T_51.11 ;
T_51.6 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001ab5b93d7b0;
T_52 ;
    %vpi_call/w 8 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001ab5b7f17a0 {0 0 0};
    %vpi_call/w 8 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001ab5b7f12a0 {0 0 0};
    %end;
    .thread T_52;
    .scope S_000001ab5b93d7b0;
T_53 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9017f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b902650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b7f1340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b7f6220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b7f6a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b7f64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b7f0da0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001ab5b902bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v000001ab5b7f64a0_0;
    %nor/r;
    %and;
T_53.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ab5b902650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b7f1340_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b7f12a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b7f6a40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b7f12a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b7f6220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b7f64a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b7f0da0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v000001ab5b7f64a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v000001ab5b9028d0_0;
    %assign/vec4 v000001ab5b7f6220_0, 0;
    %load/vec4 v000001ab5b7f1340_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_53.7, 4;
    %load/vec4 v000001ab5b9028d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b902650_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b7f1160_0, 4, 5;
    %load/vec4 v000001ab5b902650_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b7f64a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b7f0da0_0, 0;
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v000001ab5b902650_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ab5b902650_0, 0;
    %load/vec4 v000001ab5b902650_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b7f12a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b7f6a40_0, 0;
    %load/vec4 v000001ab5b902650_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ab5b7f12a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ab5b7f6220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b7f1340_0, 0;
T_53.10 ;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v000001ab5b7f1340_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b7f1340_0, 0;
T_53.8 ;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v000001ab5b7f0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b7f0da0_0, 0;
T_53.11 ;
T_53.6 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001ab5b67af50;
T_54 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b900fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b901890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b901250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b902b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9020b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b901b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab5b902470_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001ab5b901570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
    %load/vec4 v000001ab5b9023d0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901390, 0, 4;
    %load/vec4 v000001ab5b901750_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901610, 0, 4;
T_54.2 ;
    %load/vec4 v000001ab5b901570_0;
    %assign/vec4 v000001ab5b901890_0, 0;
    %load/vec4 v000001ab5b901890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901390, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901610, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9019d0, 0, 4;
T_54.4 ;
    %load/vec4 v000001ab5b901890_0;
    %assign/vec4 v000001ab5b901250_0, 0;
    %load/vec4 v000001ab5b901250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9019d0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b900df0, 0, 4;
T_54.6 ;
    %load/vec4 v000001ab5b901250_0;
    %assign/vec4 v000001ab5b902c90_0, 0;
    %load/vec4 v000001ab5b902c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b900df0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901430, 0, 4;
T_54.8 ;
    %load/vec4 v000001ab5b902c90_0;
    %assign/vec4 v000001ab5b902150_0, 0;
    %load/vec4 v000001ab5b902150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9014d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9014d0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9014d0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901430, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b9014d0, 0, 4;
T_54.10 ;
    %load/vec4 v000001ab5b902150_0;
    %assign/vec4 v000001ab5b902970_0, 0;
    %load/vec4 v000001ab5b902970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9014d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9014d0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901930, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9014d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b9014d0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab5b901930, 0, 4;
T_54.12 ;
    %load/vec4 v000001ab5b902970_0;
    %assign/vec4 v000001ab5b902a10_0, 0;
    %load/vec4 v000001ab5b902a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901930, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ab5b901930, 4;
    %add;
    %load/vec4 v000001ab5b9012f0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001ab5b902470_0, 0;
T_54.14 ;
    %load/vec4 v000001ab5b902a10_0;
    %assign/vec4 v000001ab5b902b50_0, 0;
    %load/vec4 v000001ab5b902b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %load/vec4 v000001ab5b902470_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001ab5b901b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9020b0_0, 0;
    %jmp T_54.17;
T_54.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9020b0_0, 0;
T_54.17 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001ab5b8fa4d0;
T_55 ;
    %vpi_call/w 9 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000001ab5b901e30 {0 0 0};
    %vpi_call/w 9 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000001ab5b901a70 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000001ab5b8fa4d0;
T_56 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b900f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b901cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b901bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9026f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001ab5b902830_0;
    %assign/vec4 v000001ab5b9026f0_0, 0;
    %load/vec4 v000001ab5b902830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v000001ab5b901c50_0;
    %assign/vec4 v000001ab5b901cf0_0, 0;
    %load/vec4 v000001ab5b901c50_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_56.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b901bb0_0, 0;
    %jmp T_56.5;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b901bb0_0, 0;
T_56.5 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001ab5b89c2f0;
T_57 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9929b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9950a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b992a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b991fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b991e70_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b993450_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001ab5b992d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b995000_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b995be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9950a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b991e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b991fb0_0, 0;
    %load/vec4 v000001ab5b994ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
    %jmp T_57.10;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b9941a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001ab5b992eb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_57.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.13, 9;
    %load/vec4 v000001ab5b9953c0_0;
    %nor/r;
    %and;
T_57.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b993450_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
T_57.11 ;
    %jmp T_57.10;
T_57.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b992e10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.17, 9;
    %load/vec4 v000001ab5b993450_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_57.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b991e70_0, 0;
T_57.15 ;
    %load/vec4 v000001ab5b9931d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v000001ab5b993130_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b993450_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b992d70_0, 4, 5;
    %load/vec4 v000001ab5b993450_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_57.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b995be0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v000001ab5b993450_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b993450_0, 0;
T_57.21 ;
T_57.18 ;
    %jmp T_57.10;
T_57.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b993590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9950a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
T_57.22 ;
    %jmp T_57.10;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b993b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9958c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
T_57.24 ;
    %jmp T_57.10;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b992910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v000001ab5b992f50_0;
    %assign/vec4 v000001ab5b992a50_0, 0;
    %load/vec4 v000001ab5b9925f0_0;
    %assign/vec4 v000001ab5b995000_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
T_57.26 ;
    %jmp T_57.10;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %load/vec4 v000001ab5b9953c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b993fc0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
T_57.28 ;
    %jmp T_57.10;
T_57.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b993090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b991fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b994ba0_0, 0;
    %jmp T_57.10;
T_57.10 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001ab5b8fd010;
T_58 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6f70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000001ab5b9a71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6f70_0, 0;
T_58.2 ;
    %load/vec4 v000001ab5b9a8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6f70_0, 0;
T_58.4 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001ab5b8fd010;
T_59 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8b90_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6610_0, 0;
    %load/vec4 v000001ab5b9a6430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.4, 9;
    %load/vec4 v000001ab5b9a8b90_0;
    %nor/r;
    %and;
T_59.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001ab5b9a7970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8b90_0, 0;
T_59.5 ;
T_59.2 ;
    %load/vec4 v000001ab5b9a78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6570_0, 0;
T_59.7 ;
    %load/vec4 v000001ab5b9a2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8b90_0, 0;
T_59.9 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001ab5b8fd010;
T_60 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a62f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a9950_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b9a9770_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7510_0, 0;
    %load/vec4 v000001ab5b9a7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a9950_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ab5b9a9770_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v000001ab5b9a7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v000001ab5b9a6250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7510_0, 0;
    %load/vec4 v000001ab5b9a70b0_0;
    %load/vec4 v000001ab5b9a9770_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001ab5b9a62f0_0, 0;
    %load/vec4 v000001ab5b9a9770_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_60.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a9950_0, 0;
    %jmp T_60.9;
T_60.8 ;
    %load/vec4 v000001ab5b9a9770_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ab5b9a9770_0, 0;
T_60.9 ;
T_60.6 ;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v000001ab5b9a66b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a9950_0, 0;
T_60.10 ;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000001ab5b8fd010;
T_61 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a8050_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001ab5b9a7010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6430_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7470_0, 0;
    %load/vec4 v000001ab5b9a6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab5b9a8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6430_0, 0;
T_61.2 ;
    %load/vec4 v000001ab5b9a8730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v000001ab5b9a73d0_0;
    %nor/r;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7470_0, 0;
T_61.4 ;
    %load/vec4 v000001ab5b9a7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.7, 8;
    %load/vec4 v000001ab5b9a6cf0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ab5b9a8050_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ab5b9a7010_0, 4, 5;
    %load/vec4 v000001ab5b9a8050_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_61.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6430_0, 0;
    %jmp T_61.10;
T_61.9 ;
    %load/vec4 v000001ab5b9a8050_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab5b9a8050_0, 0;
T_61.10 ;
T_61.7 ;
    %load/vec4 v000001ab5b9a2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6430_0, 0;
T_61.11 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ab5b8fd010;
T_62 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a8410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a82d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b9a7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6070_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7c90_0, 0;
    %load/vec4 v000001ab5b9a7d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a82d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b9a7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6070_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v000001ab5b9a6bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a85f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a82d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ab5b9a7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6070_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v000001ab5b9a85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v000001ab5b9a2ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7c90_0, 0;
    %load/vec4 v000001ab5b9a82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %load/vec4 v000001ab5b9a6ed0_0;
    %load/vec4 v000001ab5b9a7fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %load/vec4 v000001ab5b9a84b0_0;
    %load/vec4 v000001ab5b9a7fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %assign/vec4 v000001ab5b9a8410_0, 0;
    %load/vec4 v000001ab5b9a7fb0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_62.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a85f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6070_0, 0;
    %jmp T_62.13;
T_62.12 ;
    %load/vec4 v000001ab5b9a7fb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ab5b9a7fb0_0, 0;
T_62.13 ;
T_62.8 ;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v000001ab5b9a6070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.16, 9;
    %load/vec4 v000001ab5b9a6c50_0;
    %and;
T_62.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6070_0, 0;
T_62.14 ;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001ab5b8fd010;
T_63 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a36b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7150_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8230_0, 0;
    %load/vec4 v000001ab5b9a27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000001ab5b9a2990_0;
    %assign/vec4 v000001ab5b9a7150_0, 0;
    %load/vec4 v000001ab5b9a3750_0;
    %assign/vec4 v000001ab5b9a36b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6890_0, 0;
T_63.2 ;
    %load/vec4 v000001ab5b9a6890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.6, 9;
    %load/vec4 v000001ab5b9a6b10_0;
    %nor/r;
    %and;
T_63.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8230_0, 0;
T_63.4 ;
    %load/vec4 v000001ab5b9a6e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v000001ab5b9a36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.9, 8;
    %load/vec4 v000001ab5b9a7650_0;
    %assign/vec4 v000001ab5b9a2a30_0, 0;
    %load/vec4 v000001ab5b9a7150_0;
    %assign/vec4 v000001ab5b9a34d0_0, 0;
    %jmp T_63.10;
T_63.9 ;
    %load/vec4 v000001ab5b9a7650_0;
    %assign/vec4 v000001ab5b9a28f0_0, 0;
    %load/vec4 v000001ab5b9a7150_0;
    %assign/vec4 v000001ab5b9a2850_0, 0;
T_63.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6890_0, 0;
T_63.7 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001ab5b8fd010;
T_64 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001ab5b9a7790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a66b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a28f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab5b9a2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a34d0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001ab5b9a6750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a5fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a99f0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a66b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a2b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8370_0, 0;
    %load/vec4 v000001ab5b9a9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000001ab5b9a6110_0;
    %assign/vec4 v000001ab5b9a6750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6930_0, 0;
T_64.2 ;
    %load/vec4 v000001ab5b9a2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a5fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a99f0_0, 0;
T_64.4 ;
    %load/vec4 v000001ab5b9a8af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
    %jmp T_64.15;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a8f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.18, 9;
    %load/vec4 v000001ab5b9a67f0_0;
    %and;
T_64.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a7b50_0;
    %assign/vec4 v000001ab5b9a7790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a75b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a6930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7dd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.16 ;
    %jmp T_64.15;
T_64.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a9950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v000001ab5b9a6d90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.21, 9;
    %load/vec4 v000001ab5b9a73d0_0;
    %and;
T_64.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a66b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.19 ;
    %jmp T_64.15;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.23, 8;
    %load/vec4 v000001ab5b9a5fd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.27, 9;
    %load/vec4 v000001ab5b9a7bf0_0;
    %nor/r;
    %and;
T_64.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a5fd0_0, 0;
T_64.25 ;
    %load/vec4 v000001ab5b9a99f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.30, 9;
    %load/vec4 v000001ab5b9a8ff0_0;
    %nor/r;
    %and;
T_64.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a99f0_0, 0;
T_64.28 ;
    %load/vec4 v000001ab5b9a8190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.33, 9;
    %load/vec4 v000001ab5b9a9630_0;
    %and;
T_64.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a2b70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.31 ;
T_64.23 ;
    %jmp T_64.15;
T_64.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a6070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001ab5b9a2df0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3750_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.34 ;
    %jmp T_64.15;
T_64.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a7dd0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.37 ;
    %jmp T_64.15;
T_64.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a7dd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.41, 9;
    %load/vec4 v000001ab5b9a6f70_0;
    %and;
T_64.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7dd0_0, 0;
T_64.39 ;
    %load/vec4 v000001ab5b9a7dd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.45, 10;
    %load/vec4 v000001ab5b9a6070_0;
    %and;
T_64.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001ab5b9a2df0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_64.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a6c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3750_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.42 ;
    %jmp T_64.15;
T_64.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %load/vec4 v000001ab5b9a27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.46 ;
    %jmp T_64.15;
T_64.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a3610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a7830_0, 0;
    %load/vec4 v000001ab5b9a8f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9a8af0_0, 0;
T_64.48 ;
    %jmp T_64.15;
T_64.15 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001ab5b8be300;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9ad820_0, 0, 1;
    %vpi_func 4 93 "$test$plusargs" 32, "frame_debug" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab5b9ad820_0, 0, 1;
    %vpi_call/w 4 95 "$display", "[gan_comb_frame_top] Verbose logging enabled via +frame_debug" {0 0 0};
T_65.0 ;
    %end;
    .thread T_65;
    .scope S_000001ab5b8be300;
T_66 ;
    %wait E_000001ab5b8da7b0;
    %load/vec4 v000001ab5b9a94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b9a9db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a93b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a87d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a9270_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001ab5b9a8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8910_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a87d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a9270_0, 0;
    %load/vec4 v000001ab5b9adc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %jmp T_66.7;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab5b9a8910_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ab5b9a9db0_0, 0;
    %load/vec4 v000001ab5b9ad460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.10, 9;
    %load/vec4 v000001ab5b9ad6e0_0;
    %and;
T_66.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %load/vec4 v000001ab5b9a8a50_0;
    %assign/vec4 v000001ab5b9a8870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a8910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %load/vec4 v000001ab5b9ad820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %vpi_call/w 4 125 "$display", "[gan_comb_frame_top] Sample accepted, starting serialization @%0t", $time {0 0 0};
T_66.11 ;
T_66.8 ;
    %jmp T_66.7;
T_66.3 ;
    %alloc S_000001ab5b89e070;
    %load/vec4 v000001ab5b9a9db0_0;
    %pad/u 32;
    %store/vec4 v000001ab5b8b1270_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.GEN_FULL_PIPE.dut.sample_word, S_000001ab5b89e070;
    %free S_000001ab5b89e070;
    %or/r;
    %assign/vec4 v000001ab5b9a93b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a87d0_0, 0;
    %load/vec4 v000001ab5b9a9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.13, 8;
    %load/vec4 v000001ab5b9a9db0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_66.15, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %load/vec4 v000001ab5b9ad820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.17, 8;
    %vpi_call/w 4 136 "$display", "[gan_comb_frame_top] Completed serialization of %0d pixels @%0t", P_000001ab5b820a28, $time {0 0 0};
T_66.17 ;
    %jmp T_66.16;
T_66.15 ;
    %load/vec4 v000001ab5b9a9db0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ab5b9a9db0_0, 0;
T_66.16 ;
T_66.13 ;
    %jmp T_66.7;
T_66.4 ;
    %load/vec4 v000001ab5b9a91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab5b9a9270_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %load/vec4 v000001ab5b9ad820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.21, 8;
    %vpi_call/w 4 148 "$display", "[gan_comb_frame_top] Frame loader ready; launching GAN pipeline @%0t", $time {0 0 0};
T_66.21 ;
T_66.19 ;
    %jmp T_66.7;
T_66.5 ;
    %load/vec4 v000001ab5b9a89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.23, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ab5b9adc80_0, 0;
    %load/vec4 v000001ab5b9ad820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.25, 8;
    %vpi_call/w 4 156 "$display", "[gan_comb_frame_top] GAN pipeline done @%0t", $time {0 0 0};
T_66.25 ;
T_66.23 ;
    %jmp T_66.7;
T_66.7 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000001ab5b9a3fb0;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9acf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9addc0_0, 0, 1;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001ab5b9acba0_0, 0, 12544;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001ab5b9ad5a0_0, 0, 12544;
    %vpi_call/w 23 34 "$display", "[CombinationalDone] Loading sample mem %s", P_000001ab5b6ea160 {0 0 0};
    %vpi_call/w 23 35 "$readmemh", P_000001ab5b6ea160, v000001ab5b9acc40 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ad780_0, 0, 32;
T_67.0 ;
    %load/vec4 v000001ab5b9ad780_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.1, 5;
    %ix/getv/s 4, v000001ab5b9ad780_0;
    %load/vec4a v000001ab5b9acc40, 4;
    %load/vec4 v000001ab5b9ad780_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001ab5b9acba0_0, 4, 16;
    %load/vec4 v000001ab5b9ad780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ad780_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %vpi_func 23 42 "$fopen" 32, P_000001ab5b6ea0f0, "r" {0 0 0};
    %store/vec4 v000001ab5b9acb00_0, 0, 32;
    %load/vec4 v000001ab5b9acb00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %vpi_call/w 23 44 "$fclose", v000001ab5b9acb00_0 {0 0 0};
    %vpi_call/w 23 45 "$display", "[CombinationalDone] Loading expected mem %s", P_000001ab5b6ea0f0 {0 0 0};
    %vpi_call/w 23 46 "$readmemh", P_000001ab5b6ea0f0, v000001ab5b9ace20 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab5b9addc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ad780_0, 0, 32;
T_67.4 ;
    %load/vec4 v000001ab5b9ad780_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.5, 5;
    %ix/getv/s 4, v000001ab5b9ad780_0;
    %load/vec4a v000001ab5b9ace20, 4;
    %load/vec4 v000001ab5b9ad780_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001ab5b9ad5a0_0, 4, 16;
    %load/vec4 v000001ab5b9ad780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab5b9ad780_0, 0, 32;
    %jmp T_67.4;
T_67.5 ;
    %jmp T_67.3;
T_67.2 ;
    %vpi_call/w 23 52 "$display", "[CombinationalDone] Expected mem %s not found, skipping", P_000001ab5b6ea0f0 {0 0 0};
T_67.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab5b9acf60_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_000001ab5b93f3c0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9ac920_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_000001ab5b93f3c0;
T_69 ;
    %delay 5000, 0;
    %load/vec4 v000001ab5b9ac920_0;
    %inv;
    %store/vec4 v000001ab5b9ac920_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_000001ab5b93f3c0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %jmp/1 T_70.2, 8;
    %vpi_func 3 208 "$test$plusargs" 32, "dumpvcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_70.2;
    %jmp/0xz  T_70.0, 8;
    %vpi_call/w 3 209 "$display", "[TB] Wave dump ENABLED -> vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 210 "$dumpfile", "vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 211 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ab5b93f3c0 {0 0 0};
    %jmp T_70.1;
T_70.0 ;
    %vpi_call/w 3 213 "$display", "[TB] Wave dump DISABLED (set ENABLE_VCD_DEFAULT=1 or pass +dumpvcd to enable)" {0 0 0};
T_70.1 ;
T_70.3 ;
    %load/vec4 v000001ab5b9aca60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_70.4, 6;
    %wait E_000001ab5b8d84f0;
    %jmp T_70.3;
T_70.4 ;
    %vpi_call/w 3 217 "$display", "[TB] Combinational sample ready (expected available = %0b)", v000001ab5b9ad000_0 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000001ab5b93f3c0;
T_71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab5b9ac4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9ab700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ab2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab5b9ac420_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_71.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_71.1, 5;
    %jmp/1 T_71.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ab5b8ddcb0;
    %jmp T_71.0;
T_71.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9ac4c0_0, 0, 1;
T_71.2 ;
    %load/vec4 v000001ab5b9aca60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.3, 6;
    %wait E_000001ab5b8d84f0;
    %jmp T_71.2;
T_71.3 ;
    %vpi_call/w 3 231 "$display", "[TB] Sample latched; issuing start pulse next cycle" {0 0 0};
    %wait E_000001ab5b8ddcb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab5b9ab700_0, 0, 1;
    %wait E_000001ab5b8ddcb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab5b9ab700_0, 0, 1;
    %vpi_call/w 3 240 "$display", "[TB] Start pulse issued. Monitoring gan_comb_frame_top busy signal..." {0 0 0};
    %pushi/vec4 800000000, 0, 32;
    %store/vec4 v000001ab5b9acce0_0, 0, 32;
    %fork TD_digit_identifier_tb.wait_for_done, S_000001ab5b9a42d0;
    %join;
    %vpi_call/w 3 243 "$display", "[TB] gan_comb_frame_top.done observed. Waiting for generated_frame_valid..." {0 0 0};
T_71.4 ;
    %load/vec4 v000001ab5b9aa620_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.5, 6;
    %wait E_000001ab5b8d87f0;
    %jmp T_71.4;
T_71.5 ;
    %vpi_call/w 3 245 "$display", "[TB] generated_frame_valid asserted. Capturing artifacts." {0 0 0};
    %fork TD_digit_identifier_tb.capture_generated_pixels, S_000001ab5b9a5d60;
    %join;
    %fork TD_digit_identifier_tb.dump_generated_mem, S_000001ab5b9a5bd0;
    %join;
    %fork TD_digit_identifier_tb.maybe_write_expected_snapshot, S_000001ab5b9a58b0;
    %join;
    %fork TD_digit_identifier_tb.compute_similarity, S_000001ab5b9a5a40;
    %join;
    %fork TD_digit_identifier_tb.validate_against_expected, S_000001ab5b9a4140;
    %join;
    %fork TD_digit_identifier_tb.write_metrics, S_000001ab5b9a5590;
    %join;
    %load/vec4 v000001ab5b9aac60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %vpi_call/w 3 254 "$error", "[TB] Discriminator flagged the real sample as fake. Score=%0d", v000001ab5b9ac600_0 {0 0 0};
    %vpi_call/w 3 255 "$fatal", 32'sb00000000000000000000000000000001, "Digit identifier test failed on real sample" {0 0 0};
T_71.6 ;
    %vpi_call/w 3 258 "$display", "\012=== Digit Identifier Summary ===" {0 0 0};
    %vpi_call/w 3 259 "$display", "D(fake) score=%0d flag=%0b", v000001ab5b9ac240_0, v000001ab5b9ad140_0 {0 0 0};
    %vpi_call/w 3 260 "$display", "D(real) score=%0d flag=%0b", v000001ab5b9ac600_0, v000001ab5b9aac60_0 {0 0 0};
    %vpi_call/w 3 261 "$display", "avg|diff| (Q8.8) = %0d | max|diff| (Q8.8) = %0d", v000001ab5b9ab2a0_0, v000001ab5b9ac420_0 {0 0 0};
    %vpi_call/w 3 262 "$display", "Artifacts: %s (frame), %s (metrics)", P_000001ab5b922198, P_000001ab5b922160 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 265 "$finish" {0 0 0};
    %end;
    .thread T_71;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "src/DigitIdentificationTest/digit_identifier_tb.v";
    "src/top/../CombinationalDone/gan_comb_frame_top.v";
    "src/top/gan_serial_top.v";
    "src/top/../discriminator/discriminator_pipeline.v";
    "src/top/../layers/layer1_discriminator.v";
    "src/top/../layers/layer2_discriminator.v";
    "src/top/../layers/layer3_discriminator.v";
    "src/layers/pipelined_mac.v";
    "src/top/../fifo/sync_fifo.v";
    "src/top/../interfaces/frame_sampler.v";
    "src/top/../generator/generator_pipeline.v";
    "src/top/../layers/layer1_generator.v";
    "src/top/../layers/layer2_generator.v";
    "src/top/../layers/layer3_generator.v";
    "src/top/../interfaces/pixel_serial_loader.v";
    "src/top/../generator/seed_lfsr_bank.v";
    "src/top/../interfaces/vector_expander.v";
    "src/top/../interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
    "src/top/../interfaces/vector_upsampler.v";
    "src/top/../CombinationalDone/combinational_done_block.v";
