tarted
grid
device DDRPHY_IOCLK_DIV
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_DIV_FACTOR[2:0] = 3'b111,
        config bit CP_INIT_CNT[2:0] = 3'b000
    );
    port
    (
// configuration_body_def_on


    config input SC_DIV_FACTOR[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DIV_FACTOR[2],SC_DIV_FACTOR[1],SC_DIV_FACTOR[0]" */,

    config input SC_INIT_CNT[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_CNT[2],SC_INIT_CNT[1],SC_INIT_CNT[0]" */,

// configuration_body_def_end

        input RST = 1'b1,
        input CLKIN = 1'b1,
        output CLKOUT,
        output CLKOUTN
    );
};
//grid device end

//grid device structure netlist started
structure netlist of DDRPHY_IOCLK_DIV
{
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of DDRPHY_IOCLK_DIV
{

 // assign config body begin
    SC_DIV_FACTOR[2]  :=  CP_DIV_FACTOR[2];
    SC_DIV_FACTOR[1]  :=  CP_DIV_FACTOR[1];
    SC_DIV_FACTOR[0]  :=  CP_DIV_FACTOR[0];
    SC_INIT_CNT[2]  :=  CP_INIT_CNT[2];
    SC_INIT_CNT[1]  :=  CP_INIT_CNT[1];
    SC_INIT_CNT[0]  :=  CP_INIT_CNT[0];
// assign config body end
};

//grid device configure body end











