Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: ssgdemo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ssgdemo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ssgdemo"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : ssgdemo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\ipcore_dir\clkmix.vhd" into library work
Parsing entity <clkmix>.
Parsing architecture <xilinx> of entity <clkmix>.
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_tx.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <behavioural> of entity <uart_tx>.
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <behavioural> of entity <uart_rx>.
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\clk_18432.vhd" into library work
Parsing entity <clk_18432>.
Parsing architecture <behavioural> of entity <clk_18432>.
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" into library work
Parsing entity <ssgdemo>.
Parsing architecture <Behaivioral> of entity <ssgdemo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ssgdemo> (architecture <Behaivioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" Line 81: Using initial value "000" for seleccion_mux since it is never assigned
WARNING:HDLCompiler:871 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" Line 92: Using initial value '0' for sigdel2 since it is never assigned

Elaborating entity <clkmix> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:1127 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" Line 420: Assignment to cntr2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" Line 453: Assignment to mux_out ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" Line 489: cnt should be on the sensitivity list of the process

Elaborating entity <clk_18432> (architecture <behavioural>) from library <work>.

Elaborating entity <uart_tx> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:92 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_tx.vhd" Line 88: data_in should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_tx.vhd" Line 100. Case statement is complete. others clause is never selected

Elaborating entity <uart_rx> (architecture <behavioural>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_rx.vhd" Line 125. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ssgdemo>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd".
WARNING:Xst:647 - Input <entrada> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\generador_pulso.vhd" line 571: Output port <data_out> of the instance <rx_0> is unconnected or connected to loadless signal.
    Found 17-bit register for signal <conta>.
    Found 7-bit register for signal <cnt>.
    Found 1-bit register for signal <temporal>.
    Found 1-bit register for signal <pwm5>.
    Found 7-bit register for signal <cntr0>.
    Found 7-bit register for signal <cntrv>.
    Found 1-bit register for signal <pwm6>.
    Found 4-bit register for signal <aux_count>.
    Found 4-bit register for signal <count_xor>.
    Found 4-bit register for signal <aux_count2>.
    Found 29-bit register for signal <clkdiv>.
    Found 29-bit adder for signal <clkdiv[28]_GND_5_o_add_0_OUT> created at line 264.
    Found 7-bit adder for signal <cntr0[6]_GND_5_o_add_2_OUT> created at line 423.
    Found 7-bit adder for signal <cntrv[6]_GND_5_o_add_3_OUT> created at line 424.
    Found 17-bit adder for signal <conta[16]_GND_5_o_add_10_OUT> created at line 443.
    Found 7-bit adder for signal <cnt[6]_GND_5_o_add_14_OUT> created at line 478.
    Found 4-bit adder for signal <aux_count[3]_GND_5_o_add_22_OUT> created at line 505.
    Found 4-bit adder for signal <aux_count2[3]_GND_5_o_add_27_OUT> created at line 511.
    Found 32x8-bit Read Only RAM for signal <salida>
    Found 7-bit comparator lessequal for signal <pwmv> created at line 483
    Found 7-bit comparator greater for signal <pwm0> created at line 484
    Found 7-bit comparator greater for signal <pwm1> created at line 485
    Found 7-bit comparator greater for signal <pwm3> created at line 486
    WARNING:Xst:2404 -  FFs/Latches <cntr1<6:1>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr1<1:1>> (without init value) have a constant value of 1 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<1:4>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<4:4>> (without init value) have a constant value of 1 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<4:4>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<4:4>> (without init value) have a constant value of 1 in block <ssgdemo>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ssgdemo> synthesized.

Synthesizing Unit <clkmix>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\ipcore_dir\clkmix.vhd".
    Summary:
	no macro.
Unit <clkmix> synthesized.

Synthesizing Unit <clk_18432>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\clk_18432.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 15-bit register for signal <counter>.
    Found 15-bit subtractor for signal <GND_14_o_GND_14_o_sub_3_OUT<14:0>> created at line 54.
    Found 15-bit adder for signal <GND_14_o_GND_14_o_sub_2_OUT<14:0>> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_18432> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_tx.vhd".
    Found 3-bit register for signal <current_state>.
    Found 3-bit register for signal <data_counter>.
    Found 4-bit register for signal <ticker>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | reset_state                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <data_counter[2]_GND_16_o_add_4_OUT> created at line 53.
    Found 4-bit adder for signal <ticker[3]_GND_16_o_add_6_OUT> created at line 59.
    Found 1-bit 8-to-1 multiplexer for signal <data_counter[2]_data_in[7]_Mux_14_o> created at line 88.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera uart_tb_v1\uart_rx.vhd".
    Found 1-bit register for signal <rx_filtered>.
    Found 2-bit register for signal <rx_state>.
    Found 2-bit register for signal <current_state>.
    Found 4-bit register for signal <ticker>.
    Found 3-bit register for signal <data_counter>.
    Found 8-bit register for signal <data_buffer>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | reset_state                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <rx_state[1]_GND_17_o_add_6_OUT> created at line 60.
    Found 3-bit adder for signal <data_counter[2]_GND_17_o_add_17_OUT> created at line 81.
    Found 4-bit adder for signal <ticker[3]_GND_17_o_add_20_OUT> created at line 89.
    Found 2-bit subtractor for signal <GND_17_o_GND_17_o_sub_4_OUT<1:0>> created at line 55.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 96.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 13
 15-bit addsub                                         : 1
 17-bit adder                                          : 1
 2-bit addsub                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 7-bit adder                                           : 3
# Registers                                            : 20
 1-bit register                                        : 5
 15-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 29-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 5
 7-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 4
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 13
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_18432>.
The following registers are absorbed into accumulator <counter>: 1 register on signal <counter>.
Unit <clk_18432> synthesized (advanced).

Synthesizing (advanced) Unit <ssgdemo>.
The following registers are absorbed into counter <conta>: 1 register on signal <conta>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
The following registers are absorbed into counter <aux_count2>: 1 register on signal <aux_count2>.
The following registers are absorbed into counter <aux_count>: 1 register on signal <aux_count>.
The following registers are absorbed into counter <cntrv>: 1 register on signal <cntrv>.
The following registers are absorbed into counter <cntr0>: 1 register on signal <cntr0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_salida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dec>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <salida>        |          |
    -----------------------------------------------------------------------
Unit <ssgdemo> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <ticker>: 1 register on signal <ticker>.
The following registers are absorbed into counter <data_counter>: 1 register on signal <data_counter>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <ticker>: 1 register on signal <ticker>.
The following registers are absorbed into counter <data_counter>: 1 register on signal <data_counter>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 2-bit addsub                                          : 1
# Counters                                             : 11
 17-bit up counter                                     : 1
 29-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 4
 7-bit up counter                                      : 3
# Accumulators                                         : 1
 15-bit updown accumulator                             : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 4
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <ssgdemo>, Counter <cntrv> <cntr0> are equivalent, XST will keep only <cntrv>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tx_0/FSM_0> on signal <current_state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_state | 000
 idle        | 001
 start_bit   | 010
 send_data   | 011
 stop_bit    | 100
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rx_0/FSM_1> on signal <current_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 reset_state  | 00
 idle         | 01
 receive_data | 10
 stop_bit     | 11
--------------------------
WARNING:Xst:2677 - Node <clkdiv_25> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_26> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_27> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_28> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    clk_gen/counter_13 in unit <ssgdemo>
    clk_gen/counter_12 in unit <ssgdemo>
    clk_gen/counter_11 in unit <ssgdemo>
    clk_gen/counter_7 in unit <ssgdemo>
    clk_gen/counter_3 in unit <ssgdemo>
    clk_gen/clk_out in unit <ssgdemo>


Optimizing unit <ssgdemo> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...
WARNING:Xst:2677 - Node <rx_0/data_buffer_7> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_6> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_5> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_4> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_3> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_2> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_1> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <rx_0/data_buffer_0> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:1293 - FF/Latch <conta_7> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_8> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_9> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_10> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_11> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_12> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_13> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_14> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_15> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <conta_16> has a constant value of 0 in block <ssgdemo>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ssgdemo, actual ratio is 3.
WARNING:Xst:1426 - The value init of the FF/Latch clk_gen/counter_3_LD hinder the constant cleaning in the block ssgdemo.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ssgdemo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 259
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 31
#      LUT2                        : 26
#      LUT3                        : 35
#      LUT4                        : 17
#      LUT5                        : 16
#      LUT6                        : 27
#      MUXCY                       : 44
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 106
#      FD                          : 43
#      FDC                         : 37
#      FDCE                        : 8
#      FDE                         : 4
#      FDE_1                       : 4
#      FDP                         : 7
#      FDPE                        : 2
#      LD                          : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 38
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 35
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  11440     0%  
 Number of Slice LUTs:                  163  out of   5720     2%  
    Number used as Logic:               163  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    173
   Number with an unused Flip Flop:      67  out of    173    38%  
   Number with an unused LUT:            10  out of    173     5%  
   Number of fully used LUT-FF pairs:    96  out of    173    55%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  38  out of    102    37%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clkdiv_4                           | BUFG                        | 51    |
mclk                               | DCM_SP:CLKFX                | 25    |
clkdiv_24                          | NONE(cntrv_0)               | 7     |
clk_gen/clk_out(clk_gen/clk_out1:O)| BUFG(*)(tx_0/data_counter_2)| 22    |
reset                              | IBUF+BUFG                   | 1     |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.954ns (Maximum Frequency: 91.291MHz)
   Minimum input arrival time before clock: 4.754ns
   Maximum output required time after clock: 8.433ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_4'
  Clock period: 10.954ns (frequency: 91.291MHz)
  Total number of paths / destination ports: 1021 / 61
-------------------------------------------------------------------------
Delay:               5.477ns (Levels of Logic = 4)
  Source:            cnt_4 (FF)
  Destination:       aux_count_2 (FF)
  Source Clock:      clkdiv_4 rising
  Destination Clock: clkdiv_4 falling

  Data Path: cnt_4 to aux_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.406  cnt_4 (cnt_4)
     LUT6:I1->O            8   0.254   0.944  _n0137_inv111 (_n0137_inv11)
     LUT5:I4->O            2   0.254   0.834  Mxor_entrada_xor_xo<0>1_SW1 (N37)
     LUT6:I4->O            1   0.250   0.682  aux_count_2_rstpot (aux_count_2_rstpot)
     LUT2:I1->O            1   0.254   0.000  aux_count_2_rstpot1 (aux_count_2_rstpot1)
     FD:D                      0.074          aux_count_2
    ----------------------------------------
    Total                      5.477ns (1.611ns logic, 3.866ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 1.423ns (frequency: 702.599MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 26)
  Source:            clkdiv_0 (FF)
  Destination:       clkdiv_24 (FF)
  Source Clock:      mclk rising 0.6X
  Destination Clock: mclk rising 0.6X

  Data Path: clkdiv_0 to clkdiv_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  clkdiv_0 (clkdiv_0)
     INV:I->O              1   0.255   0.000  Mcount_clkdiv_lut<0>_INV_0 (Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_clkdiv_cy<0> (Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<1> (Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<2> (Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<3> (Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<4> (Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<5> (Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<6> (Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<7> (Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<8> (Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<9> (Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<10> (Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<11> (Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<12> (Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<13> (Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<14> (Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<15> (Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<16> (Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<17> (Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<18> (Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<19> (Mcount_clkdiv_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<20> (Mcount_clkdiv_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<21> (Mcount_clkdiv_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<22> (Mcount_clkdiv_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_clkdiv_cy<23> (Mcount_clkdiv_cy<23>)
     XORCY:CI->O           1   0.206   0.000  Mcount_clkdiv_xor<24> (Result<24>)
     FD:D                      0.074          clkdiv_24
    ----------------------------------------
    Total                      2.491ns (1.810ns logic, 0.681ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_24'
  Clock period: 3.184ns (frequency: 314.070MHz)
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               3.184ns (Levels of Logic = 2)
  Source:            cntrv_2 (FF)
  Destination:       cntrv_6 (FF)
  Source Clock:      clkdiv_24 rising
  Destination Clock: clkdiv_24 rising

  Data Path: cntrv_2 to cntrv_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  cntrv_2 (cntrv_2)
     LUT3:I0->O            1   0.235   0.958  Mcount_cntrv_xor<3>111 (Mcount_cntrv_xor<3>11)
     LUT5:I1->O            1   0.254   0.000  Mcount_cntrv_xor<6>11 (Result<6>2)
     FD:D                      0.074          cntrv_6
    ----------------------------------------
    Total                      3.184ns (1.088ns logic, 2.096ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_out'
  Clock period: 4.528ns (frequency: 220.848MHz)
  Total number of paths / destination ports: 199 / 30
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 3)
  Source:            tx_0/ticker_2 (FF)
  Destination:       tx_0/ticker_3 (FF)
  Source Clock:      clk_gen/clk_out rising
  Destination Clock: clk_gen/clk_out rising

  Data Path: tx_0/ticker_2 to tx_0/ticker_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.994  tx_0/ticker_2 (tx_0/ticker_2)
     LUT3:I0->O            1   0.235   0.790  tx_0/GND_16_o_GND_16_o_OR_33_o_SW0 (N11)
     LUT6:I4->O            9   0.250   1.406  tx_0/GND_16_o_GND_16_o_OR_33_o (tx_0/GND_16_o_GND_16_o_OR_33_o)
     LUT5:I0->O            1   0.254   0.000  tx_0/Mcount_ticker_xor<3>11 (tx_0/Mcount_ticker3)
     FDC:D                     0.074          tx_0/ticker_3
    ----------------------------------------
    Total                      4.528ns (1.338ns logic, 3.190ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_4'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.754ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clkdiv_4 rising

  Data Path: reset to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.328   1.803  reset_IBUF (reset_IBUF)
     INV:I->O              7   0.255   0.909  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.459          cnt_0
    ----------------------------------------
    Total                      4.754ns (2.042ns logic, 2.712ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_out'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       tx_0/data_counter_2 (FF)
  Destination Clock: clk_gen/clk_out rising

  Data Path: reset to tx_0/data_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.328   1.803  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          tx_0/current_state_FSM_FFd1
    ----------------------------------------
    Total                      3.590ns (1.787ns logic, 1.803ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_4'
  Total number of paths / destination ports: 98 / 34
-------------------------------------------------------------------------
Offset:              8.433ns (Levels of Logic = 5)
  Source:            aux_count_1 (FF)
  Destination:       tx (PAD)
  Source Clock:      clkdiv_4 falling

  Data Path: aux_count_1 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.485  aux_count_1 (aux_count_1)
     LUT4:I0->O            2   0.254   1.002  Mram_salida61 (Mram_salida6)
     LUT6:I2->O            1   0.254   0.000  tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_3 (tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_3)
     MUXF7:I1->O           1   0.175   0.910  tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_2_f7 (tx_0/data_counter[2]_data_in[7]_Mux_14_o)
     LUT3:I0->O            1   0.235   0.681  tx_0/tx1 (tx_OBUF)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      8.433ns (4.355ns logic, 4.078ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_24'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              6.427ns (Levels of Logic = 3)
  Source:            cntrv_3 (FF)
  Destination:       pwm2 (PAD)
  Source Clock:      clkdiv_24 rising

  Data Path: cntrv_3 to pwm2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  cntrv_3 (cntrv_3)
     LUT3:I0->O            1   0.235   0.682  pwm2_SW0 (N2)
     LUT6:I5->O            1   0.254   0.681  pwm2 (pwm2_OBUF)
     OBUF:I->O                 2.912          pwm2_OBUF (pwm2)
    ----------------------------------------
    Total                      6.427ns (3.926ns logic, 2.501ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clk_out'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              7.032ns (Levels of Logic = 4)
  Source:            tx_0/data_counter_0 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk_gen/clk_out rising

  Data Path: tx_0/data_counter_0 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.340  tx_0/data_counter_0 (tx_0/data_counter_0)
     LUT6:I1->O            1   0.254   0.000  tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_3 (tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_3)
     MUXF7:I1->O           1   0.175   0.910  tx_0/Mmux_data_counter[2]_data_in[7]_Mux_14_o_2_f7 (tx_0/data_counter[2]_data_in[7]_Mux_14_o)
     LUT3:I0->O            1   0.235   0.681  tx_0/tx1 (tx_OBUF)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      7.032ns (4.101ns logic, 2.931ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_gen/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_out|    4.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_24      |    3.184|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_24      |         |         |    5.525|         |
clkdiv_4       |    5.026|         |    5.477|         |
reset          |         |    2.841|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    2.491|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.85 secs
 
--> 

Total memory usage is 277760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    5 (   0 filtered)

