{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.95,
          "width": 0.9
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": true,
        "allow_microvias": true,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.0,
        "min_hole_clearance": 0.0,
        "min_hole_to_hole": 0.0,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.39999999999999997,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [
        0.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "core.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDRBUS1",
        "nets": [
          "/Storage and RAM/DM0",
          "/Storage and RAM/DQ0",
          "/Storage and RAM/DQ1",
          "/Storage and RAM/DQ2",
          "/Storage and RAM/DQ3",
          "/Storage and RAM/DQ4",
          "/Storage and RAM/DQ5",
          "/Storage and RAM/DQ6",
          "/Storage and RAM/DQ7",
          "/Storage and RAM/DQS0N",
          "/Storage and RAM/DQS0P"
        ],
        "pcb_color": "rgb(251, 255, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.3,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDRBUS2",
        "nets": [
          "/Storage and RAM/DM1",
          "/Storage and RAM/DQ10",
          "/Storage and RAM/DQ11",
          "/Storage and RAM/DQ12",
          "/Storage and RAM/DQ13",
          "/Storage and RAM/DQ14",
          "/Storage and RAM/DQ15",
          "/Storage and RAM/DQ8",
          "/Storage and RAM/DQ9",
          "/Storage and RAM/DQS1N",
          "/Storage and RAM/DQS1P"
        ],
        "pcb_color": "rgb(255, 0, 121)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDRBUS3",
        "nets": [
          "/Storage and RAM/DM2",
          "/Storage and RAM/DQ16",
          "/Storage and RAM/DQ17",
          "/Storage and RAM/DQ18",
          "/Storage and RAM/DQ19",
          "/Storage and RAM/DQ20",
          "/Storage and RAM/DQ21",
          "/Storage and RAM/DQ22",
          "/Storage and RAM/DQ23",
          "/Storage and RAM/DQS2N",
          "/Storage and RAM/DQS2P"
        ],
        "pcb_color": "rgb(0, 184, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDRBUS4",
        "nets": [
          "/Storage and RAM/DM3",
          "/Storage and RAM/DQ24",
          "/Storage and RAM/DQ25",
          "/Storage and RAM/DQ26",
          "/Storage and RAM/DQ27",
          "/Storage and RAM/DQ28",
          "/Storage and RAM/DQ29",
          "/Storage and RAM/DQ30",
          "/Storage and RAM/DQ31",
          "/Storage and RAM/DQS3N",
          "/Storage and RAM/DQS3P"
        ],
        "pcb_color": "rgb(188, 7, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_A",
        "nets": [
          "/Storage and RAM/A0",
          "/Storage and RAM/A1",
          "/Storage and RAM/A2",
          "/Storage and RAM/A3",
          "/Storage and RAM/A4",
          "/Storage and RAM/A5",
          "/Storage and RAM/A6",
          "/Storage and RAM/A7",
          "/Storage and RAM/A8",
          "/Storage and RAM/A9"
        ],
        "pcb_color": "rgb(13, 255, 149)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.3,
        "via_drill": 2.0,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_CMD",
        "nets": [
          "/Storage and RAM/CKE",
          "/Storage and RAM/CLKN",
          "/Storage and RAM/CLKP",
          "/Storage and RAM/CS0",
          "/Storage and RAM/CS1",
          "/Storage and RAM/ODT",
          "/Storage and RAM/ZQ"
        ],
        "pcb_color": "rgb(166, 103, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "EMMC",
        "nets": [
          "/Storage and RAM/MMC_CLK",
          "/Storage and RAM/MMC_CMD",
          "/Storage and RAM/MMC_D0",
          "/Storage and RAM/MMC_D1",
          "/Storage and RAM/MMC_D2",
          "/Storage and RAM/MMC_D3",
          "/Storage and RAM/MMC_D4",
          "/Storage and RAM/MMC_D5",
          "/Storage and RAM/MMC_D6",
          "/Storage and RAM/MMC_D7",
          "/Storage and RAM/MMC_RST"
        ],
        "pcb_color": "rgb(255, 168, 10)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.0,
        "diff_pair_gap": 0.0,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "GND",
        "nets": [
          "GND"
        ],
        "pcb_color": "rgb(35, 55, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 0
    },
    "net_colors": {
      "BC_VCC3V3_SYS": "rgb(184, 255, 106)",
      "BC_VCC5V0_SYS": "rgb(116, 255, 137)",
      "BC_VDD_ARM": "rgb(118, 179, 104)",
      "BC_VDD_DDR": "rgb(163, 189, 65)",
      "BC_VDD_LOGIC": "rgb(21, 131, 30)",
      "BC_VDD_NPU": "rgb(4, 169, 7)",
      "BC_VDD_VEPU": "rgb(0, 255, 64)"
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 36.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "",
    "ngspice": {
      "meta": {
        "version": 0
      },
      "model_mode": 0
    },
    "page_layout_descr_file": "",
    "plot_directory": "pdf/",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "6c118876-d3ac-416c-9a7f-fc7533e7cb32",
      ""
    ],
    [
      "6c118876-d3ac-416c-9a7f-fc7533e7cb32",
      "Power Supply and Management"
    ],
    [
      "1deeb60b-7b1a-4a56-989c-db4352e30d81",
      "Storage and RAM"
    ],
    [
      "bdbcefbb-2a6a-4c95-8565-c279c763c251",
      "Core IO"
    ],
    [
      "a74c9d3b-864a-43d5-bde6-cbf00bb39165",
      "Bootstrap and Clocks"
    ],
    [
      "e25c5f3e-57b5-4d7a-a8af-98b1826cae36",
      "Audio"
    ],
    [
      "2b4337a7-31ba-4b62-90e4-5bec465ff16f",
      "more power supplys"
    ]
  ],
  "text_variables": {}
}
