// Seed: 518260626
module module_0 (
    id_1
);
  output wire id_1;
  initial
    @(id_2) begin
      id_2 = 1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  or (id_2, id_1, id_3, id_9, id_4, id_7, id_6);
  module_0(
      id_2
  );
  wire id_12;
endmodule
