{
    "code": "module TopModule (\n    input logic clk,            // Clock signal (1-bit input, rising edge-triggered)\n    input logic areset,        // Asynchronous reset (1-bit input, active high)\n    input logic in,            // Input signal (1-bit input, unsigned)\n    output logic out           // Output signal (1-bit output, unsigned)\n);\n\n    logic current_state; // State variable\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            out <= 1'b1;           // Reset to state B\n            current_state <= 1'b1; // State B\n        end else begin\n            case (current_state)\n                1'b1: begin // State B\n                    if (in) begin\n                        out <= 1'b1; // Remain in State B\n                    end else begin\n                        out <= 1'b0; // Transition to State A\n                        current_state <= 1'b0; // State A\n                    end\n                end\n                1'b0: begin // State A\n                    if (in) begin\n                        out <= 1'b0; // Remain in State A\n                    end else begin\n                        out <= 1'b1; // Transition to State B\n                        current_state <= 1'b1; // State B\n                    end\n                end\n                default: begin\n                    out <= 1'b0; // Default case\n                    current_state <= 1'b0; // Default state\n                end\n            endcase\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}