# CPU
This project contains a single-cycle CPU and a pipelined CPU modified from the single-cycle one.<br><br>
A Harvard architecture CPU with MIPS instruction set<br><br>
Environment: Altera Quartus 15.0<br><br>
All code (C/Assembly) used to test the CPU is compiled by hand.
