\documentclass[lettersize,journal]{IEEEtran}
\usepackage{amsmath,amsfonts}
\usepackage{algorithmic}
\usepackage{algorithm}
\usepackage{array}
\usepackage[caption=false,font=normalsize,labelfont=sf,textfont=sf]{subfig}
\usepackage{textcomp}
\usepackage{stfloats}
\usepackage{url}
\usepackage{graphicx}
\usepackage{cite}

% 可根据需要添加其他宏包
\usepackage{booktabs}
\usepackage{makecell}
\usepackage{siunitx}
\usepackage{hyperref}
\usepackage{tabularx}

\begin{document}

\title{A Resource-Efficient 1024-Point MSC FFT Using Time-Multiplexed Constant Multiplication}

\author{
    First A. Author,~\IEEEmembership{Member,~IEEE,}
    Second B. Author,~\IEEEmembership{Fellow,~IEEE,}
    and Third C. Author,~\IEEEmembership{Student Member,~IEEE}
}

\markboth{IEEE Transactions ON CIRCUITS AND SYSTEMS---II: EXPRESS BRIEFS,~Vol.~XX, No.~XX, Month~Year}%
{Author \MakeLowercase{\textit{et al.}}: A Resource-Efficient 1024-Point MSC FFT Using Time-Multiplexed Constant Multipliers}


\maketitle

\begin{abstract}
This paper 
\end{abstract}

\begin{IEEEkeywords}
FFT, constant multiplication, time-multiplexing, FPGA, ASIC, low-complexity, signal processing.
\end{IEEEkeywords}

\section{Introduction}
% Introduction content here

\section{Background and Related Work}
% Background and literature review here

\section{Proposed Architecture}
% Detailed description of your MSC FFT architecture

\section{Implementation and Optimization}
% Hardware implementation details, time-multiplexing strategy, etc.

\section{Experimental Results and Comparison}
% 该部分展示实验结果，包括资源利用率、SQNR、吞吐量等指标的比较

To evaluate the efficacy of the proposed 4-parallel 1024-point MSC FFT architecture, we implemented it on a Xilinx Virtex 7 XC7VX330TFFG1157 FPGA platform and compared it against five state-of-the-art designs \cite{Garrido2018,2014ISICGarrido,Glittas2016,Garrido2021,Kaya2024}. We employ the same FFT size, word length(WL) and degree of parallelism for a fair comparison, i.e., $N$ = 1024, $WL$ = 16bit and $P$ = 4. Table~\ref{implementation on fPGA} presents a detailed comparison of hardware resource utilization and performance characteristics between the proposed 4-parallel 1024-point MSC FFT architecture and contemporary designs. The key metrics include the number of slices, LUTs, flip-flops (FFs), DSPs, Block-RAMs, maximum clock frequency ($f_{\text{CLK}}$), throughput(Th.), latency (in cycles and microseconds), signal-to-quantization noise ratio (SQNR), power consumption (P), and normalized power (NP). All architectures listed in the table are implemented on either Virtex-6 (V6) or Virtex-7 (V7) FPGA platforms.

In terms of hardware resources utilization, the proposed MSC architecture achieves competitive area efficiency. It utilizes only 12 DSPs and 4 BRAMs, significantly fewer than those required by previous MDC-based architectures.\cite{Garrido2018,2014ISICGarrido,Glittas2016}. Among recent high-radix FFT designs, the proposed MSC architecture achieves the lowest Slices count, reducing area by 8.5\% compared to the prior MSC implementation \cite{Kaya2024} and by 44\% relative to the CM-based design \cite{Garrido2021}.Although the LUTs count of proposed architecture is comparable to \cite{Kaya2024} , the proposed design reduces flip-flops usage by 17.3\%, indicating that the use of time-multiplexed constant multiplication contributes to a more resource-efficient implementation.

Regarding operating frequency and power efficiency, the proposed implementation operates at 493 MHz, outperforming all MDC-based counterparts \cite{Garrido2018,2014ISICGarrido,Glittas2016} and recent MSC implementation \cite{Kaya2024}. This enables a throughput of 1820 MS/s, surpassing \cite{Kaya2024} by 8.3\%. The latency is measured at 307 clock cycles (0.62 µs), offering a balanced trade-off between pipeline depth and processing speed. In terms of power, the design consumes 1.16 W, slightly higher than \cite{Kaya2024} (0.98 W) but 31\% lower than \cite{Garrido2021} (1.68 W). Critically, the normalized power metric (NP = power per MHz) of proposed design is 2.35 mW/MHz, nearly identical to \cite{Kaya2024} (2.33 mW/MHz), confirming that the optimization using time-multiplexed constant multiplication contributes to low-power operation across frequency scaling.

With respect to numerical accuracy, the SQNR of the proposed MSC FFT (49.46 dB) is comparable to that of \cite{Kaya2024} (50.16 dB), differing by less than 1 dB, yet considerably higher than the 40.30 dB reported in \cite{Garrido2018}. This demonstrates that the time-multiplexed constant multiplication strategy employed in the MSC architecture effectively preserve signal fidelity despite resource reduction.

\begin{table}[h]
\centering
\caption{Comparison of Hardware Resources and Performance for 4-Parallel 1024-Point Pipeliend FFT Implemented on FPGA}
\label{implementation on fPGA}
% 缩小列间距（可选）
\setlength{\tabcolsep}{5pt}
\renewcommand{\arraystretch}{1.5} % 设置行高为默认的1.5倍
% 定义第一列为左对齐、最大宽度 2.2cm（可根据需要调整）
\begin{tabular}{>{\raggedright\arraybackslash}p{1.7cm} c c c c c c}
\toprule
 & \cite{Garrido2018} & \cite{2014ISICGarrido} & \cite{Glittas2016} & \cite{Garrido2021} & \cite{Kaya2024} & Proposed \\
\midrule
Architecture & MDC & MDC & MDC & CM & MSC & MSC \\
Radix & $2^{5}$ & $2^{2}$ & 2 & $2^{5}$ & $2^{5}$ & $2^{5}$\\
WL & 16 & 16 & 16 & 16 & 16 & 16\\
\midrule
Slices & 1420 & 1351 & - & 2631 & 1615 & 1477 \\
LUTs & - & - & 4116 & - & 4682 & 4629 \\
FFs & - & - & 1920 & - & 5910 & 4887 \\
DSPs & 16 & 48 & 72 & 12 & 12 & 12 \\
Block-RAMs & 12 & 12 & 0 & 0 & 4 & 4 \\
\midrule
$f_{\text{CLK}}$ (MHz) & 253 & 227 & 380 & 680 & 420 & 493 \\
Th. (MS/s) & 1012 & 910 & 1520 & 2720 & 1680 & 1820 \\
Latency (cyc.) & 265 & 285 & 767 & 394 & 300 & 307\\
Latency (\si{\micro\second}) & 1.04 & 1.25 & 2.02 & 0.58 & 0.71 &  0.62\\
SQNR (dB) & 40.30 & - & - & - & 50.16 & 49.46 \\
P (W) & - & - & - & 1.68 & 0.98 &  1.16\\
NP ($\frac{\text{mW}}{\text{MHz}}$) & - & - & - & 2.47 & 2.33 &  2.35\\
\bottomrule
\end{tabular}
\end{table} 

\begin{table}[h]
\centering
\caption{Comparison of Resource-Delay Product (RDP) and Power-Delay Product (PDP). PDP = $\text{Power} \cdot \text{T}_{\text{CLK}}$ ($m$W$ \cdot $ns)
, RDP = $\text{Slices} \cdot \text{T}_{\text{CLK}}$ (slices $\cdot$ ns)}
\label{resource_analysis}
% 缩小列间距（可选）
\setlength{\tabcolsep}{3pt} % 减少默认列间距
\renewcommand{\arraystretch}{1.5} % 设置行高为默认的1.5倍
% 根据需要调整每列的宽度以适应半页宽度
\begin{tabular}{
    >{\raggedright\arraybackslash}p{1.6cm}
    *{6}{>{\centering\arraybackslash}m{0.95cm}}
}
\toprule
 & \cite{Garrido2018} & \cite{2014ISICGarrido} & \cite{Glittas2016} & \cite{Garrido2021} & \cite{Kaya2024} & Proposed \\
\midrule
Architecture & MDC & MDC & MDC & CM & MSC & MSC \\
Radix & $2^{5}$ & $2^{2}$ & 2 & $2^{5}$ & $2^{5}$ & $2^{5}$\\
PDP(mW$\cdot$ns) & - & - & - & 2470.61 & 2333.38 & 2352.94 \\
RDP & 5612.69 & 5951.56 & - & 3869.15 & 3845.32 & \textbf{2995.94} \\
\bottomrule
\end{tabular}
\end{table}

\section{Conclusion}
This brief presents a 4-parallel 1024-point MSC FFT architecture optimized by time-multiplexed constant multiplication. Experimental results on a Xilinx Virtex-7 FPGA show that the proposed architecture outperforms several state-of-the-art FFT implementations in terms of resources efficiency, operating frequency, power consumption, and accuracy. The use of time-multiplexed constant multiplication proves to be an effective strategy for resource-efficient FFT implementations.

% 参考文献（使用 BibTeX）
\bibliographystyle{IEEEtran}
\bibliography{references}  % 假设你的 .bib 文件名为 references.bib

% 如需附录，取消注释以下部分
%\appendices
%\section{Proof of Theorem 1}
%Appendix content here.

% 如需作者简介（带照片）
%\begin{IEEEbiography}[{\includegraphics[width=1in,height=1.25in,clip,keepaspectratio]{photo}}]{Author Name}
%Biography text.
%\end{IEEEbiography}

% 如需作者简介（无照片）
%\begin{IEEEbiographynophoto}{Author Name}
%Biography text.
%\end{IEEEbiographynophoto}

\end{document}