#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 16 16:46:26 2024
# Process ID: 8216
# Current directory: C:/Users/giaco/projects/Reti Logiche/credibility/credibility.runs/synth_1
# Command line: vivado.exe -log test_bench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_bench.tcl
# Log file: C:/Users/giaco/projects/Reti Logiche/credibility/credibility.runs/synth_1/test_bench.vds
# Journal file: C:/Users/giaco/projects/Reti Logiche/credibility/credibility.runs/synth_1\vivado.jou
# Running On: giacomo, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 8, Host memory: 17104 MB
#-----------------------------------------------------------
source test_bench.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 460.051 ; gain = 185.105
Command: read_checkpoint -auto_incremental -incremental {C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/utils_1/imports/synth_1/credibility.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/utils_1/imports/synth_1/credibility.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_bench -part xc7a200tfbv484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21152
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 910.207 ; gain = 439.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_bench' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:39]
INFO: [Synth 8-3491] module 'CredibilityT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:34' bound to instance 'cred' of component 'credibilityT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:54]
INFO: [Synth 8-638] synthesizing module 'CredibilityT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:38]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:34' bound to instance 't0' of component 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopT' (0#1) [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:38]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:34' bound to instance 't1' of component 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:58]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:34' bound to instance 't2' of component 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:59]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:34' bound to instance 't3' of component 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:60]
INFO: [Synth 8-3491] module 'FlipFlopT' declared at 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/FlipFlopT.vhd:34' bound to instance 't4' of component 'FlipFlopT' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:61]
WARNING: [Synth 8-614] signal 'word' is read in the process but is not in the sensitivity list [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:76]
WARNING: [Synth 8-614] signal 'minus' is read in the process but is not in the sensitivity list [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'CredibilityT' (0#1) [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:38]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:65]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:68]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:65]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:68]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:65]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:68]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:65]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'test_bench' (0#1) [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/test_bench.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.406 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.406 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.406 ; gain = 548.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbv484-1
WARNING: [Synth 8-327] inferring latch for variable 'togg_reg' [C:/Users/giaco/projects/Reti Logiche/credibility/credibility.srcs/sources_1/new/CredibilityT.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.406 ; gain = 548.684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (cred/togg_reg[4]) is unused and will be removed from module test_bench.
WARNING: [Synth 8-3332] Sequential element (cred/togg_reg[3]) is unused and will be removed from module test_bench.
WARNING: [Synth 8-3332] Sequential element (cred/togg_reg[2]) is unused and will be removed from module test_bench.
WARNING: [Synth 8-3332] Sequential element (cred/togg_reg[1]) is unused and will be removed from module test_bench.
WARNING: [Synth 8-3332] Sequential element (cred/togg_reg[0]) is unused and will be removed from module test_bench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1244.680 ; gain = 773.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1244.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1358.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 72a1f259
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1358.859 ; gain = 894.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/giaco/projects/Reti Logiche/credibility/credibility.runs/synth_1/test_bench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_bench_utilization_synth.rpt -pb test_bench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 16:47:02 2024...
