<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_agereg.h source code [netbsd/sys/dev/pci/if_agereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="age_chain_data,age_ring_data,age_rxdesc,age_softc,age_stats,age_txdesc,cmb,rx_desc,rx_rdesc,smb,tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_agereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_agereg.h.html'>if_agereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_agereg.h,v 1.3 2009/07/28 21:03:46 cegger Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_agereg.h,v 1.1 2009/01/16 05:00:34 kevlo Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2008, Pyun YongHyeon &lt;yongari@FreeBSD.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice unmodified, this list of conditions, and the following</i></td></tr>
<tr><th id="13">13</th><td><i> *    disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="19">19</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="20">20</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="21">21</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="22">22</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="23">23</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="24">24</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="25">25</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> * $FreeBSD: src/sys/dev/age/if_agereg.h,v 1.1 2008/05/19 01:39:59 yongari Exp $</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span>	<span class="macro" data-ref="_M/_IF_AGEREG_H">_IF_AGEREG_H</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_IF_AGEREG_H" data-ref="_M/_IF_AGEREG_H">_IF_AGEREG_H</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AGE_PCIR_BAR" data-ref="_M/AGE_PCIR_BAR">AGE_PCIR_BAR</dfn>			0x10</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AGE_VPD_REG_CONF_START" data-ref="_M/AGE_VPD_REG_CONF_START">AGE_VPD_REG_CONF_START</dfn>		0x0100</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AGE_VPD_REG_CONF_END" data-ref="_M/AGE_VPD_REG_CONF_END">AGE_VPD_REG_CONF_END</dfn>		0x01FF</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AGE_VPD_REG_CONF_SIG" data-ref="_M/AGE_VPD_REG_CONF_SIG">AGE_VPD_REG_CONF_SIG</dfn>		0x5A</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_CTRL" data-ref="_M/AGE_SPI_CTRL">AGE_SPI_CTRL</dfn>			0x200</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/SPI_STAT_NOT_READY" data-ref="_M/SPI_STAT_NOT_READY">SPI_STAT_NOT_READY</dfn>		0x00000001</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SPI_STAT_WR_ENB" data-ref="_M/SPI_STAT_WR_ENB">SPI_STAT_WR_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/SPI_STAT_WRP_ENB" data-ref="_M/SPI_STAT_WRP_ENB">SPI_STAT_WRP_ENB</dfn>		0x00000080</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SPI_INST_MASK" data-ref="_M/SPI_INST_MASK">SPI_INST_MASK</dfn>			0x000000FF</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/SPI_START" data-ref="_M/SPI_START">SPI_START</dfn>			0x00000100</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SPI_INST_START" data-ref="_M/SPI_INST_START">SPI_INST_START</dfn>			0x00000800</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SPI_VPD_ENB" data-ref="_M/SPI_VPD_ENB">SPI_VPD_ENB</dfn>			0x00002000</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/SPI_LOADER_START" data-ref="_M/SPI_LOADER_START">SPI_LOADER_START</dfn>		0x00008000</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_HI_MASK" data-ref="_M/SPI_CS_HI_MASK">SPI_CS_HI_MASK</dfn>			0x00030000</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_HOLD_MASK" data-ref="_M/SPI_CS_HOLD_MASK">SPI_CS_HOLD_MASK</dfn>		0x000C0000</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/SPI_CLK_LO_MASK" data-ref="_M/SPI_CLK_LO_MASK">SPI_CLK_LO_MASK</dfn>			0x00300000</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SPI_CLK_HI_MASK" data-ref="_M/SPI_CLK_HI_MASK">SPI_CLK_HI_MASK</dfn>			0x00C00000</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_SETUP_MASK" data-ref="_M/SPI_CS_SETUP_MASK">SPI_CS_SETUP_MASK</dfn>		0x03000000</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/SPI_EPROM_PG_MASK" data-ref="_M/SPI_EPROM_PG_MASK">SPI_EPROM_PG_MASK</dfn>		0x0C000000</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/SPI_INST_SHIFT" data-ref="_M/SPI_INST_SHIFT">SPI_INST_SHIFT</dfn>			8</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_HI_SHIFT" data-ref="_M/SPI_CS_HI_SHIFT">SPI_CS_HI_SHIFT</dfn>			16</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_HOLD_SHIFT" data-ref="_M/SPI_CS_HOLD_SHIFT">SPI_CS_HOLD_SHIFT</dfn>		18</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SPI_CLK_LO_SHIFT" data-ref="_M/SPI_CLK_LO_SHIFT">SPI_CLK_LO_SHIFT</dfn>		20</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/SPI_CLK_HI_SHIFT" data-ref="_M/SPI_CLK_HI_SHIFT">SPI_CLK_HI_SHIFT</dfn>		22</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_SETUP_SHIFT" data-ref="_M/SPI_CS_SETUP_SHIFT">SPI_CS_SETUP_SHIFT</dfn>		24</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/SPI_EPROM_PG_SHIFT" data-ref="_M/SPI_EPROM_PG_SHIFT">SPI_EPROM_PG_SHIFT</dfn>		26</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/SPI_WAIT_READY" data-ref="_M/SPI_WAIT_READY">SPI_WAIT_READY</dfn>			0x10000000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_ADDR" data-ref="_M/AGE_SPI_ADDR">AGE_SPI_ADDR</dfn>			0x204	/* 16bits */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_DATA" data-ref="_M/AGE_SPI_DATA">AGE_SPI_DATA</dfn>			0x208</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_CONFIG" data-ref="_M/AGE_SPI_CONFIG">AGE_SPI_CONFIG</dfn>			0x20C</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_PROGRAM" data-ref="_M/AGE_SPI_OP_PROGRAM">AGE_SPI_OP_PROGRAM</dfn>		0x210	/* 8bits */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_SC_ERASE" data-ref="_M/AGE_SPI_OP_SC_ERASE">AGE_SPI_OP_SC_ERASE</dfn>		0x211	/* 8bits */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_CHIP_ERASE" data-ref="_M/AGE_SPI_OP_CHIP_ERASE">AGE_SPI_OP_CHIP_ERASE</dfn>		0x212	/* 8bits */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_RDID" data-ref="_M/AGE_SPI_OP_RDID">AGE_SPI_OP_RDID</dfn>			0x213	/* 8bits */</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_WREN" data-ref="_M/AGE_SPI_OP_WREN">AGE_SPI_OP_WREN</dfn>			0x214	/* 8bits */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_RDSR" data-ref="_M/AGE_SPI_OP_RDSR">AGE_SPI_OP_RDSR</dfn>			0x215	/* 8bits */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_WRSR" data-ref="_M/AGE_SPI_OP_WRSR">AGE_SPI_OP_WRSR</dfn>			0x216	/* 8bits */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AGE_SPI_OP_READ" data-ref="_M/AGE_SPI_OP_READ">AGE_SPI_OP_READ</dfn>			0x217	/* 8bits */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AGE_TWSI_CTRL" data-ref="_M/AGE_TWSI_CTRL">AGE_TWSI_CTRL</dfn>			0x218</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CTRL_SW_LD_START" data-ref="_M/TWSI_CTRL_SW_LD_START">TWSI_CTRL_SW_LD_START</dfn>		0x00000800</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CTRL_HW_LD_START" data-ref="_M/TWSI_CTRL_HW_LD_START">TWSI_CTRL_HW_LD_START</dfn>		0x00001000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CTRL_LD_EXIST" data-ref="_M/TWSI_CTRL_LD_EXIST">TWSI_CTRL_LD_EXIST</dfn>		0x00400000</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AGE_DEV_MISC_CTRL" data-ref="_M/AGE_DEV_MISC_CTRL">AGE_DEV_MISC_CTRL</dfn>		0x21C</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AGE_MASTER_CFG" data-ref="_M/AGE_MASTER_CFG">AGE_MASTER_CFG</dfn>			0x1400</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/MASTER_RESET" data-ref="_M/MASTER_RESET">MASTER_RESET</dfn>			0x00000001</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/MASTER_MTIMER_ENB" data-ref="_M/MASTER_MTIMER_ENB">MASTER_MTIMER_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/MASTER_ITIMER_ENB" data-ref="_M/MASTER_ITIMER_ENB">MASTER_ITIMER_ENB</dfn>		0x00000004</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/MASTER_MANUAL_INT_ENB" data-ref="_M/MASTER_MANUAL_INT_ENB">MASTER_MANUAL_INT_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_REV_MASK" data-ref="_M/MASTER_CHIP_REV_MASK">MASTER_CHIP_REV_MASK</dfn>		0x00FF0000</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_ID_MASK" data-ref="_M/MASTER_CHIP_ID_MASK">MASTER_CHIP_ID_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_REV_SHIFT" data-ref="_M/MASTER_CHIP_REV_SHIFT">MASTER_CHIP_REV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_ID_SHIFT" data-ref="_M/MASTER_CHIP_ID_SHIFT">MASTER_CHIP_ID_SHIFT</dfn>		24</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* Number of ticks per usec for L1. */</i></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AGE_TICK_USECS" data-ref="_M/AGE_TICK_USECS">AGE_TICK_USECS</dfn>			2</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AGE_USECS" data-ref="_M/AGE_USECS">AGE_USECS</dfn>(x)			((x) / AGE_TICK_USECS)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AGE_MANUAL_TIMER" data-ref="_M/AGE_MANUAL_TIMER">AGE_MANUAL_TIMER</dfn>		0x1404</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AGE_IM_TIMER" data-ref="_M/AGE_IM_TIMER">AGE_IM_TIMER</dfn>			0x1408	/* 16bits */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AGE_IM_TIMER_MIN" data-ref="_M/AGE_IM_TIMER_MIN">AGE_IM_TIMER_MIN</dfn>		0</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AGE_IM_TIMER_MAX" data-ref="_M/AGE_IM_TIMER_MAX">AGE_IM_TIMER_MAX</dfn>		130000	/* 130ms */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AGE_IM_TIMER_DEFAULT" data-ref="_M/AGE_IM_TIMER_DEFAULT">AGE_IM_TIMER_DEFAULT</dfn>		100</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AGE_GPHY_CTRL" data-ref="_M/AGE_GPHY_CTRL">AGE_GPHY_CTRL</dfn>			0x140C	/* 16bits */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CTRL_RST" data-ref="_M/GPHY_CTRL_RST">GPHY_CTRL_RST</dfn>			0x0000</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CTRL_CLR" data-ref="_M/GPHY_CTRL_CLR">GPHY_CTRL_CLR</dfn>			0x0001</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AGE_INTR_CLR_TIMER" data-ref="_M/AGE_INTR_CLR_TIMER">AGE_INTR_CLR_TIMER</dfn>		0x140E	/* 16bits */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AGE_IDLE_STATUS" data-ref="_M/AGE_IDLE_STATUS">AGE_IDLE_STATUS</dfn>			0x1410</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_RXMAC" data-ref="_M/IDLE_STATUS_RXMAC">IDLE_STATUS_RXMAC</dfn>		0x00000001</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_TXMAC" data-ref="_M/IDLE_STATUS_TXMAC">IDLE_STATUS_TXMAC</dfn>		0x00000002</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_RXQ" data-ref="_M/IDLE_STATUS_RXQ">IDLE_STATUS_RXQ</dfn>			0x00000004</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_TXQ" data-ref="_M/IDLE_STATUS_TXQ">IDLE_STATUS_TXQ</dfn>			0x00000008</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_DMARD" data-ref="_M/IDLE_STATUS_DMARD">IDLE_STATUS_DMARD</dfn>		0x00000010</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_DMAWR" data-ref="_M/IDLE_STATUS_DMAWR">IDLE_STATUS_DMAWR</dfn>		0x00000020</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_SMB" data-ref="_M/IDLE_STATUS_SMB">IDLE_STATUS_SMB</dfn>			0x00000040</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_CMB" data-ref="_M/IDLE_STATUS_CMB">IDLE_STATUS_CMB</dfn>			0x00000080</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AGE_MDIO" data-ref="_M/AGE_MDIO">AGE_MDIO</dfn>			0x1414</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DATA_MASK" data-ref="_M/MDIO_DATA_MASK">MDIO_DATA_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR_MASK" data-ref="_M/MDIO_REG_ADDR_MASK">MDIO_REG_ADDR_MASK</dfn>		0x001F0000</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_READ" data-ref="_M/MDIO_OP_READ">MDIO_OP_READ</dfn>			0x00200000</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_WRITE" data-ref="_M/MDIO_OP_WRITE">MDIO_OP_WRITE</dfn>			0x00000000</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/MDIO_SUP_PREAMBLE" data-ref="_M/MDIO_SUP_PREAMBLE">MDIO_SUP_PREAMBLE</dfn>		0x00400000</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_EXECUTE" data-ref="_M/MDIO_OP_EXECUTE">MDIO_OP_EXECUTE</dfn>			0x00800000</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_4" data-ref="_M/MDIO_CLK_25_4">MDIO_CLK_25_4</dfn>			0x00000000</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_6" data-ref="_M/MDIO_CLK_25_6">MDIO_CLK_25_6</dfn>			0x02000000</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_8" data-ref="_M/MDIO_CLK_25_8">MDIO_CLK_25_8</dfn>			0x03000000</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_10" data-ref="_M/MDIO_CLK_25_10">MDIO_CLK_25_10</dfn>			0x04000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_14" data-ref="_M/MDIO_CLK_25_14">MDIO_CLK_25_14</dfn>			0x05000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_20" data-ref="_M/MDIO_CLK_25_20">MDIO_CLK_25_20</dfn>			0x06000000</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_28" data-ref="_M/MDIO_CLK_25_28">MDIO_CLK_25_28</dfn>			0x07000000</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_BUSY" data-ref="_M/MDIO_OP_BUSY">MDIO_OP_BUSY</dfn>			0x08000000</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DATA_SHIFT" data-ref="_M/MDIO_DATA_SHIFT">MDIO_DATA_SHIFT</dfn>			0</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR_SHIFT" data-ref="_M/MDIO_REG_ADDR_SHIFT">MDIO_REG_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR" data-ref="_M/MDIO_REG_ADDR">MDIO_REG_ADDR</dfn>(x)	\</u></td></tr>
<tr><th id="151">151</th><td><u>	(((x) &lt;&lt; MDIO_REG_ADDR_SHIFT) &amp; MDIO_REG_ADDR_MASK)</u></td></tr>
<tr><th id="152">152</th><td><i>/* Default PHY address. */</i></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AGE_PHY_ADDR" data-ref="_M/AGE_PHY_ADDR">AGE_PHY_ADDR</dfn>			0</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AGE_PHY_STATUS" data-ref="_M/AGE_PHY_STATUS">AGE_PHY_STATUS</dfn>			0x1418</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AGE_BIST0" data-ref="_M/AGE_BIST0">AGE_BIST0</dfn>			0x141C</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/BIST0_ENB" data-ref="_M/BIST0_ENB">BIST0_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/BIST0_SRAM_FAIL" data-ref="_M/BIST0_SRAM_FAIL">BIST0_SRAM_FAIL</dfn>			0x00000002</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/BIST0_FUSE_FLAG" data-ref="_M/BIST0_FUSE_FLAG">BIST0_FUSE_FLAG</dfn>			0x00000004</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AGE_BIST1" data-ref="_M/AGE_BIST1">AGE_BIST1</dfn>			0x1420</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/BIST1_ENB" data-ref="_M/BIST1_ENB">BIST1_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/BIST1_SRAM_FAIL" data-ref="_M/BIST1_SRAM_FAIL">BIST1_SRAM_FAIL</dfn>			0x00000002</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/BIST1_FUSE_FLAG" data-ref="_M/BIST1_FUSE_FLAG">BIST1_FUSE_FLAG</dfn>			0x00000004</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AGE_MAC_CFG" data-ref="_M/AGE_MAC_CFG">AGE_MAC_CFG</dfn>			0x1480</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_ENB" data-ref="_M/MAC_CFG_TX_ENB">MAC_CFG_TX_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_ENB" data-ref="_M/MAC_CFG_RX_ENB">MAC_CFG_RX_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_FC" data-ref="_M/MAC_CFG_TX_FC">MAC_CFG_TX_FC</dfn>			0x00000004</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_FC" data-ref="_M/MAC_CFG_RX_FC">MAC_CFG_RX_FC</dfn>			0x00000008</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_LOOP" data-ref="_M/MAC_CFG_LOOP">MAC_CFG_LOOP</dfn>			0x00000010</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_FULL_DUPLEX" data-ref="_M/MAC_CFG_FULL_DUPLEX">MAC_CFG_FULL_DUPLEX</dfn>		0x00000020</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_CRC_ENB" data-ref="_M/MAC_CFG_TX_CRC_ENB">MAC_CFG_TX_CRC_ENB</dfn>		0x00000040</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_AUTO_PAD" data-ref="_M/MAC_CFG_TX_AUTO_PAD">MAC_CFG_TX_AUTO_PAD</dfn>		0x00000080</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_LENCHK" data-ref="_M/MAC_CFG_TX_LENCHK">MAC_CFG_TX_LENCHK</dfn>		0x00000100</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_JUMBO_ENB" data-ref="_M/MAC_CFG_RX_JUMBO_ENB">MAC_CFG_RX_JUMBO_ENB</dfn>		0x00000200</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_MASK" data-ref="_M/MAC_CFG_PREAMBLE_MASK">MAC_CFG_PREAMBLE_MASK</dfn>		0x00003C00</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_VLAN_TAG_STRIP" data-ref="_M/MAC_CFG_VLAN_TAG_STRIP">MAC_CFG_VLAN_TAG_STRIP</dfn>		0x00004000</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PROMISC" data-ref="_M/MAC_CFG_PROMISC">MAC_CFG_PROMISC</dfn>			0x00008000</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_PAUSE" data-ref="_M/MAC_CFG_TX_PAUSE">MAC_CFG_TX_PAUSE</dfn>		0x00010000</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SCNT" data-ref="_M/MAC_CFG_SCNT">MAC_CFG_SCNT</dfn>			0x00020000</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SYNC_RST_TX" data-ref="_M/MAC_CFG_SYNC_RST_TX">MAC_CFG_SYNC_RST_TX</dfn>		0x00040000</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_MASK" data-ref="_M/MAC_CFG_SPEED_MASK">MAC_CFG_SPEED_MASK</dfn>		0x00300000</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_10_100" data-ref="_M/MAC_CFG_SPEED_10_100">MAC_CFG_SPEED_10_100</dfn>		0x00100000</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_1000" data-ref="_M/MAC_CFG_SPEED_1000">MAC_CFG_SPEED_1000</dfn>		0x00200000</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_DBG_TX_BACKOFF" data-ref="_M/MAC_CFG_DBG_TX_BACKOFF">MAC_CFG_DBG_TX_BACKOFF</dfn>		0x00400000</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_JUMBO_ENB" data-ref="_M/MAC_CFG_TX_JUMBO_ENB">MAC_CFG_TX_JUMBO_ENB</dfn>		0x00800000</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RXCSUM_ENB" data-ref="_M/MAC_CFG_RXCSUM_ENB">MAC_CFG_RXCSUM_ENB</dfn>		0x01000000</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_ALLMULTI" data-ref="_M/MAC_CFG_ALLMULTI">MAC_CFG_ALLMULTI</dfn>		0x02000000</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_BCAST" data-ref="_M/MAC_CFG_BCAST">MAC_CFG_BCAST</dfn>			0x04000000</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_DBG" data-ref="_M/MAC_CFG_DBG">MAC_CFG_DBG</dfn>			0x08000000</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_SHIFT" data-ref="_M/MAC_CFG_PREAMBLE_SHIFT">MAC_CFG_PREAMBLE_SHIFT</dfn>		10</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_DEFAULT" data-ref="_M/MAC_CFG_PREAMBLE_DEFAULT">MAC_CFG_PREAMBLE_DEFAULT</dfn>	7</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AGE_IPG_IFG_CFG" data-ref="_M/AGE_IPG_IFG_CFG">AGE_IPG_IFG_CFG</dfn>			0x1484</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_MASK" data-ref="_M/IPG_IFG_IPGT_MASK">IPG_IFG_IPGT_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_MASK" data-ref="_M/IPG_IFG_MIFG_MASK">IPG_IFG_MIFG_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_MASK" data-ref="_M/IPG_IFG_IPG1_MASK">IPG_IFG_IPG1_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_MASK" data-ref="_M/IPG_IFG_IPG2_MASK">IPG_IFG_IPG2_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_SHIFT" data-ref="_M/IPG_IFG_IPGT_SHIFT">IPG_IFG_IPGT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_DEFAULT" data-ref="_M/IPG_IFG_IPGT_DEFAULT">IPG_IFG_IPGT_DEFAULT</dfn>		0x60</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_SHIFT" data-ref="_M/IPG_IFG_MIFG_SHIFT">IPG_IFG_MIFG_SHIFT</dfn>		8</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_DEFAULT" data-ref="_M/IPG_IFG_MIFG_DEFAULT">IPG_IFG_MIFG_DEFAULT</dfn>		0x50</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_SHIFT" data-ref="_M/IPG_IFG_IPG1_SHIFT">IPG_IFG_IPG1_SHIFT</dfn>		16</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_DEFAULT" data-ref="_M/IPG_IFG_IPG1_DEFAULT">IPG_IFG_IPG1_DEFAULT</dfn>		0x40</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_SHIFT" data-ref="_M/IPG_IFG_IPG2_SHIFT">IPG_IFG_IPG2_SHIFT</dfn>		24</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_DEFAULT" data-ref="_M/IPG_IFG_IPG2_DEFAULT">IPG_IFG_IPG2_DEFAULT</dfn>		0x60</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* station address */</i></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AGE_PAR0" data-ref="_M/AGE_PAR0">AGE_PAR0</dfn>			0x1488</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AGE_PAR1" data-ref="_M/AGE_PAR1">AGE_PAR1</dfn>			0x148C</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* 64bit multicast hash register. */</i></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AGE_MAR0" data-ref="_M/AGE_MAR0">AGE_MAR0</dfn>			0x1490</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/AGE_MAR1" data-ref="_M/AGE_MAR1">AGE_MAR1</dfn>			0x1494</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* half-duplex parameter configuration. */</i></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/AGE_HDPX_CFG" data-ref="_M/AGE_HDPX_CFG">AGE_HDPX_CFG</dfn>			0x1498</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_MASK" data-ref="_M/HDPX_CFG_LCOL_MASK">HDPX_CFG_LCOL_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_MASK" data-ref="_M/HDPX_CFG_RETRY_MASK">HDPX_CFG_RETRY_MASK</dfn>		0x0000F000</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_EXC_DEF_EN" data-ref="_M/HDPX_CFG_EXC_DEF_EN">HDPX_CFG_EXC_DEF_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_NO_BACK_C" data-ref="_M/HDPX_CFG_NO_BACK_C">HDPX_CFG_NO_BACK_C</dfn>		0x00020000</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_NO_BACK_P" data-ref="_M/HDPX_CFG_NO_BACK_P">HDPX_CFG_NO_BACK_P</dfn>		0x00040000</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBE" data-ref="_M/HDPX_CFG_ABEBE">HDPX_CFG_ABEBE</dfn>			0x00080000</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_MASK" data-ref="_M/HDPX_CFG_ABEBT_MASK">HDPX_CFG_ABEBT_MASK</dfn>		0x00F00000</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_MASK" data-ref="_M/HDPX_CFG_JAMIPG_MASK">HDPX_CFG_JAMIPG_MASK</dfn>		0x0F000000</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_SHIFT" data-ref="_M/HDPX_CFG_LCOL_SHIFT">HDPX_CFG_LCOL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_DEFAULT" data-ref="_M/HDPX_CFG_LCOL_DEFAULT">HDPX_CFG_LCOL_DEFAULT</dfn>		0x37</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_SHIFT" data-ref="_M/HDPX_CFG_RETRY_SHIFT">HDPX_CFG_RETRY_SHIFT</dfn>		12</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_DEFAULT" data-ref="_M/HDPX_CFG_RETRY_DEFAULT">HDPX_CFG_RETRY_DEFAULT</dfn>		0x0F</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_SHIFT" data-ref="_M/HDPX_CFG_ABEBT_SHIFT">HDPX_CFG_ABEBT_SHIFT</dfn>		20</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_DEFAULT" data-ref="_M/HDPX_CFG_ABEBT_DEFAULT">HDPX_CFG_ABEBT_DEFAULT</dfn>		0x0A</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_SHIFT" data-ref="_M/HDPX_CFG_JAMIPG_SHIFT">HDPX_CFG_JAMIPG_SHIFT</dfn>		24</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_DEFAULT" data-ref="_M/HDPX_CFG_JAMIPG_DEFAULT">HDPX_CFG_JAMIPG_DEFAULT</dfn>		0x07</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/AGE_FRAME_SIZE" data-ref="_M/AGE_FRAME_SIZE">AGE_FRAME_SIZE</dfn>			0x149C</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AGE_WOL_CFG" data-ref="_M/AGE_WOL_CFG">AGE_WOL_CFG</dfn>			0x14A0</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN" data-ref="_M/WOL_CFG_PATTERN">WOL_CFG_PATTERN</dfn>			0x00000001</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN_ENB" data-ref="_M/WOL_CFG_PATTERN_ENB">WOL_CFG_PATTERN_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC" data-ref="_M/WOL_CFG_MAGIC">WOL_CFG_MAGIC</dfn>			0x00000004</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC_ENB" data-ref="_M/WOL_CFG_MAGIC_ENB">WOL_CFG_MAGIC_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG" data-ref="_M/WOL_CFG_LINK_CHG">WOL_CFG_LINK_CHG</dfn>		0x00000010</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG_ENB" data-ref="_M/WOL_CFG_LINK_CHG_ENB">WOL_CFG_LINK_CHG_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN_DET" data-ref="_M/WOL_CFG_PATTERN_DET">WOL_CFG_PATTERN_DET</dfn>		0x00000100</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC_DET" data-ref="_M/WOL_CFG_MAGIC_DET">WOL_CFG_MAGIC_DET</dfn>		0x00000200</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG_DET" data-ref="_M/WOL_CFG_LINK_CHG_DET">WOL_CFG_LINK_CHG_DET</dfn>		0x00000400</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_CLK_SWITCH_ENB" data-ref="_M/WOL_CFG_CLK_SWITCH_ENB">WOL_CFG_CLK_SWITCH_ENB</dfn>		0x00008000</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN0" data-ref="_M/WOL_CFG_PATTERN0">WOL_CFG_PATTERN0</dfn>		0x00010000</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN1" data-ref="_M/WOL_CFG_PATTERN1">WOL_CFG_PATTERN1</dfn>		0x00020000</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN2" data-ref="_M/WOL_CFG_PATTERN2">WOL_CFG_PATTERN2</dfn>		0x00040000</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN3" data-ref="_M/WOL_CFG_PATTERN3">WOL_CFG_PATTERN3</dfn>		0x00080000</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN4" data-ref="_M/WOL_CFG_PATTERN4">WOL_CFG_PATTERN4</dfn>		0x00100000</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN5" data-ref="_M/WOL_CFG_PATTERN5">WOL_CFG_PATTERN5</dfn>		0x00200000</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN6" data-ref="_M/WOL_CFG_PATTERN6">WOL_CFG_PATTERN6</dfn>		0x00400000</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* WOL pattern length. */</i></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AGE_PATTERN_CFG0" data-ref="_M/AGE_PATTERN_CFG0">AGE_PATTERN_CFG0</dfn>		0x14A4</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_0_LEN_MASK" data-ref="_M/PATTERN_CFG_0_LEN_MASK">PATTERN_CFG_0_LEN_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_1_LEN_MASK" data-ref="_M/PATTERN_CFG_1_LEN_MASK">PATTERN_CFG_1_LEN_MASK</dfn>		0x00007F00</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_2_LEN_MASK" data-ref="_M/PATTERN_CFG_2_LEN_MASK">PATTERN_CFG_2_LEN_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_3_LEN_MASK" data-ref="_M/PATTERN_CFG_3_LEN_MASK">PATTERN_CFG_3_LEN_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/AGE_PATTERN_CFG1" data-ref="_M/AGE_PATTERN_CFG1">AGE_PATTERN_CFG1</dfn>		0x14A8</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_4_LEN_MASK" data-ref="_M/PATTERN_CFG_4_LEN_MASK">PATTERN_CFG_4_LEN_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_5_LEN_MASK" data-ref="_M/PATTERN_CFG_5_LEN_MASK">PATTERN_CFG_5_LEN_MASK</dfn>		0x00007F00</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_6_LEN_MASK" data-ref="_M/PATTERN_CFG_6_LEN_MASK">PATTERN_CFG_6_LEN_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RD_ADDR" data-ref="_M/AGE_SRAM_RD_ADDR">AGE_SRAM_RD_ADDR</dfn>		0x1500</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RD_LEN" data-ref="_M/AGE_SRAM_RD_LEN">AGE_SRAM_RD_LEN</dfn>			0x1504</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RRD_ADDR" data-ref="_M/AGE_SRAM_RRD_ADDR">AGE_SRAM_RRD_ADDR</dfn>		0x1508</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RRD_LEN" data-ref="_M/AGE_SRAM_RRD_LEN">AGE_SRAM_RRD_LEN</dfn>		0x150C</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TPD_ADDR" data-ref="_M/AGE_SRAM_TPD_ADDR">AGE_SRAM_TPD_ADDR</dfn>		0x1510</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TPD_LEN" data-ref="_M/AGE_SRAM_TPD_LEN">AGE_SRAM_TPD_LEN</dfn>		0x1514</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TRD_ADDR" data-ref="_M/AGE_SRAM_TRD_ADDR">AGE_SRAM_TRD_ADDR</dfn>		0x1518</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TRD_LEN" data-ref="_M/AGE_SRAM_TRD_LEN">AGE_SRAM_TRD_LEN</dfn>		0x151C</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RX_FIFO_ADDR" data-ref="_M/AGE_SRAM_RX_FIFO_ADDR">AGE_SRAM_RX_FIFO_ADDR</dfn>		0x1520</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_RX_FIFO_LEN" data-ref="_M/AGE_SRAM_RX_FIFO_LEN">AGE_SRAM_RX_FIFO_LEN</dfn>		0x1524</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TX_FIFO_ADDR" data-ref="_M/AGE_SRAM_TX_FIFO_ADDR">AGE_SRAM_TX_FIFO_ADDR</dfn>		0x1528</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TX_FIFO_LEN" data-ref="_M/AGE_SRAM_TX_FIFO_LEN">AGE_SRAM_TX_FIFO_LEN</dfn>		0x152C</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AGE_SRAM_TCPH_ADDR" data-ref="_M/AGE_SRAM_TCPH_ADDR">AGE_SRAM_TCPH_ADDR</dfn>		0x1530</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/SRAM_TCPH_ADDR_MASK" data-ref="_M/SRAM_TCPH_ADDR_MASK">SRAM_TCPH_ADDR_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/SRAM_PATH_ADDR_MASK" data-ref="_M/SRAM_PATH_ADDR_MASK">SRAM_PATH_ADDR_MASK</dfn>		0x0FFF0000</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/SRAM_TCPH_ADDR_SHIFT" data-ref="_M/SRAM_TCPH_ADDR_SHIFT">SRAM_TCPH_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/SRAM_PATH_ADDR_SHIFT" data-ref="_M/SRAM_PATH_ADDR_SHIFT">SRAM_PATH_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/AGE_DMA_BLOCK" data-ref="_M/AGE_DMA_BLOCK">AGE_DMA_BLOCK</dfn>			0x1534</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/DMA_BLOCK_LOAD" data-ref="_M/DMA_BLOCK_LOAD">DMA_BLOCK_LOAD</dfn>			0x00000001</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/*</i></td></tr>
<tr><th id="304">304</th><td><i> * All descriptors and CMB/SMB share the same high address.</i></td></tr>
<tr><th id="305">305</th><td><i> */</i></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_ADDR_HI" data-ref="_M/AGE_DESC_ADDR_HI">AGE_DESC_ADDR_HI</dfn>		0x1540</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_RD_ADDR_LO" data-ref="_M/AGE_DESC_RD_ADDR_LO">AGE_DESC_RD_ADDR_LO</dfn>		0x1544</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_RRD_ADDR_LO" data-ref="_M/AGE_DESC_RRD_ADDR_LO">AGE_DESC_RRD_ADDR_LO</dfn>		0x1548</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_TPD_ADDR_LO" data-ref="_M/AGE_DESC_TPD_ADDR_LO">AGE_DESC_TPD_ADDR_LO</dfn>		0x154C</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_CMB_ADDR_LO" data-ref="_M/AGE_DESC_CMB_ADDR_LO">AGE_DESC_CMB_ADDR_LO</dfn>		0x1550</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_SMB_ADDR_LO" data-ref="_M/AGE_DESC_SMB_ADDR_LO">AGE_DESC_SMB_ADDR_LO</dfn>		0x1554</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_RRD_RD_CNT" data-ref="_M/AGE_DESC_RRD_RD_CNT">AGE_DESC_RRD_RD_CNT</dfn>		0x1558</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/DESC_RD_CNT_MASK" data-ref="_M/DESC_RD_CNT_MASK">DESC_RD_CNT_MASK</dfn>		0x000007FF</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/DESC_RRD_CNT_MASK" data-ref="_M/DESC_RRD_CNT_MASK">DESC_RRD_CNT_MASK</dfn>		0x07FF0000</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/DESC_RD_CNT_SHIFT" data-ref="_M/DESC_RD_CNT_SHIFT">DESC_RD_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/DESC_RRD_CNT_SHIFT" data-ref="_M/DESC_RRD_CNT_SHIFT">DESC_RRD_CNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_TPD_CNT" data-ref="_M/AGE_DESC_TPD_CNT">AGE_DESC_TPD_CNT</dfn>		0x155C</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/DESC_TPD_CNT_MASK" data-ref="_M/DESC_TPD_CNT_MASK">DESC_TPD_CNT_MASK</dfn>		0x00003FF</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/DESC_TPD_CNT_SHIFT" data-ref="_M/DESC_TPD_CNT_SHIFT">DESC_TPD_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AGE_TXQ_CFG" data-ref="_M/AGE_TXQ_CFG">AGE_TXQ_CFG</dfn>			0x1580</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_BURST_MASK" data-ref="_M/TXQ_CFG_TPD_BURST_MASK">TXQ_CFG_TPD_BURST_MASK</dfn>		0x0000001F</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_ENB" data-ref="_M/TXQ_CFG_ENB">TXQ_CFG_ENB</dfn>			0x00000020</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_ENHANCED_MODE" data-ref="_M/TXQ_CFG_ENHANCED_MODE">TXQ_CFG_ENHANCED_MODE</dfn>		0x00000040</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_FETCH_THRESH_MASK" data-ref="_M/TXQ_CFG_TPD_FETCH_THRESH_MASK">TXQ_CFG_TPD_FETCH_THRESH_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TX_FIFO_BURST_MASK" data-ref="_M/TXQ_CFG_TX_FIFO_BURST_MASK">TXQ_CFG_TX_FIFO_BURST_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_BURST_SHIFT" data-ref="_M/TXQ_CFG_TPD_BURST_SHIFT">TXQ_CFG_TPD_BURST_SHIFT</dfn>		0</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_BURST_DEFAULT" data-ref="_M/TXQ_CFG_TPD_BURST_DEFAULT">TXQ_CFG_TPD_BURST_DEFAULT</dfn>	4</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_FETCH_THRESH_SHIFT" data-ref="_M/TXQ_CFG_TPD_FETCH_THRESH_SHIFT">TXQ_CFG_TPD_FETCH_THRESH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TPD_FETCH_DEFAULT" data-ref="_M/TXQ_CFG_TPD_FETCH_DEFAULT">TXQ_CFG_TPD_FETCH_DEFAULT</dfn>	16</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TX_FIFO_BURST_SHIFT" data-ref="_M/TXQ_CFG_TX_FIFO_BURST_SHIFT">TXQ_CFG_TX_FIFO_BURST_SHIFT</dfn>	16</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TX_FIFO_BURST_DEFAULT" data-ref="_M/TXQ_CFG_TX_FIFO_BURST_DEFAULT">TXQ_CFG_TX_FIFO_BURST_DEFAULT</dfn>	256</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_JUMBO_TPD_TH_IPG" data-ref="_M/AGE_TX_JUMBO_TPD_TH_IPG">AGE_TX_JUMBO_TPD_TH_IPG</dfn>		0x1584</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/TX_JUMBO_TPD_TH_MASK" data-ref="_M/TX_JUMBO_TPD_TH_MASK">TX_JUMBO_TPD_TH_MASK</dfn>		0x000007FF</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/TX_JUMBO_TPD_IPG_MASK" data-ref="_M/TX_JUMBO_TPD_IPG_MASK">TX_JUMBO_TPD_IPG_MASK</dfn>		0x001F0000</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/TX_JUMBO_TPD_TH_SHIFT" data-ref="_M/TX_JUMBO_TPD_TH_SHIFT">TX_JUMBO_TPD_TH_SHIFT</dfn>		0</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/TX_JUMBO_TPD_IPG_SHIFT" data-ref="_M/TX_JUMBO_TPD_IPG_SHIFT">TX_JUMBO_TPD_IPG_SHIFT</dfn>		16</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/TX_JUMBO_TPD_IPG_DEFAULT" data-ref="_M/TX_JUMBO_TPD_IPG_DEFAULT">TX_JUMBO_TPD_IPG_DEFAULT</dfn>	1</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AGE_RXQ_CFG" data-ref="_M/AGE_RXQ_CFG">AGE_RXQ_CFG</dfn>			0x15A0</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_MASK" data-ref="_M/RXQ_CFG_RD_BURST_MASK">RXQ_CFG_RD_BURST_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RRD_BURST_THRESH_MASK" data-ref="_M/RXQ_CFG_RRD_BURST_THRESH_MASK">RXQ_CFG_RRD_BURST_THRESH_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_PREF_MIN_IPG_MASK" data-ref="_M/RXQ_CFG_RD_PREF_MIN_IPG_MASK">RXQ_CFG_RD_PREF_MIN_IPG_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_CUT_THROUGH_ENB" data-ref="_M/RXQ_CFG_CUT_THROUGH_ENB">RXQ_CFG_CUT_THROUGH_ENB</dfn>		0x40000000</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ENB" data-ref="_M/RXQ_CFG_ENB">RXQ_CFG_ENB</dfn>			0x80000000</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_SHIFT" data-ref="_M/RXQ_CFG_RD_BURST_SHIFT">RXQ_CFG_RD_BURST_SHIFT</dfn>		0</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_DEFAULT" data-ref="_M/RXQ_CFG_RD_BURST_DEFAULT">RXQ_CFG_RD_BURST_DEFAULT</dfn>	8</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RRD_BURST_THRESH_SHIFT" data-ref="_M/RXQ_CFG_RRD_BURST_THRESH_SHIFT">RXQ_CFG_RRD_BURST_THRESH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RRD_BURST_THRESH_DEFAULT" data-ref="_M/RXQ_CFG_RRD_BURST_THRESH_DEFAULT">RXQ_CFG_RRD_BURST_THRESH_DEFAULT</dfn> 8</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_PREF_MIN_IPG_SHIFT" data-ref="_M/RXQ_CFG_RD_PREF_MIN_IPG_SHIFT">RXQ_CFG_RD_PREF_MIN_IPG_SHIFT</dfn>	16</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_PREF_MIN_IPG_DEFAULT" data-ref="_M/RXQ_CFG_RD_PREF_MIN_IPG_DEFAULT">RXQ_CFG_RD_PREF_MIN_IPG_DEFAULT</dfn>	1</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/AGE_RXQ_JUMBO_CFG" data-ref="_M/AGE_RXQ_JUMBO_CFG">AGE_RXQ_JUMBO_CFG</dfn>		0x15A4</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_SZ_THRESH_MASK" data-ref="_M/RXQ_JUMBO_CFG_SZ_THRESH_MASK">RXQ_JUMBO_CFG_SZ_THRESH_MASK</dfn>	0x000007FF</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_LKAH_MASK" data-ref="_M/RXQ_JUMBO_CFG_LKAH_MASK">RXQ_JUMBO_CFG_LKAH_MASK</dfn>		0x00007800</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_RRD_TIMER_MASK" data-ref="_M/RXQ_JUMBO_CFG_RRD_TIMER_MASK">RXQ_JUMBO_CFG_RRD_TIMER_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_SZ_THRESH_SHIFT" data-ref="_M/RXQ_JUMBO_CFG_SZ_THRESH_SHIFT">RXQ_JUMBO_CFG_SZ_THRESH_SHIFT</dfn>	0</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_LKAH_SHIFT" data-ref="_M/RXQ_JUMBO_CFG_LKAH_SHIFT">RXQ_JUMBO_CFG_LKAH_SHIFT</dfn>	11</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_LKAH_DEFAULT" data-ref="_M/RXQ_JUMBO_CFG_LKAH_DEFAULT">RXQ_JUMBO_CFG_LKAH_DEFAULT</dfn>	0x01</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/RXQ_JUMBO_CFG_RRD_TIMER_SHIFT" data-ref="_M/RXQ_JUMBO_CFG_RRD_TIMER_SHIFT">RXQ_JUMBO_CFG_RRD_TIMER_SHIFT</dfn>	16</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/AGE_RXQ_FIFO_PAUSE_THRESH" data-ref="_M/AGE_RXQ_FIFO_PAUSE_THRESH">AGE_RXQ_FIFO_PAUSE_THRESH</dfn>	0x15A8</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/RXQ_FIFO_PAUSE_THRESH_LO_MASK" data-ref="_M/RXQ_FIFO_PAUSE_THRESH_LO_MASK">RXQ_FIFO_PAUSE_THRESH_LO_MASK</dfn>	0x00000FFF</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/RXQ_FIFO_PAUSE_THRESH_HI_MASK" data-ref="_M/RXQ_FIFO_PAUSE_THRESH_HI_MASK">RXQ_FIFO_PAUSE_THRESH_HI_MASK</dfn>	0x0FFF000</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/RXQ_FIFO_PAUSE_THRESH_LO_SHIFT" data-ref="_M/RXQ_FIFO_PAUSE_THRESH_LO_SHIFT">RXQ_FIFO_PAUSE_THRESH_LO_SHIFT</dfn>	0</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/RXQ_FIFO_PAUSE_THRESH_HI_SHIFT" data-ref="_M/RXQ_FIFO_PAUSE_THRESH_HI_SHIFT">RXQ_FIFO_PAUSE_THRESH_HI_SHIFT</dfn>	16</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AGE_RXQ_RRD_PAUSE_THRESH" data-ref="_M/AGE_RXQ_RRD_PAUSE_THRESH">AGE_RXQ_RRD_PAUSE_THRESH</dfn>	0x15AC</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/RXQ_RRD_PAUSE_THRESH_HI_MASK" data-ref="_M/RXQ_RRD_PAUSE_THRESH_HI_MASK">RXQ_RRD_PAUSE_THRESH_HI_MASK</dfn>	0x00000FFF</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/RXQ_RRD_PAUSE_THRESH_LO_MASK" data-ref="_M/RXQ_RRD_PAUSE_THRESH_LO_MASK">RXQ_RRD_PAUSE_THRESH_LO_MASK</dfn>	0x0FFF0000</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/RXQ_RRD_PAUSE_THRESH_HI_SHIFT" data-ref="_M/RXQ_RRD_PAUSE_THRESH_HI_SHIFT">RXQ_RRD_PAUSE_THRESH_HI_SHIFT</dfn>	0</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/RXQ_RRD_PAUSE_THRESH_LO_SHIFT" data-ref="_M/RXQ_RRD_PAUSE_THRESH_LO_SHIFT">RXQ_RRD_PAUSE_THRESH_LO_SHIFT</dfn>	16</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/AGE_DMA_CFG" data-ref="_M/AGE_DMA_CFG">AGE_DMA_CFG</dfn>			0x15C0</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_IN_ORDER" data-ref="_M/DMA_CFG_IN_ORDER">DMA_CFG_IN_ORDER</dfn>		0x00000001</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_ENH_ORDER" data-ref="_M/DMA_CFG_ENH_ORDER">DMA_CFG_ENH_ORDER</dfn>		0x00000002</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_OUT_ORDER" data-ref="_M/DMA_CFG_OUT_ORDER">DMA_CFG_OUT_ORDER</dfn>		0x00000004</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RCB_64" data-ref="_M/DMA_CFG_RCB_64">DMA_CFG_RCB_64</dfn>			0x00000000</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RCB_128" data-ref="_M/DMA_CFG_RCB_128">DMA_CFG_RCB_128</dfn>			0x00000008</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_128" data-ref="_M/DMA_CFG_RD_BURST_128">DMA_CFG_RD_BURST_128</dfn>		0x00000000</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_256" data-ref="_M/DMA_CFG_RD_BURST_256">DMA_CFG_RD_BURST_256</dfn>		0x00000010</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_512" data-ref="_M/DMA_CFG_RD_BURST_512">DMA_CFG_RD_BURST_512</dfn>		0x00000020</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_1024" data-ref="_M/DMA_CFG_RD_BURST_1024">DMA_CFG_RD_BURST_1024</dfn>		0x00000030</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_2048" data-ref="_M/DMA_CFG_RD_BURST_2048">DMA_CFG_RD_BURST_2048</dfn>		0x00000040</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_4096" data-ref="_M/DMA_CFG_RD_BURST_4096">DMA_CFG_RD_BURST_4096</dfn>		0x00000050</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_128" data-ref="_M/DMA_CFG_WR_BURST_128">DMA_CFG_WR_BURST_128</dfn>		0x00000000</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_256" data-ref="_M/DMA_CFG_WR_BURST_256">DMA_CFG_WR_BURST_256</dfn>		0x00000080</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_512" data-ref="_M/DMA_CFG_WR_BURST_512">DMA_CFG_WR_BURST_512</dfn>		0x00000100</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_1024" data-ref="_M/DMA_CFG_WR_BURST_1024">DMA_CFG_WR_BURST_1024</dfn>		0x00000180</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_2048" data-ref="_M/DMA_CFG_WR_BURST_2048">DMA_CFG_WR_BURST_2048</dfn>		0x00000200</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_4096" data-ref="_M/DMA_CFG_WR_BURST_4096">DMA_CFG_WR_BURST_4096</dfn>		0x00000280</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_ENB" data-ref="_M/DMA_CFG_RD_ENB">DMA_CFG_RD_ENB</dfn>			0x00000400</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_ENB" data-ref="_M/DMA_CFG_WR_ENB">DMA_CFG_WR_ENB</dfn>			0x00000800</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_MASK" data-ref="_M/DMA_CFG_RD_BURST_MASK">DMA_CFG_RD_BURST_MASK</dfn>		0x07</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_SHIFT" data-ref="_M/DMA_CFG_RD_BURST_SHIFT">DMA_CFG_RD_BURST_SHIFT</dfn>		4</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_MASK" data-ref="_M/DMA_CFG_WR_BURST_MASK">DMA_CFG_WR_BURST_MASK</dfn>		0x07</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_SHIFT" data-ref="_M/DMA_CFG_WR_BURST_SHIFT">DMA_CFG_WR_BURST_SHIFT</dfn>		7</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/AGE_CSMB_CTRL" data-ref="_M/AGE_CSMB_CTRL">AGE_CSMB_CTRL</dfn>			0x15D0</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/CSMB_CTRL_CMB_KICK" data-ref="_M/CSMB_CTRL_CMB_KICK">CSMB_CTRL_CMB_KICK</dfn>		0x00000001</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/CSMB_CTRL_SMB_KICK" data-ref="_M/CSMB_CTRL_SMB_KICK">CSMB_CTRL_SMB_KICK</dfn>		0x00000002</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/CSMB_CTRL_CMB_ENB" data-ref="_M/CSMB_CTRL_CMB_ENB">CSMB_CTRL_CMB_ENB</dfn>		0x00000004</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/CSMB_CTRL_SMB_ENB" data-ref="_M/CSMB_CTRL_SMB_ENB">CSMB_CTRL_SMB_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i>/* CMB DMA Write Threshold Register */</i></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_WR_THRESH" data-ref="_M/AGE_CMB_WR_THRESH">AGE_CMB_WR_THRESH</dfn>		0x15D4</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_RRD_MASK" data-ref="_M/CMB_WR_THRESH_RRD_MASK">CMB_WR_THRESH_RRD_MASK</dfn>		0x000007FF</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_TPD_MASK" data-ref="_M/CMB_WR_THRESH_TPD_MASK">CMB_WR_THRESH_TPD_MASK</dfn>		0x07FF0000</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_RRD_SHIFT" data-ref="_M/CMB_WR_THRESH_RRD_SHIFT">CMB_WR_THRESH_RRD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_RRD_DEFAULT" data-ref="_M/CMB_WR_THRESH_RRD_DEFAULT">CMB_WR_THRESH_RRD_DEFAULT</dfn>	4</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_TPD_SHIFT" data-ref="_M/CMB_WR_THRESH_TPD_SHIFT">CMB_WR_THRESH_TPD_SHIFT</dfn>		16</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_THRESH_TPD_DEFAULT" data-ref="_M/CMB_WR_THRESH_TPD_DEFAULT">CMB_WR_THRESH_TPD_DEFAULT</dfn>	4</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/* RX/TX count-down timer to trigger CMB-write. */</i></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_WR_TIMER" data-ref="_M/AGE_CMB_WR_TIMER">AGE_CMB_WR_TIMER</dfn>		0x15D8</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_TIMER_RX_MASK" data-ref="_M/CMB_WR_TIMER_RX_MASK">CMB_WR_TIMER_RX_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_TIMER_TX_MASK" data-ref="_M/CMB_WR_TIMER_TX_MASK">CMB_WR_TIMER_TX_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_TIMER_RX_SHIFT" data-ref="_M/CMB_WR_TIMER_RX_SHIFT">CMB_WR_TIMER_RX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/CMB_WR_TIMER_TX_SHIFT" data-ref="_M/CMB_WR_TIMER_TX_SHIFT">CMB_WR_TIMER_TX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i>/* Number of packet received since last CMB write */</i></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_RX_PKT_CNT" data-ref="_M/AGE_CMB_RX_PKT_CNT">AGE_CMB_RX_PKT_CNT</dfn>		0x15DC</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/* Number of packet transmitted since last CMB write */</i></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_TX_PKT_CNT" data-ref="_M/AGE_CMB_TX_PKT_CNT">AGE_CMB_TX_PKT_CNT</dfn>		0x15E0</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i>/* SMB auto DMA timer register */</i></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/AGE_SMB_TIMER" data-ref="_M/AGE_SMB_TIMER">AGE_SMB_TIMER</dfn>			0x15E4</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/AGE_MBOX" data-ref="_M/AGE_MBOX">AGE_MBOX</dfn>			0x15F0</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD_PROD_IDX_MASK" data-ref="_M/MBOX_RD_PROD_IDX_MASK">MBOX_RD_PROD_IDX_MASK</dfn>		0x000007FF</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RRD_CONS_IDX_MASK" data-ref="_M/MBOX_RRD_CONS_IDX_MASK">MBOX_RRD_CONS_IDX_MASK</dfn>		0x003FF800</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_IDX_MASK" data-ref="_M/MBOX_TD_PROD_IDX_MASK">MBOX_TD_PROD_IDX_MASK</dfn>		0xFFC00000</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD_PROD_IDX_SHIFT" data-ref="_M/MBOX_RD_PROD_IDX_SHIFT">MBOX_RD_PROD_IDX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RRD_CONS_IDX_SHIFT" data-ref="_M/MBOX_RRD_CONS_IDX_SHIFT">MBOX_RRD_CONS_IDX_SHIFT</dfn>		11</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_IDX_SHIFT" data-ref="_M/MBOX_TD_PROD_IDX_SHIFT">MBOX_TD_PROD_IDX_SHIFT</dfn>		22</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/AGE_INTR_STATUS" data-ref="_M/AGE_INTR_STATUS">AGE_INTR_STATUS</dfn>			0x1600</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/INTR_SMB" data-ref="_M/INTR_SMB">INTR_SMB</dfn>			0x00000001</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/INTR_MOD_TIMER" data-ref="_M/INTR_MOD_TIMER">INTR_MOD_TIMER</dfn>			0x00000002</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/INTR_MANUAL_TIMER" data-ref="_M/INTR_MANUAL_TIMER">INTR_MANUAL_TIMER</dfn>		0x00000004</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_FIFO_OFLOW" data-ref="_M/INTR_RX_FIFO_OFLOW">INTR_RX_FIFO_OFLOW</dfn>		0x00000008</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD_UNDERRUN" data-ref="_M/INTR_RD_UNDERRUN">INTR_RD_UNDERRUN</dfn>		0x00000010</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/INTR_RRD_OFLOW" data-ref="_M/INTR_RRD_OFLOW">INTR_RRD_OFLOW</dfn>			0x00000020</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_FIFO_UNDERRUN" data-ref="_M/INTR_TX_FIFO_UNDERRUN">INTR_TX_FIFO_UNDERRUN</dfn>		0x00000040</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/INTR_LINK_CHG" data-ref="_M/INTR_LINK_CHG">INTR_LINK_CHG</dfn>			0x00000080</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/INTR_HOST_RD_UNDERRUN" data-ref="_M/INTR_HOST_RD_UNDERRUN">INTR_HOST_RD_UNDERRUN</dfn>		0x00000100</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/INTR_HOST_RRD_OFLOW" data-ref="_M/INTR_HOST_RRD_OFLOW">INTR_HOST_RRD_OFLOW</dfn>		0x00000200</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/INTR_DMA_RD_TO_RST" data-ref="_M/INTR_DMA_RD_TO_RST">INTR_DMA_RD_TO_RST</dfn>		0x00000400</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/INTR_DMA_WR_TO_RST" data-ref="_M/INTR_DMA_WR_TO_RST">INTR_DMA_WR_TO_RST</dfn>		0x00000800</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/INTR_GPHY" data-ref="_M/INTR_GPHY">INTR_GPHY</dfn>			0x00001000</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT" data-ref="_M/INTR_RX_PKT">INTR_RX_PKT</dfn>			0x00010000</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT" data-ref="_M/INTR_TX_PKT">INTR_TX_PKT</dfn>			0x00020000</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_DMA" data-ref="_M/INTR_TX_DMA">INTR_TX_DMA</dfn>			0x00040000</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_DMA" data-ref="_M/INTR_RX_DMA">INTR_RX_DMA</dfn>			0x00080000</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/INTR_CMB_RX" data-ref="_M/INTR_CMB_RX">INTR_CMB_RX</dfn>			0x00100000</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/INTR_CMB_TX" data-ref="_M/INTR_CMB_TX">INTR_CMB_TX</dfn>			0x00200000</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/INTR_MAC_RX" data-ref="_M/INTR_MAC_RX">INTR_MAC_RX</dfn>			0x00400000</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/INTR_MAC_TX" data-ref="_M/INTR_MAC_TX">INTR_MAC_TX</dfn>			0x00800000</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/INTR_UNDERRUN" data-ref="_M/INTR_UNDERRUN">INTR_UNDERRUN</dfn>			0x01000000</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/INTR_FRAME_ERROR" data-ref="_M/INTR_FRAME_ERROR">INTR_FRAME_ERROR</dfn>		0x02000000</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/INTR_FRAME_OK" data-ref="_M/INTR_FRAME_OK">INTR_FRAME_OK</dfn>			0x04000000</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/INTR_CSUM_ERROR" data-ref="_M/INTR_CSUM_ERROR">INTR_CSUM_ERROR</dfn>			0x08000000</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/INTR_PHY_LINK_DOWN" data-ref="_M/INTR_PHY_LINK_DOWN">INTR_PHY_LINK_DOWN</dfn>		0x10000000</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/INTR_DIS_SMB" data-ref="_M/INTR_DIS_SMB">INTR_DIS_SMB</dfn>			0x20000000</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/INTR_DIS_DMA" data-ref="_M/INTR_DIS_DMA">INTR_DIS_DMA</dfn>			0x40000000</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/INTR_DIS_INT" data-ref="_M/INTR_DIS_INT">INTR_DIS_INT</dfn>			0x80000000</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/* Interrupt Mask Register */</i></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/AGE_INTR_MASK" data-ref="_M/AGE_INTR_MASK">AGE_INTR_MASK</dfn>			0x1604</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/AGE_INTRS" data-ref="_M/AGE_INTRS">AGE_INTRS</dfn>						\</u></td></tr>
<tr><th id="481">481</th><td><u>	(INTR_SMB | INTR_DMA_RD_TO_RST | INTR_DMA_WR_TO_RST |	\</u></td></tr>
<tr><th id="482">482</th><td><u>	INTR_CMB_TX | INTR_CMB_RX)</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><i>/* Statistics counters collected by the MAC. */</i></td></tr>
<tr><th id="485">485</th><td><b>struct</b> <dfn class="type def" id="smb" title='smb' data-ref="smb" data-ref-filename="smb">smb</dfn> {</td></tr>
<tr><th id="486">486</th><td>	<i>/* Rx stats. */</i></td></tr>
<tr><th id="487">487</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_frames" title='smb::rx_frames' data-ref="smb::rx_frames" data-ref-filename="smb..rx_frames">rx_frames</dfn>;</td></tr>
<tr><th id="488">488</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bcast_frames" title='smb::rx_bcast_frames' data-ref="smb::rx_bcast_frames" data-ref-filename="smb..rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="489">489</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_mcast_frames" title='smb::rx_mcast_frames' data-ref="smb::rx_mcast_frames" data-ref-filename="smb..rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="490">490</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pause_frames" title='smb::rx_pause_frames' data-ref="smb::rx_pause_frames" data-ref-filename="smb..rx_pause_frames">rx_pause_frames</dfn>;</td></tr>
<tr><th id="491">491</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_control_frames" title='smb::rx_control_frames' data-ref="smb::rx_control_frames" data-ref-filename="smb..rx_control_frames">rx_control_frames</dfn>;</td></tr>
<tr><th id="492">492</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_crcerrs" title='smb::rx_crcerrs' data-ref="smb::rx_crcerrs" data-ref-filename="smb..rx_crcerrs">rx_crcerrs</dfn>;</td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_lenerrs" title='smb::rx_lenerrs' data-ref="smb::rx_lenerrs" data-ref-filename="smb..rx_lenerrs">rx_lenerrs</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bytes" title='smb::rx_bytes' data-ref="smb::rx_bytes" data-ref-filename="smb..rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="495">495</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_runts" title='smb::rx_runts' data-ref="smb::rx_runts" data-ref-filename="smb..rx_runts">rx_runts</dfn>;</td></tr>
<tr><th id="496">496</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_fragments" title='smb::rx_fragments' data-ref="smb::rx_fragments" data-ref-filename="smb..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_64" title='smb::rx_pkts_64' data-ref="smb::rx_pkts_64" data-ref-filename="smb..rx_pkts_64">rx_pkts_64</dfn>;</td></tr>
<tr><th id="498">498</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_65_127" title='smb::rx_pkts_65_127' data-ref="smb::rx_pkts_65_127" data-ref-filename="smb..rx_pkts_65_127">rx_pkts_65_127</dfn>;</td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_128_255" title='smb::rx_pkts_128_255' data-ref="smb::rx_pkts_128_255" data-ref-filename="smb..rx_pkts_128_255">rx_pkts_128_255</dfn>;</td></tr>
<tr><th id="500">500</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_256_511" title='smb::rx_pkts_256_511' data-ref="smb::rx_pkts_256_511" data-ref-filename="smb..rx_pkts_256_511">rx_pkts_256_511</dfn>;</td></tr>
<tr><th id="501">501</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_512_1023" title='smb::rx_pkts_512_1023' data-ref="smb::rx_pkts_512_1023" data-ref-filename="smb..rx_pkts_512_1023">rx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_1024_1518" title='smb::rx_pkts_1024_1518' data-ref="smb::rx_pkts_1024_1518" data-ref-filename="smb..rx_pkts_1024_1518">rx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="503">503</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_1519_max" title='smb::rx_pkts_1519_max' data-ref="smb::rx_pkts_1519_max" data-ref-filename="smb..rx_pkts_1519_max">rx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="504">504</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_truncated" title='smb::rx_pkts_truncated' data-ref="smb::rx_pkts_truncated" data-ref-filename="smb..rx_pkts_truncated">rx_pkts_truncated</dfn>;</td></tr>
<tr><th id="505">505</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_fifo_oflows" title='smb::rx_fifo_oflows' data-ref="smb::rx_fifo_oflows" data-ref-filename="smb..rx_fifo_oflows">rx_fifo_oflows</dfn>;</td></tr>
<tr><th id="506">506</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_desc_oflows" title='smb::rx_desc_oflows' data-ref="smb::rx_desc_oflows" data-ref-filename="smb..rx_desc_oflows">rx_desc_oflows</dfn>;</td></tr>
<tr><th id="507">507</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_alignerrs" title='smb::rx_alignerrs' data-ref="smb::rx_alignerrs" data-ref-filename="smb..rx_alignerrs">rx_alignerrs</dfn>;</td></tr>
<tr><th id="508">508</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bcast_bytes" title='smb::rx_bcast_bytes' data-ref="smb::rx_bcast_bytes" data-ref-filename="smb..rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_mcast_bytes" title='smb::rx_mcast_bytes' data-ref="smb::rx_mcast_bytes" data-ref-filename="smb..rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_filtered" title='smb::rx_pkts_filtered' data-ref="smb::rx_pkts_filtered" data-ref-filename="smb..rx_pkts_filtered">rx_pkts_filtered</dfn>;</td></tr>
<tr><th id="511">511</th><td>	<i>/* Tx stats. */</i></td></tr>
<tr><th id="512">512</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_frames" title='smb::tx_frames' data-ref="smb::tx_frames" data-ref-filename="smb..tx_frames">tx_frames</dfn>;</td></tr>
<tr><th id="513">513</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bcast_frames" title='smb::tx_bcast_frames' data-ref="smb::tx_bcast_frames" data-ref-filename="smb..tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="514">514</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_mcast_frames" title='smb::tx_mcast_frames' data-ref="smb::tx_mcast_frames" data-ref-filename="smb..tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pause_frames" title='smb::tx_pause_frames' data-ref="smb::tx_pause_frames" data-ref-filename="smb..tx_pause_frames">tx_pause_frames</dfn>;</td></tr>
<tr><th id="516">516</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_excess_defer" title='smb::tx_excess_defer' data-ref="smb::tx_excess_defer" data-ref-filename="smb..tx_excess_defer">tx_excess_defer</dfn>;</td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_control_frames" title='smb::tx_control_frames' data-ref="smb::tx_control_frames" data-ref-filename="smb..tx_control_frames">tx_control_frames</dfn>;</td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_deferred" title='smb::tx_deferred' data-ref="smb::tx_deferred" data-ref-filename="smb..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bytes" title='smb::tx_bytes' data-ref="smb::tx_bytes" data-ref-filename="smb..tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="520">520</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_64" title='smb::tx_pkts_64' data-ref="smb::tx_pkts_64" data-ref-filename="smb..tx_pkts_64">tx_pkts_64</dfn>;</td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_65_127" title='smb::tx_pkts_65_127' data-ref="smb::tx_pkts_65_127" data-ref-filename="smb..tx_pkts_65_127">tx_pkts_65_127</dfn>;</td></tr>
<tr><th id="522">522</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_128_255" title='smb::tx_pkts_128_255' data-ref="smb::tx_pkts_128_255" data-ref-filename="smb..tx_pkts_128_255">tx_pkts_128_255</dfn>;</td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_256_511" title='smb::tx_pkts_256_511' data-ref="smb::tx_pkts_256_511" data-ref-filename="smb..tx_pkts_256_511">tx_pkts_256_511</dfn>;</td></tr>
<tr><th id="524">524</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_512_1023" title='smb::tx_pkts_512_1023' data-ref="smb::tx_pkts_512_1023" data-ref-filename="smb..tx_pkts_512_1023">tx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="525">525</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_1024_1518" title='smb::tx_pkts_1024_1518' data-ref="smb::tx_pkts_1024_1518" data-ref-filename="smb..tx_pkts_1024_1518">tx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_1519_max" title='smb::tx_pkts_1519_max' data-ref="smb::tx_pkts_1519_max" data-ref-filename="smb..tx_pkts_1519_max">tx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_single_colls" title='smb::tx_single_colls' data-ref="smb::tx_single_colls" data-ref-filename="smb..tx_single_colls">tx_single_colls</dfn>;</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_multi_colls" title='smb::tx_multi_colls' data-ref="smb::tx_multi_colls" data-ref-filename="smb..tx_multi_colls">tx_multi_colls</dfn>;</td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_late_colls" title='smb::tx_late_colls' data-ref="smb::tx_late_colls" data-ref-filename="smb..tx_late_colls">tx_late_colls</dfn>;</td></tr>
<tr><th id="530">530</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_excess_colls" title='smb::tx_excess_colls' data-ref="smb::tx_excess_colls" data-ref-filename="smb..tx_excess_colls">tx_excess_colls</dfn>;</td></tr>
<tr><th id="531">531</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_underrun" title='smb::tx_underrun' data-ref="smb::tx_underrun" data-ref-filename="smb..tx_underrun">tx_underrun</dfn>;</td></tr>
<tr><th id="532">532</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_desc_underrun" title='smb::tx_desc_underrun' data-ref="smb::tx_desc_underrun" data-ref-filename="smb..tx_desc_underrun">tx_desc_underrun</dfn>;</td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_lenerrs" title='smb::tx_lenerrs' data-ref="smb::tx_lenerrs" data-ref-filename="smb..tx_lenerrs">tx_lenerrs</dfn>;</td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_truncated" title='smb::tx_pkts_truncated' data-ref="smb::tx_pkts_truncated" data-ref-filename="smb..tx_pkts_truncated">tx_pkts_truncated</dfn>;</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bcast_bytes" title='smb::tx_bcast_bytes' data-ref="smb::tx_bcast_bytes" data-ref-filename="smb..tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_mcast_bytes" title='smb::tx_mcast_bytes' data-ref="smb::tx_mcast_bytes" data-ref-filename="smb..tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="537">537</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::updated" title='smb::updated' data-ref="smb::updated" data-ref-filename="smb..updated">updated</dfn>;</td></tr>
<tr><th id="538">538</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/* Coalescing message block */</i></td></tr>
<tr><th id="541">541</th><td><b>struct</b> <dfn class="type def" id="cmb" title='cmb' data-ref="cmb" data-ref-filename="cmb">cmb</dfn> {</td></tr>
<tr><th id="542">542</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cmb::intr_status" title='cmb::intr_status' data-ref="cmb::intr_status" data-ref-filename="cmb..intr_status">intr_status</dfn>;</td></tr>
<tr><th id="543">543</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cmb::rprod_cons" title='cmb::rprod_cons' data-ref="cmb::rprod_cons" data-ref-filename="cmb..rprod_cons">rprod_cons</dfn>;</td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/RRD_PROD_MASK" data-ref="_M/RRD_PROD_MASK">RRD_PROD_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/RD_CONS_MASK" data-ref="_M/RD_CONS_MASK">RD_CONS_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/RRD_PROD_SHIFT" data-ref="_M/RRD_PROD_SHIFT">RRD_PROD_SHIFT</dfn>			0</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/RD_CONS_SHIFT" data-ref="_M/RD_CONS_SHIFT">RD_CONS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cmb::tpd_cons" title='cmb::tpd_cons' data-ref="cmb::tpd_cons" data-ref-filename="cmb..tpd_cons">tpd_cons</dfn>;</td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/CMB_UPDATED" data-ref="_M/CMB_UPDATED">CMB_UPDATED</dfn>			0x00000001</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/TPD_CONS_MASK" data-ref="_M/TPD_CONS_MASK">TPD_CONS_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/TPD_CONS_SHIFT" data-ref="_M/TPD_CONS_SHIFT">TPD_CONS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="552">552</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><i>/* Rx return descriptor */</i></td></tr>
<tr><th id="555">555</th><td><b>struct</b> <dfn class="type def" id="rx_rdesc" title='rx_rdesc' data-ref="rx_rdesc" data-ref-filename="rx_rdesc">rx_rdesc</dfn> {</td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::index" title='rx_rdesc::index' data-ref="rx_rdesc::index" data-ref-filename="rx_rdesc..index">index</dfn>;</td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_NSEGS_MASK" data-ref="_M/AGE_RRD_NSEGS_MASK">AGE_RRD_NSEGS_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CONS_MASK" data-ref="_M/AGE_RRD_CONS_MASK">AGE_RRD_CONS_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_NSEGS_SHIFT" data-ref="_M/AGE_RRD_NSEGS_SHIFT">AGE_RRD_NSEGS_SHIFT</dfn>		0</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CONS_SHIFT" data-ref="_M/AGE_RRD_CONS_SHIFT">AGE_RRD_CONS_SHIFT</dfn>		16</u></td></tr>
<tr><th id="561">561</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::len" title='rx_rdesc::len' data-ref="rx_rdesc::len" data-ref-filename="rx_rdesc..len">len</dfn>;</td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CSUM_MASK" data-ref="_M/AGE_RRD_CSUM_MASK">AGE_RRD_CSUM_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_LEN_MASK" data-ref="_M/AGE_RRD_LEN_MASK">AGE_RRD_LEN_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CSUM_SHIFT" data-ref="_M/AGE_RRD_CSUM_SHIFT">AGE_RRD_CSUM_SHIFT</dfn>		0</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_LEN_SHIFT" data-ref="_M/AGE_RRD_LEN_SHIFT">AGE_RRD_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::flags" title='rx_rdesc::flags' data-ref="rx_rdesc::flags" data-ref-filename="rx_rdesc..flags">flags</dfn>;</td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_ETHERNET" data-ref="_M/AGE_RRD_ETHERNET">AGE_RRD_ETHERNET</dfn>		0x00000080</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_VLAN" data-ref="_M/AGE_RRD_VLAN">AGE_RRD_VLAN</dfn>			0x00000100</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_ERROR" data-ref="_M/AGE_RRD_ERROR">AGE_RRD_ERROR</dfn>			0x00000200</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_IPV4" data-ref="_M/AGE_RRD_IPV4">AGE_RRD_IPV4</dfn>			0x00000400</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_UDP" data-ref="_M/AGE_RRD_UDP">AGE_RRD_UDP</dfn>			0x00000800</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_TCP" data-ref="_M/AGE_RRD_TCP">AGE_RRD_TCP</dfn>			0x00001000</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_BCAST" data-ref="_M/AGE_RRD_BCAST">AGE_RRD_BCAST</dfn>			0x00002000</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_MCAST" data-ref="_M/AGE_RRD_MCAST">AGE_RRD_MCAST</dfn>			0x00004000</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_PAUSE" data-ref="_M/AGE_RRD_PAUSE">AGE_RRD_PAUSE</dfn>			0x00008000</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CRC" data-ref="_M/AGE_RRD_CRC">AGE_RRD_CRC</dfn>			0x00010000</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_CODE" data-ref="_M/AGE_RRD_CODE">AGE_RRD_CODE</dfn>			0x00020000</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_DRIBBLE" data-ref="_M/AGE_RRD_DRIBBLE">AGE_RRD_DRIBBLE</dfn>			0x00040000</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_RUNT" data-ref="_M/AGE_RRD_RUNT">AGE_RRD_RUNT</dfn>			0x00080000</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_OFLOW" data-ref="_M/AGE_RRD_OFLOW">AGE_RRD_OFLOW</dfn>			0x00100000</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_TRUNC" data-ref="_M/AGE_RRD_TRUNC">AGE_RRD_TRUNC</dfn>			0x00200000</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_IPCSUM_NOK" data-ref="_M/AGE_RRD_IPCSUM_NOK">AGE_RRD_IPCSUM_NOK</dfn>		0x00400000</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_TCP_UDPCSUM_NOK" data-ref="_M/AGE_RRD_TCP_UDPCSUM_NOK">AGE_RRD_TCP_UDPCSUM_NOK</dfn>		0x00800000</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_LENGTH_NOK" data-ref="_M/AGE_RRD_LENGTH_NOK">AGE_RRD_LENGTH_NOK</dfn>		0x01000000</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_DES_ADDR_FILTERED" data-ref="_M/AGE_RRD_DES_ADDR_FILTERED">AGE_RRD_DES_ADDR_FILTERED</dfn>	0x02000000</u></td></tr>
<tr><th id="586">586</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::vtags" title='rx_rdesc::vtags' data-ref="rx_rdesc::vtags" data-ref-filename="rx_rdesc..vtags">vtags</dfn>;</td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_VLAN_MASK" data-ref="_M/AGE_RRD_VLAN_MASK">AGE_RRD_VLAN_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/AGE_RRD_VLAN_SHIFT" data-ref="_M/AGE_RRD_VLAN_SHIFT">AGE_RRD_VLAN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="589">589</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_NSEGS" data-ref="_M/AGE_RX_NSEGS">AGE_RX_NSEGS</dfn>(x)		\</u></td></tr>
<tr><th id="592">592</th><td><u>	(((x) &amp; AGE_RRD_NSEGS_MASK) &gt;&gt; AGE_RRD_NSEGS_SHIFT)</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_CONS" data-ref="_M/AGE_RX_CONS">AGE_RX_CONS</dfn>(x)		\</u></td></tr>
<tr><th id="594">594</th><td><u>	(((x) &amp; AGE_RRD_CONS_MASK) &gt;&gt; AGE_RRD_CONS_SHIFT)</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_CSUM" data-ref="_M/AGE_RX_CSUM">AGE_RX_CSUM</dfn>(x)		\</u></td></tr>
<tr><th id="596">596</th><td><u>	(((x) &amp; AGE_RRD_CSUM_MASK) &gt;&gt; AGE_RRD_CSUM_SHIFT)</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_BYTES" data-ref="_M/AGE_RX_BYTES">AGE_RX_BYTES</dfn>(x)		\</u></td></tr>
<tr><th id="598">598</th><td><u>	(((x) &amp; AGE_RRD_LEN_MASK) &gt;&gt; AGE_RRD_LEN_SHIFT)</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_VLAN" data-ref="_M/AGE_RX_VLAN">AGE_RX_VLAN</dfn>(x)		\</u></td></tr>
<tr><th id="600">600</th><td><u>	(((x) &amp; AGE_RRD_VLAN_MASK) &gt;&gt; AGE_RRD_VLAN_SHIFT)</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_VLAN_TAG" data-ref="_M/AGE_RX_VLAN_TAG">AGE_RX_VLAN_TAG</dfn>(x)	\</u></td></tr>
<tr><th id="602">602</th><td><u>	(((x) &gt;&gt; 4) | (((x) &amp; 7) &lt;&lt; 13) | (((x) &amp; 8) &lt;&lt; 9))</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><i>/* Rx descriptor. */</i></td></tr>
<tr><th id="605">605</th><td><b>struct</b> <dfn class="type def" id="rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</dfn> {</td></tr>
<tr><th id="606">606</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rx_desc::addr" title='rx_desc::addr' data-ref="rx_desc::addr" data-ref-filename="rx_desc..addr">addr</dfn>;</td></tr>
<tr><th id="607">607</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_desc::len" title='rx_desc::len' data-ref="rx_desc::len" data-ref-filename="rx_desc..len">len</dfn>;</td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/AGE_RD_LEN_MASK" data-ref="_M/AGE_RD_LEN_MASK">AGE_RD_LEN_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/AGE_CONS_UPD_REQ_MASK" data-ref="_M/AGE_CONS_UPD_REQ_MASK">AGE_CONS_UPD_REQ_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/AGE_RD_LEN_SHIFT" data-ref="_M/AGE_RD_LEN_SHIFT">AGE_RD_LEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/AGE_CONS_UPD_REQ_SHIFT" data-ref="_M/AGE_CONS_UPD_REQ_SHIFT">AGE_CONS_UPD_REQ_SHIFT</dfn>		16</u></td></tr>
<tr><th id="612">612</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><i>/* Tx descriptor. */</i></td></tr>
<tr><th id="615">615</th><td><b>struct</b> <dfn class="type def" id="tx_desc" title='tx_desc' data-ref="tx_desc" data-ref-filename="tx_desc">tx_desc</dfn> {</td></tr>
<tr><th id="616">616</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="tx_desc::addr" title='tx_desc::addr' data-ref="tx_desc::addr" data-ref-filename="tx_desc..addr">addr</dfn>;</td></tr>
<tr><th id="617">617</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_desc::len" title='tx_desc::len' data-ref="tx_desc::len" data-ref-filename="tx_desc..len">len</dfn>;</td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_VLAN_MASK" data-ref="_M/AGE_TD_VLAN_MASK">AGE_TD_VLAN_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_PKT_INT" data-ref="_M/AGE_TD_PKT_INT">AGE_TD_PKT_INT</dfn>			0x00008000</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_DMA_INT" data-ref="_M/AGE_TD_DMA_INT">AGE_TD_DMA_INT</dfn>			0x00004000</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_BUFLEN_MASK" data-ref="_M/AGE_TD_BUFLEN_MASK">AGE_TD_BUFLEN_MASK</dfn>		0x00003FFF</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_VLAN_SHIFT" data-ref="_M/AGE_TD_VLAN_SHIFT">AGE_TD_VLAN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_VLAN_TAG" data-ref="_M/AGE_TX_VLAN_TAG">AGE_TX_VLAN_TAG</dfn>(x)	\</u></td></tr>
<tr><th id="624">624</th><td><u>	(((x) &lt;&lt; 4) | ((x) &gt;&gt; 13) | (((x) &gt;&gt; 9) &amp; 8))</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_BUFLEN_SHIFT" data-ref="_M/AGE_TD_BUFLEN_SHIFT">AGE_TD_BUFLEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_BYTES" data-ref="_M/AGE_TX_BYTES">AGE_TX_BYTES</dfn>(x)		\</u></td></tr>
<tr><th id="627">627</th><td><u>	(((x) &lt;&lt; AGE_TD_BUFLEN_SHIFT) &amp; AGE_TD_BUFLEN_MASK)</u></td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_desc::flags" title='tx_desc::flags' data-ref="tx_desc::flags" data-ref-filename="tx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_MSS" data-ref="_M/AGE_TD_TSO_MSS">AGE_TD_TSO_MSS</dfn>			0xFFF80000</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_HDR" data-ref="_M/AGE_TD_TSO_HDR">AGE_TD_TSO_HDR</dfn>			0x00040000</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_TCPHDR_LEN" data-ref="_M/AGE_TD_TSO_TCPHDR_LEN">AGE_TD_TSO_TCPHDR_LEN</dfn>		0x0003C000</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_IPHDR_LEN" data-ref="_M/AGE_TD_IPHDR_LEN">AGE_TD_IPHDR_LEN</dfn>		0x00003C00</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_LLC_SNAP" data-ref="_M/AGE_TD_LLC_SNAP">AGE_TD_LLC_SNAP</dfn>			0x00000200</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_VLAN_TAGGED" data-ref="_M/AGE_TD_VLAN_TAGGED">AGE_TD_VLAN_TAGGED</dfn>		0x00000100</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_UDPCSUM" data-ref="_M/AGE_TD_UDPCSUM">AGE_TD_UDPCSUM</dfn>			0x00000080</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TCPCSUM" data-ref="_M/AGE_TD_TCPCSUM">AGE_TD_TCPCSUM</dfn>			0x00000040</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_IPCSUM" data-ref="_M/AGE_TD_IPCSUM">AGE_TD_IPCSUM</dfn>			0x00000020</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_IPV4" data-ref="_M/AGE_TD_TSO_IPV4">AGE_TD_TSO_IPV4</dfn>			0x00000010</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_IPV6" data-ref="_M/AGE_TD_TSO_IPV6">AGE_TD_TSO_IPV6</dfn>			0x00000012</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_CSUM" data-ref="_M/AGE_TD_CSUM">AGE_TD_CSUM</dfn>			0x00000008</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_INSERT_VLAN_TAG" data-ref="_M/AGE_TD_INSERT_VLAN_TAG">AGE_TD_INSERT_VLAN_TAG</dfn>		0x00000004</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_COALESCE" data-ref="_M/AGE_TD_COALESCE">AGE_TD_COALESCE</dfn>			0x00000002</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_EOP" data-ref="_M/AGE_TD_EOP">AGE_TD_EOP</dfn>			0x00000001</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_CSUM_PLOADOFFSET" data-ref="_M/AGE_TD_CSUM_PLOADOFFSET">AGE_TD_CSUM_PLOADOFFSET</dfn>		0x00FF0000</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_CSUM_XSUMOFFSET" data-ref="_M/AGE_TD_CSUM_XSUMOFFSET">AGE_TD_CSUM_XSUMOFFSET</dfn>		0xFF000000</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_CSUM_XSUMOFFSET_SHIFT" data-ref="_M/AGE_TD_CSUM_XSUMOFFSET_SHIFT">AGE_TD_CSUM_XSUMOFFSET_SHIFT</dfn>	24</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_CSUM_PLOADOFFSET_SHIFT" data-ref="_M/AGE_TD_CSUM_PLOADOFFSET_SHIFT">AGE_TD_CSUM_PLOADOFFSET_SHIFT</dfn>	16</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_MSS_SHIFT" data-ref="_M/AGE_TD_TSO_MSS_SHIFT">AGE_TD_TSO_MSS_SHIFT</dfn>		19</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_TSO_TCPHDR_LEN_SHIFT" data-ref="_M/AGE_TD_TSO_TCPHDR_LEN_SHIFT">AGE_TD_TSO_TCPHDR_LEN_SHIFT</dfn>	14</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/AGE_TD_IPHDR_LEN_SHIFT" data-ref="_M/AGE_TD_IPHDR_LEN_SHIFT">AGE_TD_IPHDR_LEN_SHIFT</dfn>		10</u></td></tr>
<tr><th id="652">652</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_RING_CNT" data-ref="_M/AGE_TX_RING_CNT">AGE_TX_RING_CNT</dfn>		256</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_RING_CNT" data-ref="_M/AGE_RX_RING_CNT">AGE_RX_RING_CNT</dfn>		256</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/AGE_RR_RING_CNT" data-ref="_M/AGE_RR_RING_CNT">AGE_RR_RING_CNT</dfn>		(AGE_TX_RING_CNT + AGE_RX_RING_CNT)</u></td></tr>
<tr><th id="657">657</th><td><i>/* The following ring alignments are just guessing. */</i></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_RING_ALIGN" data-ref="_M/AGE_TX_RING_ALIGN">AGE_TX_RING_ALIGN</dfn>	16</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/AGE_RX_RING_ALIGN" data-ref="_M/AGE_RX_RING_ALIGN">AGE_RX_RING_ALIGN</dfn>	16</u></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/AGE_RR_RING_ALIGN" data-ref="_M/AGE_RR_RING_ALIGN">AGE_RR_RING_ALIGN</dfn>	16</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_ALIGN" data-ref="_M/AGE_CMB_ALIGN">AGE_CMB_ALIGN</dfn>		16</u></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/AGE_SMB_ALIGN" data-ref="_M/AGE_SMB_ALIGN">AGE_SMB_ALIGN</dfn>		16</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/AGE_TSO_MAXSEGSIZE" data-ref="_M/AGE_TSO_MAXSEGSIZE">AGE_TSO_MAXSEGSIZE</dfn>	4096</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/AGE_TSO_MAXSIZE" data-ref="_M/AGE_TSO_MAXSIZE">AGE_TSO_MAXSIZE</dfn>		(65535 + sizeof(struct ether_vlan_header))</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/AGE_MAXTXSEGS" data-ref="_M/AGE_MAXTXSEGS">AGE_MAXTXSEGS</dfn>		32</u></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/AGE_ADDR_LO" data-ref="_M/AGE_ADDR_LO">AGE_ADDR_LO</dfn>(x)		((uint64_t) (x) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/AGE_ADDR_HI" data-ref="_M/AGE_ADDR_HI">AGE_ADDR_HI</dfn>(x)		((uint64_t) (x) &gt;&gt; 32)</u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/AGE_MSI_MESSAGES" data-ref="_M/AGE_MSI_MESSAGES">AGE_MSI_MESSAGES</dfn>	1</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/AGE_MSIX_MESSAGES" data-ref="_M/AGE_MSIX_MESSAGES">AGE_MSIX_MESSAGES</dfn>	1</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/AGE_JUMBO_FRAMELEN" data-ref="_M/AGE_JUMBO_FRAMELEN">AGE_JUMBO_FRAMELEN</dfn>	10240</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/AGE_JUMBO_MTU" data-ref="_M/AGE_JUMBO_MTU">AGE_JUMBO_MTU</dfn>		\</u></td></tr>
<tr><th id="676">676</th><td><u>	(AGE_JUMBO_FRAMELEN - EVL_ENCAPLEN - \</u></td></tr>
<tr><th id="677">677</th><td><u>	ETHER_HDR_LEN - ETHER_CRC_LEN)</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/AGE_DESC_INC" data-ref="_M/AGE_DESC_INC">AGE_DESC_INC</dfn>(x, y)	((x) = ((x) + 1) % (y))</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/AGE_PROC_MIN" data-ref="_M/AGE_PROC_MIN">AGE_PROC_MIN</dfn>		30</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/AGE_PROC_MAX" data-ref="_M/AGE_PROC_MAX">AGE_PROC_MAX</dfn>		(AGE_RX_RING_CNT - 1)</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/AGE_PROC_DEFAULT" data-ref="_M/AGE_PROC_DEFAULT">AGE_PROC_DEFAULT</dfn>	(AGE_RX_RING_CNT / 2)</u></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><b>struct</b> <dfn class="type def" id="age_txdesc" title='age_txdesc' data-ref="age_txdesc" data-ref-filename="age_txdesc">age_txdesc</dfn> {</td></tr>
<tr><th id="686">686</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="age_txdesc::tx_m" title='age_txdesc::tx_m' data-ref="age_txdesc::tx_m" data-ref-filename="age_txdesc..tx_m">tx_m</dfn>;</td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_txdesc::tx_dmamap" title='age_txdesc::tx_dmamap' data-ref="age_txdesc::tx_dmamap" data-ref-filename="age_txdesc..tx_dmamap">tx_dmamap</dfn>;</td></tr>
<tr><th id="688">688</th><td>	<b>struct</b> <a class="type" href="#tx_desc" title='tx_desc' data-ref="tx_desc" data-ref-filename="tx_desc">tx_desc</a>		*<dfn class="decl field" id="age_txdesc::tx_desc" title='age_txdesc::tx_desc' data-ref="age_txdesc::tx_desc" data-ref-filename="age_txdesc..tx_desc">tx_desc</dfn>;</td></tr>
<tr><th id="689">689</th><td>};</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><b>struct</b> <dfn class="type def" id="age_rxdesc" title='age_rxdesc' data-ref="age_rxdesc" data-ref-filename="age_rxdesc">age_rxdesc</dfn> {</td></tr>
<tr><th id="692">692</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a> 		*<dfn class="decl field" id="age_rxdesc::rx_m" title='age_rxdesc::rx_m' data-ref="age_rxdesc::rx_m" data-ref-filename="age_rxdesc..rx_m">rx_m</dfn>;</td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_rxdesc::rx_dmamap" title='age_rxdesc::rx_dmamap' data-ref="age_rxdesc::rx_dmamap" data-ref-filename="age_rxdesc..rx_dmamap">rx_dmamap</dfn>;</td></tr>
<tr><th id="694">694</th><td>	<b>struct</b> <a class="type" href="#rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</a>		*<dfn class="decl field" id="age_rxdesc::rx_desc" title='age_rxdesc::rx_desc' data-ref="age_rxdesc::rx_desc" data-ref-filename="age_rxdesc..rx_desc">rx_desc</dfn>;</td></tr>
<tr><th id="695">695</th><td>};</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><b>struct</b> <dfn class="type def" id="age_chain_data" title='age_chain_data' data-ref="age_chain_data" data-ref-filename="age_chain_data">age_chain_data</dfn>{</td></tr>
<tr><th id="698">698</th><td>	<b>struct</b> <a class="type" href="#age_txdesc" title='age_txdesc' data-ref="age_txdesc" data-ref-filename="age_txdesc">age_txdesc</a>	<dfn class="decl field" id="age_chain_data::age_txdesc" title='age_chain_data::age_txdesc' data-ref="age_chain_data::age_txdesc" data-ref-filename="age_chain_data..age_txdesc">age_txdesc</dfn>[<a class="macro" href="#654" title="256" data-ref="_M/AGE_TX_RING_CNT">AGE_TX_RING_CNT</a>];</td></tr>
<tr><th id="699">699</th><td>	<b>struct</b> <a class="type" href="#age_rxdesc" title='age_rxdesc' data-ref="age_rxdesc" data-ref-filename="age_rxdesc">age_rxdesc</a>	<dfn class="decl field" id="age_chain_data::age_rxdesc" title='age_chain_data::age_rxdesc' data-ref="age_chain_data::age_rxdesc" data-ref-filename="age_chain_data..age_rxdesc">age_rxdesc</dfn>[<a class="macro" href="#655" title="256" data-ref="_M/AGE_RX_RING_CNT">AGE_RX_RING_CNT</a>];</td></tr>
<tr><th id="700">700</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_tx_ring_map" title='age_chain_data::age_tx_ring_map' data-ref="age_chain_data::age_tx_ring_map" data-ref-filename="age_chain_data..age_tx_ring_map">age_tx_ring_map</dfn>;</td></tr>
<tr><th id="701">701</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_chain_data::age_tx_ring_seg" title='age_chain_data::age_tx_ring_seg' data-ref="age_chain_data::age_tx_ring_seg" data-ref-filename="age_chain_data..age_tx_ring_seg">age_tx_ring_seg</dfn>;</td></tr>
<tr><th id="702">702</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_rx_ring_map" title='age_chain_data::age_rx_ring_map' data-ref="age_chain_data::age_rx_ring_map" data-ref-filename="age_chain_data..age_rx_ring_map">age_rx_ring_map</dfn>;</td></tr>
<tr><th id="703">703</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_chain_data::age_rx_ring_seg" title='age_chain_data::age_rx_ring_seg' data-ref="age_chain_data::age_rx_ring_seg" data-ref-filename="age_chain_data..age_rx_ring_seg">age_rx_ring_seg</dfn>;</td></tr>
<tr><th id="704">704</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_rx_sparemap" title='age_chain_data::age_rx_sparemap' data-ref="age_chain_data::age_rx_sparemap" data-ref-filename="age_chain_data..age_rx_sparemap">age_rx_sparemap</dfn>;</td></tr>
<tr><th id="705">705</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_rr_ring_map" title='age_chain_data::age_rr_ring_map' data-ref="age_chain_data::age_rr_ring_map" data-ref-filename="age_chain_data..age_rr_ring_map">age_rr_ring_map</dfn>;</td></tr>
<tr><th id="706">706</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_chain_data::age_rr_ring_seg" title='age_chain_data::age_rr_ring_seg' data-ref="age_chain_data::age_rr_ring_seg" data-ref-filename="age_chain_data..age_rr_ring_seg">age_rr_ring_seg</dfn>;</td></tr>
<tr><th id="707">707</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_cmb_block_map" title='age_chain_data::age_cmb_block_map' data-ref="age_chain_data::age_cmb_block_map" data-ref-filename="age_chain_data..age_cmb_block_map">age_cmb_block_map</dfn>;</td></tr>
<tr><th id="708">708</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_chain_data::age_cmb_block_seg" title='age_chain_data::age_cmb_block_seg' data-ref="age_chain_data::age_cmb_block_seg" data-ref-filename="age_chain_data..age_cmb_block_seg">age_cmb_block_seg</dfn>;</td></tr>
<tr><th id="709">709</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="age_chain_data::age_smb_block_map" title='age_chain_data::age_smb_block_map' data-ref="age_chain_data::age_smb_block_map" data-ref-filename="age_chain_data..age_smb_block_map">age_smb_block_map</dfn>;</td></tr>
<tr><th id="710">710</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_chain_data::age_smb_block_seg" title='age_chain_data::age_smb_block_seg' data-ref="age_chain_data::age_smb_block_seg" data-ref-filename="age_chain_data..age_smb_block_seg">age_smb_block_seg</dfn>;</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_tx_prod" title='age_chain_data::age_tx_prod' data-ref="age_chain_data::age_tx_prod" data-ref-filename="age_chain_data..age_tx_prod">age_tx_prod</dfn>;</td></tr>
<tr><th id="713">713</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_tx_cons" title='age_chain_data::age_tx_cons' data-ref="age_chain_data::age_tx_cons" data-ref-filename="age_chain_data..age_tx_cons">age_tx_cons</dfn>;</td></tr>
<tr><th id="714">714</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_tx_cnt" title='age_chain_data::age_tx_cnt' data-ref="age_chain_data::age_tx_cnt" data-ref-filename="age_chain_data..age_tx_cnt">age_tx_cnt</dfn>;</td></tr>
<tr><th id="715">715</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_rx_cons" title='age_chain_data::age_rx_cons' data-ref="age_chain_data::age_rx_cons" data-ref-filename="age_chain_data..age_rx_cons">age_rx_cons</dfn>;</td></tr>
<tr><th id="716">716</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_rr_cons" title='age_chain_data::age_rr_cons' data-ref="age_chain_data::age_rr_cons" data-ref-filename="age_chain_data..age_rr_cons">age_rr_cons</dfn>;</td></tr>
<tr><th id="717">717</th><td>	<em>int</em>			<dfn class="decl field" id="age_chain_data::age_rxlen" title='age_chain_data::age_rxlen' data-ref="age_chain_data::age_rxlen" data-ref-filename="age_chain_data..age_rxlen">age_rxlen</dfn>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="age_chain_data::age_rxhead" title='age_chain_data::age_rxhead' data-ref="age_chain_data::age_rxhead" data-ref-filename="age_chain_data..age_rxhead">age_rxhead</dfn>;</td></tr>
<tr><th id="720">720</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="age_chain_data::age_rxtail" title='age_chain_data::age_rxtail' data-ref="age_chain_data::age_rxtail" data-ref-filename="age_chain_data..age_rxtail">age_rxtail</dfn>;</td></tr>
<tr><th id="721">721</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="age_chain_data::age_rxprev_tail" title='age_chain_data::age_rxprev_tail' data-ref="age_chain_data::age_rxprev_tail" data-ref-filename="age_chain_data..age_rxprev_tail">age_rxprev_tail</dfn>;</td></tr>
<tr><th id="722">722</th><td>};</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><b>struct</b> <dfn class="type def" id="age_ring_data" title='age_ring_data' data-ref="age_ring_data" data-ref-filename="age_ring_data">age_ring_data</dfn> {</td></tr>
<tr><th id="725">725</th><td>	<b>struct</b> <a class="type" href="#tx_desc" title='tx_desc' data-ref="tx_desc" data-ref-filename="tx_desc">tx_desc</a>		*<dfn class="decl field" id="age_ring_data::age_tx_ring" title='age_ring_data::age_tx_ring' data-ref="age_ring_data::age_tx_ring" data-ref-filename="age_ring_data..age_tx_ring">age_tx_ring</dfn>;</td></tr>
<tr><th id="726">726</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_ring_data::age_tx_ring_seg" title='age_ring_data::age_tx_ring_seg' data-ref="age_ring_data::age_tx_ring_seg" data-ref-filename="age_ring_data..age_tx_ring_seg">age_tx_ring_seg</dfn>;</td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="age_ring_data::age_tx_ring_paddr" title='age_ring_data::age_tx_ring_paddr' data-ref="age_ring_data::age_tx_ring_paddr" data-ref-filename="age_ring_data..age_tx_ring_paddr">age_tx_ring_paddr</dfn>;</td></tr>
<tr><th id="728">728</th><td>	<b>struct</b> <a class="type" href="#rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</a>		*<dfn class="decl field" id="age_ring_data::age_rx_ring" title='age_ring_data::age_rx_ring' data-ref="age_ring_data::age_rx_ring" data-ref-filename="age_ring_data..age_rx_ring">age_rx_ring</dfn>;</td></tr>
<tr><th id="729">729</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_ring_data::age_rx_ring_seg" title='age_ring_data::age_rx_ring_seg' data-ref="age_ring_data::age_rx_ring_seg" data-ref-filename="age_ring_data..age_rx_ring_seg">age_rx_ring_seg</dfn>;</td></tr>
<tr><th id="730">730</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="age_ring_data::age_rx_ring_paddr" title='age_ring_data::age_rx_ring_paddr' data-ref="age_ring_data::age_rx_ring_paddr" data-ref-filename="age_ring_data..age_rx_ring_paddr">age_rx_ring_paddr</dfn>;</td></tr>
<tr><th id="731">731</th><td>	<b>struct</b> <a class="type" href="#rx_rdesc" title='rx_rdesc' data-ref="rx_rdesc" data-ref-filename="rx_rdesc">rx_rdesc</a>		*<dfn class="decl field" id="age_ring_data::age_rr_ring" title='age_ring_data::age_rr_ring' data-ref="age_ring_data::age_rr_ring" data-ref-filename="age_ring_data..age_rr_ring">age_rr_ring</dfn>;</td></tr>
<tr><th id="732">732</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_ring_data::age_rr_ring_seg" title='age_ring_data::age_rr_ring_seg' data-ref="age_ring_data::age_rr_ring_seg" data-ref-filename="age_ring_data..age_rr_ring_seg">age_rr_ring_seg</dfn>;</td></tr>
<tr><th id="733">733</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="age_ring_data::age_rr_ring_paddr" title='age_ring_data::age_rr_ring_paddr' data-ref="age_ring_data::age_rr_ring_paddr" data-ref-filename="age_ring_data..age_rr_ring_paddr">age_rr_ring_paddr</dfn>;</td></tr>
<tr><th id="734">734</th><td>	<b>struct</b> <a class="type" href="#cmb" title='cmb' data-ref="cmb" data-ref-filename="cmb">cmb</a>		*<dfn class="decl field" id="age_ring_data::age_cmb_block" title='age_ring_data::age_cmb_block' data-ref="age_ring_data::age_cmb_block" data-ref-filename="age_ring_data..age_cmb_block">age_cmb_block</dfn>;</td></tr>
<tr><th id="735">735</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_ring_data::age_cmb_block_seg" title='age_ring_data::age_cmb_block_seg' data-ref="age_ring_data::age_cmb_block_seg" data-ref-filename="age_ring_data..age_cmb_block_seg">age_cmb_block_seg</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="age_ring_data::age_cmb_block_paddr" title='age_ring_data::age_cmb_block_paddr' data-ref="age_ring_data::age_cmb_block_paddr" data-ref-filename="age_ring_data..age_cmb_block_paddr">age_cmb_block_paddr</dfn>;</td></tr>
<tr><th id="737">737</th><td>	<b>struct</b> <a class="type" href="#smb" title='smb' data-ref="smb" data-ref-filename="smb">smb</a>		*<dfn class="decl field" id="age_ring_data::age_smb_block" title='age_ring_data::age_smb_block' data-ref="age_ring_data::age_smb_block" data-ref-filename="age_ring_data..age_smb_block">age_smb_block</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="age_ring_data::age_smb_block_seg" title='age_ring_data::age_smb_block_seg' data-ref="age_ring_data::age_smb_block_seg" data-ref-filename="age_ring_data..age_smb_block_seg">age_smb_block_seg</dfn>;</td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="age_ring_data::age_smb_block_paddr" title='age_ring_data::age_smb_block_paddr' data-ref="age_ring_data::age_smb_block_paddr" data-ref-filename="age_ring_data..age_smb_block_paddr">age_smb_block_paddr</dfn>;</td></tr>
<tr><th id="740">740</th><td>};</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/AGE_TX_RING_SZ" data-ref="_M/AGE_TX_RING_SZ">AGE_TX_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="743">743</th><td><u>    (sizeof(struct tx_desc) * AGE_TX_RING_CNT)</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/AGE_RX_RING_SZ" data-ref="_M/AGE_RX_RING_SZ">AGE_RX_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="745">745</th><td><u>    (sizeof(struct rx_desc) * AGE_RX_RING_CNT)</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/AGE_RR_RING_SZ" data-ref="_M/AGE_RR_RING_SZ">AGE_RR_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="747">747</th><td><u>    (sizeof(struct rx_rdesc) * AGE_RR_RING_CNT)</u></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/AGE_CMB_BLOCK_SZ" data-ref="_M/AGE_CMB_BLOCK_SZ">AGE_CMB_BLOCK_SZ</dfn>	sizeof(struct cmb)</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/AGE_SMB_BLOCK_SZ" data-ref="_M/AGE_SMB_BLOCK_SZ">AGE_SMB_BLOCK_SZ</dfn>	sizeof(struct smb)</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><b>struct</b> <dfn class="type def" id="age_stats" title='age_stats' data-ref="age_stats" data-ref-filename="age_stats">age_stats</dfn> {</td></tr>
<tr><th id="752">752</th><td>	<i>/* Rx stats. */</i></td></tr>
<tr><th id="753">753</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_frames" title='age_stats::rx_frames' data-ref="age_stats::rx_frames" data-ref-filename="age_stats..rx_frames">rx_frames</dfn>;</td></tr>
<tr><th id="754">754</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_bcast_frames" title='age_stats::rx_bcast_frames' data-ref="age_stats::rx_bcast_frames" data-ref-filename="age_stats..rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_mcast_frames" title='age_stats::rx_mcast_frames' data-ref="age_stats::rx_mcast_frames" data-ref-filename="age_stats..rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_pause_frames" title='age_stats::rx_pause_frames' data-ref="age_stats::rx_pause_frames" data-ref-filename="age_stats..rx_pause_frames">rx_pause_frames</dfn>;</td></tr>
<tr><th id="757">757</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_control_frames" title='age_stats::rx_control_frames' data-ref="age_stats::rx_control_frames" data-ref-filename="age_stats..rx_control_frames">rx_control_frames</dfn>;</td></tr>
<tr><th id="758">758</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_crcerrs" title='age_stats::rx_crcerrs' data-ref="age_stats::rx_crcerrs" data-ref-filename="age_stats..rx_crcerrs">rx_crcerrs</dfn>;</td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_lenerrs" title='age_stats::rx_lenerrs' data-ref="age_stats::rx_lenerrs" data-ref-filename="age_stats..rx_lenerrs">rx_lenerrs</dfn>;</td></tr>
<tr><th id="760">760</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_bytes" title='age_stats::rx_bytes' data-ref="age_stats::rx_bytes" data-ref-filename="age_stats..rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="761">761</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_runts" title='age_stats::rx_runts' data-ref="age_stats::rx_runts" data-ref-filename="age_stats..rx_runts">rx_runts</dfn>;</td></tr>
<tr><th id="762">762</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_fragments" title='age_stats::rx_fragments' data-ref="age_stats::rx_fragments" data-ref-filename="age_stats..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="763">763</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_64" title='age_stats::rx_pkts_64' data-ref="age_stats::rx_pkts_64" data-ref-filename="age_stats..rx_pkts_64">rx_pkts_64</dfn>;</td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_65_127" title='age_stats::rx_pkts_65_127' data-ref="age_stats::rx_pkts_65_127" data-ref-filename="age_stats..rx_pkts_65_127">rx_pkts_65_127</dfn>;</td></tr>
<tr><th id="765">765</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_128_255" title='age_stats::rx_pkts_128_255' data-ref="age_stats::rx_pkts_128_255" data-ref-filename="age_stats..rx_pkts_128_255">rx_pkts_128_255</dfn>;</td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_256_511" title='age_stats::rx_pkts_256_511' data-ref="age_stats::rx_pkts_256_511" data-ref-filename="age_stats..rx_pkts_256_511">rx_pkts_256_511</dfn>;</td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_512_1023" title='age_stats::rx_pkts_512_1023' data-ref="age_stats::rx_pkts_512_1023" data-ref-filename="age_stats..rx_pkts_512_1023">rx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_1024_1518" title='age_stats::rx_pkts_1024_1518' data-ref="age_stats::rx_pkts_1024_1518" data-ref-filename="age_stats..rx_pkts_1024_1518">rx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="769">769</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_1519_max" title='age_stats::rx_pkts_1519_max' data-ref="age_stats::rx_pkts_1519_max" data-ref-filename="age_stats..rx_pkts_1519_max">rx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="770">770</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_truncated" title='age_stats::rx_pkts_truncated' data-ref="age_stats::rx_pkts_truncated" data-ref-filename="age_stats..rx_pkts_truncated">rx_pkts_truncated</dfn>;</td></tr>
<tr><th id="771">771</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_fifo_oflows" title='age_stats::rx_fifo_oflows' data-ref="age_stats::rx_fifo_oflows" data-ref-filename="age_stats..rx_fifo_oflows">rx_fifo_oflows</dfn>;</td></tr>
<tr><th id="772">772</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_desc_oflows" title='age_stats::rx_desc_oflows' data-ref="age_stats::rx_desc_oflows" data-ref-filename="age_stats..rx_desc_oflows">rx_desc_oflows</dfn>;</td></tr>
<tr><th id="773">773</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::rx_alignerrs" title='age_stats::rx_alignerrs' data-ref="age_stats::rx_alignerrs" data-ref-filename="age_stats..rx_alignerrs">rx_alignerrs</dfn>;</td></tr>
<tr><th id="774">774</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_bcast_bytes" title='age_stats::rx_bcast_bytes' data-ref="age_stats::rx_bcast_bytes" data-ref-filename="age_stats..rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="775">775</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_mcast_bytes" title='age_stats::rx_mcast_bytes' data-ref="age_stats::rx_mcast_bytes" data-ref-filename="age_stats..rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="776">776</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::rx_pkts_filtered" title='age_stats::rx_pkts_filtered' data-ref="age_stats::rx_pkts_filtered" data-ref-filename="age_stats..rx_pkts_filtered">rx_pkts_filtered</dfn>;</td></tr>
<tr><th id="777">777</th><td>	<i>/* Tx stats. */</i></td></tr>
<tr><th id="778">778</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_frames" title='age_stats::tx_frames' data-ref="age_stats::tx_frames" data-ref-filename="age_stats..tx_frames">tx_frames</dfn>;</td></tr>
<tr><th id="779">779</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_bcast_frames" title='age_stats::tx_bcast_frames' data-ref="age_stats::tx_bcast_frames" data-ref-filename="age_stats..tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="780">780</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_mcast_frames" title='age_stats::tx_mcast_frames' data-ref="age_stats::tx_mcast_frames" data-ref-filename="age_stats..tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="781">781</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_pause_frames" title='age_stats::tx_pause_frames' data-ref="age_stats::tx_pause_frames" data-ref-filename="age_stats..tx_pause_frames">tx_pause_frames</dfn>;</td></tr>
<tr><th id="782">782</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_excess_defer" title='age_stats::tx_excess_defer' data-ref="age_stats::tx_excess_defer" data-ref-filename="age_stats..tx_excess_defer">tx_excess_defer</dfn>;</td></tr>
<tr><th id="783">783</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_control_frames" title='age_stats::tx_control_frames' data-ref="age_stats::tx_control_frames" data-ref-filename="age_stats..tx_control_frames">tx_control_frames</dfn>;</td></tr>
<tr><th id="784">784</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_deferred" title='age_stats::tx_deferred' data-ref="age_stats::tx_deferred" data-ref-filename="age_stats..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="785">785</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_bytes" title='age_stats::tx_bytes' data-ref="age_stats::tx_bytes" data-ref-filename="age_stats..tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="786">786</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_64" title='age_stats::tx_pkts_64' data-ref="age_stats::tx_pkts_64" data-ref-filename="age_stats..tx_pkts_64">tx_pkts_64</dfn>;</td></tr>
<tr><th id="787">787</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_65_127" title='age_stats::tx_pkts_65_127' data-ref="age_stats::tx_pkts_65_127" data-ref-filename="age_stats..tx_pkts_65_127">tx_pkts_65_127</dfn>;</td></tr>
<tr><th id="788">788</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_128_255" title='age_stats::tx_pkts_128_255' data-ref="age_stats::tx_pkts_128_255" data-ref-filename="age_stats..tx_pkts_128_255">tx_pkts_128_255</dfn>;</td></tr>
<tr><th id="789">789</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_256_511" title='age_stats::tx_pkts_256_511' data-ref="age_stats::tx_pkts_256_511" data-ref-filename="age_stats..tx_pkts_256_511">tx_pkts_256_511</dfn>;</td></tr>
<tr><th id="790">790</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_512_1023" title='age_stats::tx_pkts_512_1023' data-ref="age_stats::tx_pkts_512_1023" data-ref-filename="age_stats..tx_pkts_512_1023">tx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="791">791</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_1024_1518" title='age_stats::tx_pkts_1024_1518' data-ref="age_stats::tx_pkts_1024_1518" data-ref-filename="age_stats..tx_pkts_1024_1518">tx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="792">792</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_pkts_1519_max" title='age_stats::tx_pkts_1519_max' data-ref="age_stats::tx_pkts_1519_max" data-ref-filename="age_stats..tx_pkts_1519_max">tx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="793">793</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_single_colls" title='age_stats::tx_single_colls' data-ref="age_stats::tx_single_colls" data-ref-filename="age_stats..tx_single_colls">tx_single_colls</dfn>;</td></tr>
<tr><th id="794">794</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_multi_colls" title='age_stats::tx_multi_colls' data-ref="age_stats::tx_multi_colls" data-ref-filename="age_stats..tx_multi_colls">tx_multi_colls</dfn>;</td></tr>
<tr><th id="795">795</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_late_colls" title='age_stats::tx_late_colls' data-ref="age_stats::tx_late_colls" data-ref-filename="age_stats..tx_late_colls">tx_late_colls</dfn>;</td></tr>
<tr><th id="796">796</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_excess_colls" title='age_stats::tx_excess_colls' data-ref="age_stats::tx_excess_colls" data-ref-filename="age_stats..tx_excess_colls">tx_excess_colls</dfn>;</td></tr>
<tr><th id="797">797</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_underrun" title='age_stats::tx_underrun' data-ref="age_stats::tx_underrun" data-ref-filename="age_stats..tx_underrun">tx_underrun</dfn>;</td></tr>
<tr><th id="798">798</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_desc_underrun" title='age_stats::tx_desc_underrun' data-ref="age_stats::tx_desc_underrun" data-ref-filename="age_stats..tx_desc_underrun">tx_desc_underrun</dfn>;</td></tr>
<tr><th id="799">799</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_lenerrs" title='age_stats::tx_lenerrs' data-ref="age_stats::tx_lenerrs" data-ref-filename="age_stats..tx_lenerrs">tx_lenerrs</dfn>;</td></tr>
<tr><th id="800">800</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="age_stats::tx_pkts_truncated" title='age_stats::tx_pkts_truncated' data-ref="age_stats::tx_pkts_truncated" data-ref-filename="age_stats..tx_pkts_truncated">tx_pkts_truncated</dfn>;</td></tr>
<tr><th id="801">801</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_bcast_bytes" title='age_stats::tx_bcast_bytes' data-ref="age_stats::tx_bcast_bytes" data-ref-filename="age_stats..tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="802">802</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="age_stats::tx_mcast_bytes" title='age_stats::tx_mcast_bytes' data-ref="age_stats::tx_mcast_bytes" data-ref-filename="age_stats..tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="803">803</th><td>};</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i>/*</i></td></tr>
<tr><th id="806">806</th><td><i> * Software state per device.</i></td></tr>
<tr><th id="807">807</th><td><i> */</i></td></tr>
<tr><th id="808">808</th><td><b>struct</b> <dfn class="type def" id="age_softc" title='age_softc' data-ref="age_softc" data-ref-filename="age_softc">age_softc</dfn> {</td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a> 		<dfn class="decl field" id="age_softc::sc_dev" title='age_softc::sc_dev' data-ref="age_softc::sc_dev" data-ref-filename="age_softc..sc_dev">sc_dev</dfn>;</td></tr>
<tr><th id="810">810</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ethercom" title='ethercom' data-ref="ethercom" data-ref-filename="ethercom">ethercom</a>		<dfn class="decl field" id="age_softc::sc_ec" title='age_softc::sc_ec' data-ref="age_softc::sc_ec" data-ref-filename="age_softc..sc_ec">sc_ec</dfn>;</td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="age_softc::sc_enaddr" title='age_softc::sc_enaddr' data-ref="age_softc::sc_enaddr" data-ref-filename="age_softc..sc_enaddr">sc_enaddr</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="decl field" id="age_softc::sc_mem_bt" title='age_softc::sc_mem_bt' data-ref="age_softc::sc_mem_bt" data-ref-filename="age_softc..sc_mem_bt">sc_mem_bt</dfn>;</td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="age_softc::sc_mem_bh" title='age_softc::sc_mem_bh' data-ref="age_softc::sc_mem_bh" data-ref-filename="age_softc..sc_mem_bh">sc_mem_bh</dfn>;</td></tr>
<tr><th id="815">815</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>		<dfn class="decl field" id="age_softc::sc_mem_size" title='age_softc::sc_mem_size' data-ref="age_softc::sc_mem_size" data-ref-filename="age_softc..sc_mem_size">sc_mem_size</dfn>;</td></tr>
<tr><th id="816">816</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="age_softc::sc_dmat" title='age_softc::sc_dmat' data-ref="age_softc::sc_dmat" data-ref-filename="age_softc..sc_dmat">sc_dmat</dfn>;</td></tr>
<tr><th id="817">817</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pci_chipset_tag_t" title='pci_chipset_tag_t' data-type='struct pci_chipset_tag *' data-ref="pci_chipset_tag_t" data-ref-filename="pci_chipset_tag_t">pci_chipset_tag_t</a>	<dfn class="decl field" id="age_softc::sc_pct" title='age_softc::sc_pct' data-ref="age_softc::sc_pct" data-ref-filename="age_softc..sc_pct">sc_pct</dfn>;</td></tr>
<tr><th id="818">818</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pcitag_t" title='pcitag_t' data-type='union x86_pci_tag_u' data-ref="pcitag_t" data-ref-filename="pcitag_t">pcitag_t</a>		<dfn class="decl field" id="age_softc::sc_pcitag" title='age_softc::sc_pcitag' data-ref="age_softc::sc_pcitag" data-ref-filename="age_softc..sc_pcitag">sc_pcitag</dfn>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>	<em>void</em>			*<dfn class="decl field" id="age_softc::sc_irq_handle" title='age_softc::sc_irq_handle' data-ref="age_softc::sc_irq_handle" data-ref-filename="age_softc..sc_irq_handle">sc_irq_handle</dfn>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>	<b>struct</b> <a class="type" href="../mii/miivar.h.html#mii_data" title='mii_data' data-ref="mii_data" data-ref-filename="mii_data">mii_data</a>		<dfn class="decl field" id="age_softc::sc_miibus" title='age_softc::sc_miibus' data-ref="age_softc::sc_miibus" data-ref-filename="age_softc..sc_miibus">sc_miibus</dfn>;</td></tr>
<tr><th id="823">823</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_rev" title='age_softc::age_rev' data-ref="age_softc::age_rev" data-ref-filename="age_softc..age_rev">age_rev</dfn>;</td></tr>
<tr><th id="824">824</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_chip_rev" title='age_softc::age_chip_rev' data-ref="age_softc::age_chip_rev" data-ref-filename="age_softc..age_chip_rev">age_chip_rev</dfn>;</td></tr>
<tr><th id="825">825</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_phyaddr" title='age_softc::age_phyaddr' data-ref="age_softc::age_phyaddr" data-ref-filename="age_softc..age_phyaddr">age_phyaddr</dfn>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="age_softc::age_dma_rd_burst" title='age_softc::age_dma_rd_burst' data-ref="age_softc::age_dma_rd_burst" data-ref-filename="age_softc..age_dma_rd_burst">age_dma_rd_burst</dfn>;</td></tr>
<tr><th id="828">828</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="age_softc::age_dma_wr_burst" title='age_softc::age_dma_wr_burst' data-ref="age_softc::age_dma_wr_burst" data-ref-filename="age_softc..age_dma_wr_burst">age_dma_wr_burst</dfn>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="age_softc::age_flags" title='age_softc::age_flags' data-ref="age_softc::age_flags" data-ref-filename="age_softc..age_flags">age_flags</dfn>;</td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_PCIE" data-ref="_M/AGE_FLAG_PCIE">AGE_FLAG_PCIE</dfn>		0x0001</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_PCIX" data-ref="_M/AGE_FLAG_PCIX">AGE_FLAG_PCIX</dfn>		0x0002</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_MSI" data-ref="_M/AGE_FLAG_MSI">AGE_FLAG_MSI</dfn>		0x0004</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_MSIX" data-ref="_M/AGE_FLAG_MSIX">AGE_FLAG_MSIX</dfn>		0x0008</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_PMCAP" data-ref="_M/AGE_FLAG_PMCAP">AGE_FLAG_PMCAP</dfn>		0x0010</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_DETACH" data-ref="_M/AGE_FLAG_DETACH">AGE_FLAG_DETACH</dfn>		0x4000</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/AGE_FLAG_LINK" data-ref="_M/AGE_FLAG_LINK">AGE_FLAG_LINK</dfn>		0x8000</u></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>	<a class="typedef" href="../../sys/callout.h.html#callout_t" title='callout_t' data-type='struct callout' data-ref="callout_t" data-ref-filename="callout_t">callout_t</a>		<dfn class="decl field" id="age_softc::sc_tick_ch" title='age_softc::sc_tick_ch' data-ref="age_softc::sc_tick_ch" data-ref-filename="age_softc..sc_tick_ch">sc_tick_ch</dfn>;</td></tr>
<tr><th id="840">840</th><td>	<b>struct</b> <a class="type" href="#age_stats" title='age_stats' data-ref="age_stats" data-ref-filename="age_stats">age_stats</a>	<dfn class="decl field" id="age_softc::age_stat" title='age_softc::age_stat' data-ref="age_softc::age_stat" data-ref-filename="age_softc..age_stat">age_stat</dfn>;</td></tr>
<tr><th id="841">841</th><td>	<b>struct</b> <a class="type" href="#age_chain_data" title='age_chain_data' data-ref="age_chain_data" data-ref-filename="age_chain_data">age_chain_data</a>	<dfn class="decl field" id="age_softc::age_cdata" title='age_softc::age_cdata' data-ref="age_softc::age_cdata" data-ref-filename="age_softc..age_cdata">age_cdata</dfn>;</td></tr>
<tr><th id="842">842</th><td>	<b>struct</b> <a class="type" href="#age_ring_data" title='age_ring_data' data-ref="age_ring_data" data-ref-filename="age_ring_data">age_ring_data</a>	<dfn class="decl field" id="age_softc::age_rdata" title='age_softc::age_rdata' data-ref="age_softc::age_rdata" data-ref-filename="age_softc..age_rdata">age_rdata</dfn>;</td></tr>
<tr><th id="843">843</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_process_limit" title='age_softc::age_process_limit' data-ref="age_softc::age_process_limit" data-ref-filename="age_softc..age_process_limit">age_process_limit</dfn>;</td></tr>
<tr><th id="844">844</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_int_mod" title='age_softc::age_int_mod' data-ref="age_softc::age_int_mod" data-ref-filename="age_softc..age_int_mod">age_int_mod</dfn>;</td></tr>
<tr><th id="845">845</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_max_frame_size" title='age_softc::age_max_frame_size' data-ref="age_softc::age_max_frame_size" data-ref-filename="age_softc..age_max_frame_size">age_max_frame_size</dfn>;</td></tr>
<tr><th id="846">846</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_morework" title='age_softc::age_morework' data-ref="age_softc::age_morework" data-ref-filename="age_softc..age_morework">age_morework</dfn>;</td></tr>
<tr><th id="847">847</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_rr_prod" title='age_softc::age_rr_prod' data-ref="age_softc::age_rr_prod" data-ref-filename="age_softc..age_rr_prod">age_rr_prod</dfn>;</td></tr>
<tr><th id="848">848</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_tpd_cons" title='age_softc::age_tpd_cons' data-ref="age_softc::age_tpd_cons" data-ref-filename="age_softc..age_tpd_cons">age_tpd_cons</dfn>;</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>	<em>int</em>			<dfn class="decl field" id="age_softc::age_txd_spare" title='age_softc::age_txd_spare' data-ref="age_softc::age_txd_spare" data-ref-filename="age_softc..age_txd_spare">age_txd_spare</dfn>;</td></tr>
<tr><th id="851">851</th><td>};</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><i>/* Register access macros. */</i></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="855">855</th><td><u>	bus_space_write_4((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_2" data-ref="_M/CSR_WRITE_2">CSR_WRITE_2</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="857">857</th><td><u>	bus_space_write_2((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_2" data-ref="_M/CSR_READ_2">CSR_READ_2</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="859">859</th><td><u>	bus_space_read_2((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg))</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="861">861</th><td><u>	bus_space_read_4((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg))</u></td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/AGE_COMMIT_MBOX" data-ref="_M/AGE_COMMIT_MBOX">AGE_COMMIT_MBOX</dfn>(_sc)						\</u></td></tr>
<tr><th id="865">865</th><td><u>do {									\</u></td></tr>
<tr><th id="866">866</th><td><u>	CSR_WRITE_4(_sc, AGE_MBOX,					\</u></td></tr>
<tr><th id="867">867</th><td><u>	    (((_sc)-&gt;age_cdata.age_rx_cons &lt;&lt; MBOX_RD_PROD_IDX_SHIFT) &amp;	\</u></td></tr>
<tr><th id="868">868</th><td><u>	    MBOX_RD_PROD_IDX_MASK) |					\</u></td></tr>
<tr><th id="869">869</th><td><u>	    (((_sc)-&gt;age_cdata.age_rr_cons &lt;&lt;				\</u></td></tr>
<tr><th id="870">870</th><td><u>	    MBOX_RRD_CONS_IDX_SHIFT) &amp; MBOX_RRD_CONS_IDX_MASK) |	\</u></td></tr>
<tr><th id="871">871</th><td><u>	    (((_sc)-&gt;age_cdata.age_tx_prod &lt;&lt; MBOX_TD_PROD_IDX_SHIFT) &amp;	\</u></td></tr>
<tr><th id="872">872</th><td><u>	    MBOX_TD_PROD_IDX_MASK));					\</u></td></tr>
<tr><th id="873">873</th><td><u>} while (0)</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><u>#define	<dfn class="macro" id="_M/AGE_RXCHAIN_RESET" data-ref="_M/AGE_RXCHAIN_RESET">AGE_RXCHAIN_RESET</dfn>(_sc)						\</u></td></tr>
<tr><th id="876">876</th><td><u>do {									\</u></td></tr>
<tr><th id="877">877</th><td><u>	(_sc)-&gt;age_cdata.age_rxhead = NULL;				\</u></td></tr>
<tr><th id="878">878</th><td><u>	(_sc)-&gt;age_cdata.age_rxtail = NULL;				\</u></td></tr>
<tr><th id="879">879</th><td><u>	(_sc)-&gt;age_cdata.age_rxprev_tail = NULL;			\</u></td></tr>
<tr><th id="880">880</th><td><u>	(_sc)-&gt;age_cdata.age_rxlen = 0;					\</u></td></tr>
<tr><th id="881">881</th><td><u>} while (0)</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#define	<dfn class="macro" id="_M/AGE_TX_TIMEOUT" data-ref="_M/AGE_TX_TIMEOUT">AGE_TX_TIMEOUT</dfn>		5</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/AGE_RESET_TIMEOUT" data-ref="_M/AGE_RESET_TIMEOUT">AGE_RESET_TIMEOUT</dfn>	100</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/AGE_TIMEOUT" data-ref="_M/AGE_TIMEOUT">AGE_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/AGE_PHY_TIMEOUT" data-ref="_M/AGE_PHY_TIMEOUT">AGE_PHY_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><u>#<span data-ppcond="33">endif</span>	/* _IF_AGEREG_H */</u></td></tr>
<tr><th id="889">889</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_age.c.html'>netbsd/sys/dev/pci/if_age.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
