<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F0xx/stm32_registry.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_a505bd9b1ef4f5c22ac76ddcee8ca344.html">STM32F0xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32_registry.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F0xx capabilities registry.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F0xx_2stm32__registry_8h__dep__incl.png" border="0" usemap="#firmware_2chibios_2os_2hal_2platforms_2STM32F0xx_2stm32__registry_8hdep" alt=""/></div>
<map name="firmware_2chibios_2os_2hal_2platforms_2STM32F0xx_2stm32__registry_8hdep" id="firmware_2chibios_2os_2hal_2platforms_2STM32F0xx_2stm32__registry_8hdep">
<area shape="rect" title="STM32F0xx capabilities registry." alt="" coords="5,5,199,61"/>
<area shape="rect" href="chibios_2os_2hal_2platforms_2STM32F0xx_2hal__lld_8h.html" title="STM32F0xx HAL subsystem low level driver header." alt="" coords="5,109,199,165"/>
</map>
</div>
</div>
<p><a href="STM32F0xx_2stm32__registry_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">STM32F0xx capabilities</div></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F0xx capabilities registry. </p>
</div></div><!-- contents -->
<div class="ttc" id="agroup__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299_html_ga656433ede85fb38fbe0283f168272299"><div class="ttname"><a href="group__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a></div><div class="ttdeci">#define STM32_DMA_STREAM_ID_MSK(dma, stream)</div><div class="ttdoc">Returns a DMA stream identifier mask.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:84</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
