ENTITY Data_swrapper IS
PORT(
    dmao: in std_logic_vector (31 downto 0);
    HRDATA: out std_logic_vector (31 downto 0)
);
end;

ARCHITECTURE convertor of Data_swrapper IS
begin;
    HRDATA(7 downto 0) <= dmao(31 downto 24);
    HRDATA(15 downto 8) <= dmao(23 downto 16);
    HRDATA(23 downto 16) <= dmao(15 downto 8);
    HRDATA(31 downto 24) <= dmao(7 downto 0);
end;
