Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 12:49:49 2020
| Host         : DESKTOP-G7LSD5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.493        0.000                      0                 1062        0.085        0.000                      0                 1062        9.600        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.493        0.000                      0                 1014        0.085        0.000                      0                 1014        9.600        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      9.563        0.000                      0                   48        1.611        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.828ns (59.920%)  route 1.892ns (40.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.246     4.998 r  full_reg/Q
                         net (fo=45, routed)          1.892     6.890    full_OBUF
    P25                  OBUF (Prop_obuf_I_O)         2.582     9.472 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     9.472    full
    P25                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 2.733ns (59.662%)  route 1.848ns (40.338%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.269     5.024 r  data_out_reg[15]/Q
                         net (fo=1, routed)           1.848     6.872    data_out_OBUF[15]
    M20                  OBUF (Prop_obuf_I_O)         2.464     9.337 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.337    data_out[15]
    M20                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 2.757ns (61.398%)  route 1.733ns (38.602%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.269     5.024 r  data_out_reg[14]/Q
                         net (fo=1, routed)           1.733     6.757    data_out_OBUF[14]
    M24                  OBUF (Prop_obuf_I_O)         2.488     9.245 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.245    data_out[14]
    M24                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            empty
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 2.727ns (61.006%)  route 1.743ns (38.994%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  empty_reg/Q
                         net (fo=3, routed)           1.743     6.764    empty_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.458     9.222 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     9.222    empty
    N19                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 2.753ns (61.977%)  route 1.689ns (38.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.269     5.024 r  data_out_reg[9]/Q
                         net (fo=1, routed)           1.689     6.713    data_out_OBUF[9]
    M22                  OBUF (Prop_obuf_I_O)         2.484     9.196 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.196    data_out[9]
    M22                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.769ns (62.986%)  route 1.627ns (37.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.648     4.753    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  data_out_reg[13]/Q
                         net (fo=1, routed)           1.627     6.650    data_out_OBUF[13]
    L24                  OBUF (Prop_obuf_I_O)         2.500     9.150 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.150    data_out[13]
    L24                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.750ns (62.896%)  route 1.622ns (37.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.648     4.753    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  data_out_reg[12]/Q
                         net (fo=1, routed)           1.622     6.644    data_out_OBUF[12]
    P19                  OBUF (Prop_obuf_I_O)         2.481     9.125 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.125    data_out[12]
    P19                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 2.753ns (63.549%)  route 1.579ns (36.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.645     4.750    clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  data_out_reg[11]/Q
                         net (fo=1, routed)           1.579     6.598    data_out_OBUF[11]
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.082 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.082    data_out[11]
    P20                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.745ns (63.513%)  route 1.577ns (36.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  data_out_reg[10]/Q
                         net (fo=1, routed)           1.577     6.598    data_out_OBUF[10]
    M21                  OBUF (Prop_obuf_I_O)         2.476     9.075 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.075    data_out[10]
    M21                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 2.750ns (64.784%)  route 1.495ns (35.216%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.648     4.753    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.495     6.517    data_out_OBUF[6]
    N22                  OBUF (Prop_obuf_I_O)         2.481     8.998 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.998    data_out[6]
    N22                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pre_out_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[1].FS0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.598     1.596    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  pre_out_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.100     1.696 r  pre_out_reg[1][11]/Q
                         net (fo=1, routed)           0.055     1.751    FIFO[1].FS0/Q[11]
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.028     1.779 r  FIFO[1].FS0/out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    FIFO[1].FS0/p_0_in[11]
    SLICE_X10Y16         FDRE                                         r  FIFO[1].FS0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.816     2.131    FIFO[1].FS0/CLK
    SLICE_X10Y16         FDRE                                         r  FIFO[1].FS0/out_reg[11]/C
                         clock pessimism             -0.524     1.607    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.087     1.694    FIFO[1].FS0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hold_data_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[5].FS0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  hold_data_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.100     1.701 r  hold_data_reg[5][6]/Q
                         net (fo=1, routed)           0.055     1.756    FIFO[5].FS0/out_reg[15]_4[6]
    SLICE_X10Y5          LUT5 (Prop_lut5_I4_O)        0.028     1.784 r  FIFO[5].FS0/out[6]_i_1__4/O
                         net (fo=1, routed)           0.000     1.784    FIFO[5].FS0/p_0_in[6]
    SLICE_X10Y5          FDRE                                         r  FIFO[5].FS0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.138    FIFO[5].FS0/CLK
    SLICE_X10Y5          FDRE                                         r  FIFO[5].FS0/out_reg[6]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[5].FS0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hold_data_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[4].FS0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  hold_data_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     1.732 r  hold_data_reg[4][9]/Q
                         net (fo=1, routed)           0.055     1.787    FIFO[4].FS0/out_reg[15]_4[9]
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.028     1.815 r  FIFO[4].FS0/out[9]_i_1__3/O
                         net (fo=1, routed)           0.000     1.815    FIFO[4].FS0/p_0_in[9]
    SLICE_X2Y3           FDRE                                         r  FIFO[4].FS0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.855     2.170    FIFO[4].FS0/CLK
    SLICE_X2Y3           FDRE                                         r  FIFO[4].FS0/out_reg[9]/C
                         clock pessimism             -0.527     1.643    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.087     1.730    FIFO[4].FS0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pre_out_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[4].FS0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  pre_out_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.100     1.701 r  pre_out_reg[4][7]/Q
                         net (fo=1, routed)           0.056     1.757    FIFO[4].FS0/Q[7]
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.028     1.785 r  FIFO[4].FS0/out[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.785    FIFO[4].FS0/p_0_in[7]
    SLICE_X8Y3           FDRE                                         r  FIFO[4].FS0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.138    FIFO[4].FS0/CLK
    SLICE_X8Y3           FDRE                                         r  FIFO[4].FS0/out_reg[7]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[4].FS0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hold_data_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[3].FS0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.598     1.596    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  hold_data_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.100     1.696 r  hold_data_reg[3][11]/Q
                         net (fo=1, routed)           0.081     1.777    FIFO[3].FS0/out_reg[15]_4[11]
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.028     1.805 r  FIFO[3].FS0/out[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.805    FIFO[3].FS0/p_0_in[11]
    SLICE_X12Y13         FDRE                                         r  FIFO[3].FS0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.818     2.133    FIFO[3].FS0/CLK
    SLICE_X12Y13         FDRE                                         r  FIFO[3].FS0/out_reg[11]/C
                         clock pessimism             -0.526     1.607    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.087     1.694    FIFO[3].FS0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pre_out_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[4].FS0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  pre_out_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.100     1.701 r  pre_out_reg[4][12]/Q
                         net (fo=1, routed)           0.081     1.782    FIFO[4].FS0/Q[12]
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.028     1.810 r  FIFO[4].FS0/out[12]_i_1__3/O
                         net (fo=1, routed)           0.000     1.810    FIFO[4].FS0/p_0_in[12]
    SLICE_X10Y6          FDRE                                         r  FIFO[4].FS0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.138    FIFO[4].FS0/CLK
    SLICE_X10Y6          FDRE                                         r  FIFO[4].FS0/out_reg[12]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[4].FS0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hold_data_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[4].FS0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  hold_data_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.100     1.701 r  hold_data_reg[4][6]/Q
                         net (fo=1, routed)           0.081     1.782    FIFO[4].FS0/out_reg[15]_4[6]
    SLICE_X10Y5          LUT5 (Prop_lut5_I4_O)        0.028     1.810 r  FIFO[4].FS0/out[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.810    FIFO[4].FS0/p_0_in[6]
    SLICE_X10Y5          FDRE                                         r  FIFO[4].FS0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.138    FIFO[4].FS0/CLK
    SLICE_X10Y5          FDRE                                         r  FIFO[4].FS0/out_reg[6]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[4].FS0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hold_data_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[6].FS0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  hold_data_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.100     1.701 r  hold_data_reg[6][3]/Q
                         net (fo=1, routed)           0.081     1.782    FIFO[6].FS0/out_reg[15]_4[3]
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.028     1.810 r  FIFO[6].FS0/out[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.810    FIFO[6].FS0/p_0_in[3]
    SLICE_X8Y4           FDRE                                         r  FIFO[6].FS0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.823     2.138    FIFO[6].FS0/CLK
    SLICE_X8Y4           FDRE                                         r  FIFO[6].FS0/out_reg[3]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[6].FS0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hold_data_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[0].FS0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.597     1.595    clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  hold_data_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.100     1.695 r  hold_data_reg[0][10]/Q
                         net (fo=1, routed)           0.081     1.776    FIFO[0].FS0/out_reg[15]_1[10]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.028     1.804 r  FIFO[0].FS0/out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.804    FIFO[0].FS0/p_0_in[10]
    SLICE_X8Y17          FDRE                                         r  FIFO[0].FS0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.815     2.130    FIFO[0].FS0/CLK
    SLICE_X8Y17          FDRE                                         r  FIFO[0].FS0/out_reg[10]/C
                         clock pessimism             -0.524     1.606    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.087     1.693    FIFO[0].FS0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pre_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[0].FS0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.632     1.630    clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  pre_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.100     1.730 r  pre_out_reg[0][6]/Q
                         net (fo=1, routed)           0.081     1.811    FIFO[0].FS0/Q[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.028     1.839 r  FIFO[0].FS0/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    FIFO[0].FS0/p_0_in[6]
    SLICE_X2Y11          FDRE                                         r  FIFO[0].FS0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.853     2.168    FIFO[0].FS0/CLK
    SLICE_X2Y11          FDRE                                         r  FIFO[0].FS0/out_reg[6]/C
                         clock pessimism             -0.527     1.641    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.087     1.728    FIFO[0].FS0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X2Y9     hold_data_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X1Y11    hold_data_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X2Y9     hold_data_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X9Y15    hold_data_reg[2][11]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X1Y5     hold_data_reg[5][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X3Y3     hold_data_reg[5][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X3Y3     hold_data_reg[6][15]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X3Y3     hold_data_reg[6][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X8Y16    pre_out_reg[2][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X9Y15    hold_data_reg[2][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X11Y16   pre_out_reg[2][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X1Y13    ptr_shift_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X9Y15    hold_data_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X9Y15    hold_data_reg[3][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X11Y14   hold_data_reg[3][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X1Y17    full_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X13Y13   hold_data_reg[4][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X2Y9     hold_data_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X1Y11    hold_data_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y10    FIFO[0].FS0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X0Y5     FIFO[2].FS0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X0Y5     FIFO[2].FS0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X0Y5     FIFO[2].FS0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X0Y5     FIFO[2].FS0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y7     FIFO[2].FS0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X2Y5     FIFO[2].FS0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X2Y5     FIFO[2].FS0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X10Y16   FIFO[2].FS0/out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X10Y16   FIFO[2].FS0/out_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.382ns (20.572%)  route 1.473ns (79.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.757    11.855    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y22          FDCE                                         f  ptr_diff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.623    21.621    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  ptr_diff_reg[12]/C
                         clock pessimism              0.000    21.621    
                         clock uncertainty           -0.035    21.586    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.167    21.419    ptr_diff_reg[12]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.382ns (20.572%)  route 1.473ns (79.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.757    11.855    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y22          FDCE                                         f  ptr_diff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.623    21.621    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  ptr_diff_reg[13]/C
                         clock pessimism              0.000    21.621    
                         clock uncertainty           -0.035    21.586    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.167    21.419    ptr_diff_reg[13]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.382ns (20.572%)  route 1.473ns (79.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.757    11.855    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y22          FDCE                                         f  ptr_diff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.623    21.621    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  ptr_diff_reg[14]/C
                         clock pessimism              0.000    21.621    
                         clock uncertainty           -0.035    21.586    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.167    21.419    ptr_diff_reg[14]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.382ns (20.572%)  route 1.473ns (79.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.757    11.855    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y22          FDCE                                         f  ptr_diff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.623    21.621    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  ptr_diff_reg[15]/C
                         clock pessimism              0.000    21.621    
                         clock uncertainty           -0.035    21.586    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.167    21.419    ptr_diff_reg[15]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.619ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.382ns (21.190%)  route 1.419ns (78.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.703    11.801    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y21          FDCE                                         f  ptr_diff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.624    21.622    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  ptr_diff_reg[10]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.035    21.587    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.167    21.420    ptr_diff_reg[10]
  -------------------------------------------------------------------
                         required time                         21.420    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  9.619    

Slack (MET) :             9.619ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.382ns (21.190%)  route 1.419ns (78.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.703    11.801    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y21          FDCE                                         f  ptr_diff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.624    21.622    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  ptr_diff_reg[11]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.035    21.587    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.167    21.420    ptr_diff_reg[11]
  -------------------------------------------------------------------
                         required time                         21.420    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  9.619    

Slack (MET) :             9.619ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.382ns (21.190%)  route 1.419ns (78.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.703    11.801    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y21          FDCE                                         f  ptr_diff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.624    21.622    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  ptr_diff_reg[8]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.035    21.587    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.167    21.420    ptr_diff_reg[8]
  -------------------------------------------------------------------
                         required time                         21.420    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  9.619    

Slack (MET) :             9.619ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.382ns (21.190%)  route 1.419ns (78.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 21.622 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.703    11.801    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y21          FDCE                                         f  ptr_diff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.624    21.622    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  ptr_diff_reg[9]/C
                         clock pessimism              0.000    21.622    
                         clock uncertainty           -0.035    21.587    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.167    21.420    ptr_diff_reg[9]
  -------------------------------------------------------------------
                         required time                         21.420    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  9.619    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.382ns (21.212%)  route 1.418ns (78.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 21.624 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.701    11.799    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y19          FDCE                                         f  ptr_diff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.626    21.624    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  ptr_diff_reg[0]/C
                         clock pessimism              0.000    21.624    
                         clock uncertainty           -0.035    21.589    
    SLICE_X0Y19          FDCE (Recov_fdce_C_CLR)     -0.167    21.422    ptr_diff_reg[0]
  -------------------------------------------------------------------
                         required time                         21.422    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_diff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.382ns (21.212%)  route 1.418ns (78.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 21.624 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          0.716    11.061    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.037    11.098 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.701    11.799    ptr_shift_in[31]_i_3_n_0
    SLICE_X0Y19          FDCE                                         f  ptr_diff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.626    21.624    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  ptr_diff_reg[1]/C
                         clock pessimism              0.000    21.624    
                         clock uncertainty           -0.035    21.589    
    SLICE_X0Y19          FDCE (Recov_fdce_C_CLR)     -0.167    21.422    ptr_diff_reg[1]
  -------------------------------------------------------------------
                         required time                         21.422    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  9.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.802ns (36.597%)  route 1.389ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.306     6.191    ptr_shift_in[31]_i_3_n_0
    SLICE_X2Y17          FDCE                                         f  ptr_shift_in_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  ptr_shift_in_reg[18]/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty            0.035     4.787    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.208     4.579    ptr_shift_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.802ns (36.597%)  route 1.389ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.306     6.191    ptr_shift_in[31]_i_3_n_0
    SLICE_X2Y17          FDCE                                         f  ptr_shift_in_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  ptr_shift_in_reg[19]/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty            0.035     4.787    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.208     4.579    ptr_shift_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.802ns (36.597%)  route 1.389ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.306     6.191    ptr_shift_in[31]_i_3_n_0
    SLICE_X2Y17          FDCE                                         f  ptr_shift_in_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  ptr_shift_in_reg[23]/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty            0.035     4.787    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.208     4.579    ptr_shift_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.802ns (37.100%)  route 1.359ns (62.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.276     6.161    ptr_shift_in[31]_i_3_n_0
    SLICE_X7Y14          FDCE                                         f  ptr_shift_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  ptr_shift_in_reg[10]/C
                         clock pessimism              0.000     4.755    
                         clock uncertainty            0.035     4.790    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.242     4.548    ptr_shift_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.802ns (37.100%)  route 1.359ns (62.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.276     6.161    ptr_shift_in[31]_i_3_n_0
    SLICE_X7Y14          FDCE                                         f  ptr_shift_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  ptr_shift_in_reg[12]/C
                         clock pessimism              0.000     4.755    
                         clock uncertainty            0.035     4.790    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.242     4.548    ptr_shift_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.802ns (36.307%)  route 1.406ns (63.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.323     6.208    ptr_shift_in[31]_i_3_n_0
    SLICE_X6Y19          FDCE                                         f  ptr_shift_in_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.643     4.748    clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  ptr_shift_in_reg[29]/C
                         clock pessimism              0.000     4.748    
                         clock uncertainty            0.035     4.783    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.208     4.575    ptr_shift_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           6.208    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.802ns (36.307%)  route 1.406ns (63.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.323     6.208    ptr_shift_in[31]_i_3_n_0
    SLICE_X6Y19          FDCE                                         f  ptr_shift_in_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.643     4.748    clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  ptr_shift_in_reg[30]/C
                         clock pessimism              0.000     4.748    
                         clock uncertainty            0.035     4.783    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.208     4.575    ptr_shift_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           6.208    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.802ns (35.564%)  route 1.453ns (64.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.369     6.254    ptr_shift_in[31]_i_3_n_0
    SLICE_X6Y15          FDCE                                         f  ptr_shift_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.649     4.754    clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  ptr_shift_in_reg[14]/C
                         clock pessimism              0.000     4.754    
                         clock uncertainty            0.035     4.789    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.208     4.581    ptr_shift_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           6.254    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.802ns (35.564%)  route 1.453ns (64.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.369     6.254    ptr_shift_in[31]_i_3_n_0
    SLICE_X6Y15          FDCE                                         f  ptr_shift_in_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.649     4.754    clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  ptr_shift_in_reg[16]/C
                         clock pessimism              0.000     4.754    
                         clock uncertainty            0.035     4.789    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.208     4.581    ptr_shift_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           6.254    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.802ns (35.082%)  route 1.483ns (64.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=15, routed)          1.083     5.840    res_n_IBUF
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     5.885 f  ptr_shift_in[31]_i_3/O
                         net (fo=48, routed)          0.400     6.285    ptr_shift_in[31]_i_3_n_0
    SLICE_X2Y13          FDCE                                         f  ptr_shift_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.651     4.756    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  ptr_shift_in_reg[6]/C
                         clock pessimism              0.000     4.756    
                         clock uncertainty            0.035     4.791    
    SLICE_X2Y13          FDCE (Remov_fdce_C_CLR)     -0.208     4.583    ptr_shift_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.583    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  1.702    





