// Seed: 2549875669
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output tri id_7
);
  always @("" * 1'b0 or posedge 1) begin
    id_7[1] <= id_2;
  end
endmodule
