static int\r\nnv84_fence_emit(struct nouveau_fence *fence)\r\n{\r\nstruct nouveau_channel *chan = fence->channel;\r\nint ret = RING_SPACE(chan, 7);\r\nif (ret == 0) {\r\nBEGIN_NV04(chan, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 1);\r\nOUT_RING (chan, NvSema);\r\nBEGIN_NV04(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(chan->id * 16));\r\nOUT_RING (chan, lower_32_bits(chan->id * 16));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic int\r\nnv84_fence_sync(struct nouveau_fence *fence,\r\nstruct nouveau_channel *prev, struct nouveau_channel *chan)\r\n{\r\nint ret = RING_SPACE(chan, 7);\r\nif (ret == 0) {\r\nBEGIN_NV04(chan, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 1);\r\nOUT_RING (chan, NvSema);\r\nBEGIN_NV04(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(prev->id * 16));\r\nOUT_RING (chan, lower_32_bits(prev->id * 16));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic u32\r\nnv84_fence_read(struct nouveau_channel *chan)\r\n{\r\nstruct nv84_fence_priv *priv = nv_engine(chan->dev, NVOBJ_ENGINE_FENCE);\r\nreturn nv_ro32(priv->mem, chan->id * 16);\r\n}\r\nstatic void\r\nnv84_fence_context_del(struct nouveau_channel *chan, int engine)\r\n{\r\nstruct nv84_fence_chan *fctx = chan->engctx[engine];\r\nnouveau_fence_context_del(&fctx->base);\r\nchan->engctx[engine] = NULL;\r\nkfree(fctx);\r\n}\r\nstatic int\r\nnv84_fence_context_new(struct nouveau_channel *chan, int engine)\r\n{\r\nstruct nv84_fence_priv *priv = nv_engine(chan->dev, engine);\r\nstruct nv84_fence_chan *fctx;\r\nstruct nouveau_gpuobj *obj;\r\nint ret;\r\nfctx = chan->engctx[engine] = kzalloc(sizeof(*fctx), GFP_KERNEL);\r\nif (!fctx)\r\nreturn -ENOMEM;\r\nnouveau_fence_context_new(&fctx->base);\r\nret = nouveau_gpuobj_dma_new(chan, NV_CLASS_DMA_FROM_MEMORY,\r\npriv->mem->vinst, priv->mem->size,\r\nNV_MEM_ACCESS_RW,\r\nNV_MEM_TARGET_VRAM, &obj);\r\nif (ret == 0) {\r\nret = nouveau_ramht_insert(chan, NvSema, obj);\r\nnouveau_gpuobj_ref(NULL, &obj);\r\nnv_wo32(priv->mem, chan->id * 16, 0x00000000);\r\n}\r\nif (ret)\r\nnv84_fence_context_del(chan, engine);\r\nreturn ret;\r\n}\r\nstatic int\r\nnv84_fence_fini(struct drm_device *dev, int engine, bool suspend)\r\n{\r\nreturn 0;\r\n}\r\nstatic int\r\nnv84_fence_init(struct drm_device *dev, int engine)\r\n{\r\nreturn 0;\r\n}\r\nstatic void\r\nnv84_fence_destroy(struct drm_device *dev, int engine)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nv84_fence_priv *priv = nv_engine(dev, engine);\r\nnouveau_gpuobj_ref(NULL, &priv->mem);\r\ndev_priv->eng[engine] = NULL;\r\nkfree(priv);\r\n}\r\nint\r\nnv84_fence_create(struct drm_device *dev)\r\n{\r\nstruct nouveau_fifo_priv *pfifo = nv_engine(dev, NVOBJ_ENGINE_FIFO);\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nv84_fence_priv *priv;\r\nint ret;\r\npriv = kzalloc(sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->base.engine.destroy = nv84_fence_destroy;\r\npriv->base.engine.init = nv84_fence_init;\r\npriv->base.engine.fini = nv84_fence_fini;\r\npriv->base.engine.context_new = nv84_fence_context_new;\r\npriv->base.engine.context_del = nv84_fence_context_del;\r\npriv->base.emit = nv84_fence_emit;\r\npriv->base.sync = nv84_fence_sync;\r\npriv->base.read = nv84_fence_read;\r\ndev_priv->eng[NVOBJ_ENGINE_FENCE] = &priv->base.engine;\r\nret = nouveau_gpuobj_new(dev, NULL, 16 * pfifo->channels,\r\n0x1000, 0, &priv->mem);\r\nif (ret)\r\ngoto out;\r\nout:\r\nif (ret)\r\nnv84_fence_destroy(dev, NVOBJ_ENGINE_FENCE);\r\nreturn ret;\r\n}
