Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu Feb  8 17:22:14 2024
| Host         : LAPTOP-DWAYNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_timing_summary_routed.rpt -pb memory_timing_summary_routed.pb -rpx memory_timing_summary_routed.rpx -warn_on_violation
| Design       : memory
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (39)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 5.115ns (58.776%)  route 3.587ns (41.224%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  REGS_reg/DOBDO[13]
                         net (fo=1, routed)           3.587     6.041    DO_OBUF[31]
    L20                  OBUF (Prop_obuf_I_O)         2.661     8.702 r  DO_OBUF[31]_inst/O
                         net (fo=0)                   0.000     8.702    DO[31]
    L20                                                               r  DO[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 5.111ns (58.762%)  route 3.587ns (41.238%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 r  REGS_reg/DOBDO[11]
                         net (fo=1, routed)           3.587     6.041    DO_OBUF[29]
    J19                  OBUF (Prop_obuf_I_O)         2.657     8.698 r  DO_OBUF[29]_inst/O
                         net (fo=0)                   0.000     8.698    DO[29]
    J19                                                               r  DO[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.611ns  (logic 5.165ns (59.983%)  route 3.446ns (40.017%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.454 r  REGS_reg/DOBDO[10]
                         net (fo=1, routed)           3.446     5.900    DO_OBUF[28]
    L16                  OBUF (Prop_obuf_I_O)         2.711     8.611 r  DO_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.611    DO[28]
    L16                                                               r  DO[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 5.167ns (60.341%)  route 3.396ns (39.659%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.454 r  REGS_reg/DOBDO[9]
                         net (fo=1, routed)           3.396     5.850    DO_OBUF[27]
    L17                  OBUF (Prop_obuf_I_O)         2.713     8.562 r  DO_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.562    DO[27]
    L17                                                               r  DO[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 5.112ns (59.913%)  route 3.420ns (40.087%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  REGS_reg/DOBDO[12]
                         net (fo=1, routed)           3.420     5.874    DO_OBUF[30]
    K19                  OBUF (Prop_obuf_I_O)         2.658     8.532 r  DO_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.532    DO[30]
    K19                                                               r  DO[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 5.052ns (59.220%)  route 3.479ns (40.780%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.454 r  REGS_reg/DOBDO[6]
                         net (fo=1, routed)           3.479     5.933    DO_OBUF[24]
    H16                  OBUF (Prop_obuf_I_O)         2.598     8.532 r  DO_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.532    DO[24]
    H16                                                               r  DO[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 5.061ns (60.269%)  route 3.337ns (39.731%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 r  REGS_reg/DOBDO[3]
                         net (fo=1, routed)           3.337     5.791    DO_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.607     8.398 r  DO_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.398    DO[21]
    H18                                                               r  DO[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 5.077ns (60.458%)  route 3.320ns (39.542%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  REGS_reg/DOBDO[8]
                         net (fo=1, routed)           3.320     5.774    DO_OBUF[26]
    K17                  OBUF (Prop_obuf_I_O)         2.623     8.397 r  DO_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.397    DO[26]
    K17                                                               r  DO[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 5.091ns (60.897%)  route 3.269ns (39.103%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     2.454 r  REGS_reg/DOBDO[7]
                         net (fo=1, routed)           3.269     5.723    DO_OBUF[25]
    K18                  OBUF (Prop_obuf_I_O)         2.637     8.359 r  DO_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.359    DO[25]
    K18                                                               r  DO[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REGS_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DO[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 5.060ns (60.687%)  route 3.278ns (39.313%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1                     0.000     0.000 r  REGS_reg/CLKBWRCLK
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  REGS_reg/DOBDO[0]
                         net (fo=1, routed)           3.278     5.732    DO_OBUF[18]
    G17                  OBUF (Prop_obuf_I_O)         2.606     8.338 r  DO_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.338    DO[18]
    G17                                                               r  DO[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADR[4]
                            (input port)
  Destination:            REGS_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.189ns (25.880%)  route 0.541ns (74.120%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  ADR[4] (IN)
                         net (fo=0)                   0.000     0.000    ADR[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ADR_IBUF[4]_inst/O
                         net (fo=2, routed)           0.541     0.730    ADR_IBUF[4]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            REGS_reg/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.216ns (28.875%)  route 0.532ns (71.125%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    P14                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  EN_IBUF_inst/O
                         net (fo=2, routed)           0.532     0.749    EN_IBUF
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DI[31]
                            (input port)
  Destination:            REGS_reg/DIBDI[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.243ns (31.603%)  route 0.527ns (68.397%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DI[31] (IN)
                         net (fo=0)                   0.000     0.000    DI[31]
    T16                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  DI_IBUF[31]_inst/O
                         net (fo=1, routed)           0.527     0.770    DI_IBUF[31]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADR[4]
                            (input port)
  Destination:            REGS_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.189ns (23.947%)  route 0.600ns (76.053%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  ADR[4] (IN)
                         net (fo=0)                   0.000     0.000    ADR[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ADR_IBUF[4]_inst/O
                         net (fo=2, routed)           0.600     0.789    ADR_IBUF[4]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DI[26]
                            (input port)
  Destination:            REGS_reg/DIBDI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.212ns (26.558%)  route 0.586ns (73.442%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  DI[26] (IN)
                         net (fo=0)                   0.000     0.000    DI[26]
    U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  DI_IBUF[26]_inst/O
                         net (fo=1, routed)           0.586     0.798    DI_IBUF[26]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            REGS_reg/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.216ns (26.787%)  route 0.591ns (73.213%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    P14                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  EN_IBUF_inst/O
                         net (fo=2, routed)           0.591     0.807    EN_IBUF
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WEN
                            (input port)
  Destination:            REGS_reg/WEA[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.237ns (29.271%)  route 0.572ns (70.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  WEN (IN)
                         net (fo=0)                   0.000     0.000    WEN
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  WEN_IBUF_inst/O
                         net (fo=4, routed)           0.572     0.809    WEN_IBUF
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADR[3]
                            (input port)
  Destination:            REGS_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.282ns (34.259%)  route 0.541ns (65.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ADR[3] (IN)
                         net (fo=0)                   0.000     0.000    ADR[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  ADR_IBUF[3]_inst/O
                         net (fo=2, routed)           0.541     0.823    ADR_IBUF[3]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADR[3]
                            (input port)
  Destination:            REGS_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.282ns (34.194%)  route 0.543ns (65.806%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ADR[3] (IN)
                         net (fo=0)                   0.000     0.000    ADR[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  ADR_IBUF[3]_inst/O
                         net (fo=2, routed)           0.543     0.825    ADR_IBUF[3]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DI[30]
                            (input port)
  Destination:            REGS_reg/DIBDI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.261ns (31.608%)  route 0.565ns (68.392%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  DI[30] (IN)
                         net (fo=0)                   0.000     0.000    DI[30]
    U17                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  DI_IBUF[30]_inst/O
                         net (fo=1, routed)           0.565     0.826    DI_IBUF[30]
    RAMB18_X5Y34         RAMB18E1                                     r  REGS_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------





