{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 83,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'00011011'"
      ]
     },
     "execution_count": 83,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Dictionary with instruction op codes\n",
    "mnemo_op_code = {\n",
    "    \"LDA\": \"0000\",\n",
    "    \"ADD\": \"0001\",\n",
    "    \"SUB\": \"0010\",\n",
    "    \"OUT\": \"1110\",\n",
    "    \"HLT\": \"1111\"\n",
    "}\n",
    "\n",
    "def convert_mnemo_op_code(instruction):\n",
    "    op_code = mnemo_op_code.get(instruction, \"N/A\")\n",
    "    return op_code\n",
    "\n",
    "# Function load\n",
    "def load(file_path, ram_instance):\n",
    "\n",
    "    # Open the file in reading\n",
    "    with open(file_path, \"r\") as file:\n",
    "        # Read each line\n",
    "        for line_number, line in enumerate(file):\n",
    "            # Delete blanks\n",
    "            line = line.strip()\n",
    "\n",
    "            # Split the line into instruction and hexadecimal number\n",
    "            parts = line.split()\n",
    "            instruction = parts[0]\n",
    "            hex_number = parts[1]\n",
    "\n",
    "            # Convert instruction to op code\n",
    "            op_code = convert_mnemo_op_code(instruction)\n",
    "\n",
    "            # Convert hexadecimal number to binary and take the last 4 digits\n",
    "            binary_number = bin(int(hex_number, 16))[2:].zfill(4)[-4:]\n",
    "\n",
    "            # Combine op code and binary number\n",
    "            combined_data = op_code + binary_number\n",
    "\n",
    "            # Append combined data to RAM using line number as address\n",
    "            ram_instance.write(combined_data, line_number)\n",
    "\n",
    "# Create an instance of the RAM class\n",
    "my_ram = RAM()\n",
    "\n",
    "# Call the load function with the file path and the RAM instance\n",
    "load(r\"file.txt\", my_ram)\n",
    "\n",
    "my_ram.read(1)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 80,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Clock:\n",
    "\tdef __init__():\n",
    "\t\tself.state=0\n",
    "\t\tself.on=True\n",
    "\n",
    "\tdef advance(self, how_much):\n",
    "\t\tself.state+=how_much\n",
    "\n",
    "\tdef __str__():\n",
    "\t\treturn self.state\n",
    "\n",
    "class RingCounter():\n",
    "\tdef __init__(n_time_states):\n",
    "\t\tself.state=0\n",
    "\t\tself.n_time_states=n_time_states\n",
    "\n",
    "\tdef advance(self, how_much):\n",
    "\t\tself.state=(self.state+how_much)%self.n_time_states\n",
    "\n",
    "\tdef __str__():\n",
    "\t\tring='0'*6\n",
    "\t\tring[self.state]='1'\n",
    "\t\treturn ring"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Register:\n",
    "    \"\"\"\n",
    "    Three 8-bit registers: A, B, IR. A and B are general-purpose, IR is the instruction register (store the current instruction that's being executed).\n",
    "    Three numpy array of fixed size\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        self.state = ''\n",
    "    \n",
    "    # Return the state of the register\n",
    "    def read(self):\n",
    "        return self.state\n",
    "    \n",
    "    # Overwrite the state of the register\n",
    "    def write(self, data):\n",
    "        self.state = data\n",
    "    \n",
    "    #TO DO \n",
    "    # print: similar to read but in a .txt convention\n",
    "    def print(self):\n",
    "        return self.state\n",
    "\n",
    "\n",
    "class ByteRegister(Register):\n",
    "    def __init__(self):\n",
    "        self.state = '0'*8\n",
    "\n",
    "\n",
    "class NibbleRegister(Register):\n",
    "    def __init__(self):\n",
    "        self.state = '0'*4\n",
    " \n",
    "    \n",
    "class RAM(Register):\n",
    "    \"\"\"\n",
    "    RAM stores both the program and the data. 16 addresses of 8 bits each\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        # List of 8-bits registers\n",
    "        self.state = [ByteRegister() for _ in range(16)]\n",
    "\n",
    "    # Write on the address of the RAM\n",
    "    def write(self, data, address):\n",
    "        # Data validation\n",
    "        assert type(data) is str, 'data type error'\n",
    "        assert len(data) == 8, 'size error'\n",
    "\n",
    "        self.state[address].write(data)\n",
    "    \n",
    "    # Read the address of the RAM\n",
    "    def read(self, address):\n",
    "        return self.state[address].read()\n",
    "    \n",
    "    # TO DO\n",
    "    # def print()\n",
    "\n",
    "\n",
    "class InstructionRegister(ByteRegister):\n",
    "    \"\"\"\n",
    "    Register where you can access the first and the second nibbles \n",
    "    \"\"\"\n",
    "\n",
    "    def readOpCode(self):\n",
    "        return self.read()[:4]\n",
    "    \n",
    "    def readOperand(self):\n",
    "        return self.read()[4:]\n",
    "\n",
    "\n",
    "class ProgramCounter(NibbleRegister):\n",
    "    \"\"\"\n",
    "    4-bits program counter\n",
    "    \"\"\"\n",
    "\n",
    "    # Update the counter\n",
    "    def advance(self):       \n",
    "        # Get the decimal value\n",
    "        value = int(self.state, 2)\n",
    "        # Update the counter mod 2**4\n",
    "        value = (value + 1)%2**4\n",
    "        # Convert the new value into a 4-bits string\n",
    "        string = bin(value)[2:].zfill(4)\n",
    "\n",
    "        self.state = string\n",
    "\n",
    "class Flag(Register):\n",
    "    def __init__(self):\n",
    "        self.state = 0\n",
    "    \n",
    "\n",
    "class ALU(ByteRegister):\n",
    "    \"\"\"\n",
    "    The logic of the CPU\n",
    "    \"\"\"\n",
    "    def __init__(self, aRegister, bRegister):\n",
    "        self.a = aRegister\n",
    "        self.b = bRegister\n",
    "        \n",
    "    #def read():\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'1111'"
      ]
     },
     "execution_count": 68,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "#HELPER FUNCTIONS\n",
    "\n",
    "#helper function for moving stuff between registers\n",
    "\n",
    "def bus(reg1, reg2, cpu): #copy content of one register to another, it can  be a, b, ir, pc, mar, flag, output, alu, whatever\n",
    "\tcpu.advance_clock()\n",
    "\treg2.write(reg1.read())\n",
    "\n",
    "\n",
    "#MICRO-INSTRUCTIONS IMPLEMENTATION\n",
    "\t\n",
    "#exemples of micro-instructions. Micro-instructions are functions of ONLY a cpu object:\n",
    "\t\n",
    "def pc_to_mar(cpu):\n",
    "\tbus(cpu.pc,cpu.mar,cpu)\n",
    "\n",
    "\"\"\"RAM.read() HA BISOGNO DI INDICE!\"\"\"\n",
    "def ram_to_a(cpu):\n",
    "\tbus(cpu.ram, cpu.aRegister, cpu)\n",
    "\n",
    "def ram_to_b(cpu):\n",
    "\tbus(cpu.ram, cpu.bRegister, cpu)\n",
    "\n",
    "def ram_to_ir(cpu):\n",
    "\tcpu.instructionRegister.write(cpu.ram.read(cpu.memoryAddressRegister.read()))\n",
    "\n",
    "def ir_to_mar(cpu):\n",
    "\tcpu.mar.write(cpu.readOperand())\n",
    "\n",
    "def alu_to_a(cpu):\n",
    "\tbus(cpu.alu, cpu.aRegister, cpu)\n",
    "\t\n",
    "def no_op(cpu):\n",
    "\tpass\n",
    "\n",
    "def clock_off(cpu):\n",
    "\tcpu.clock.on=False\n",
    "\n",
    "def fetch(cpu):\n",
    "\tpc_to_mar(cpu)\n",
    "\tram_to_ir(cpu)\n",
    "\tcpu.programCounter.advance()\n",
    "\n",
    "#dict of lists of functions, each list is addressed by an opcode\n",
    "#corresponding to a macroinstruction available to the cpu,\n",
    "#and contains functions that corresponds to micro-instructions.\n",
    "#Very easy to expand the set, and very readable.\n",
    "\n",
    "macro_instructions={ \n",
    "\t'lda':[ir_to_mar, ram_to_a, no_op],\n",
    "\t'add':[ir_to_mar, ram_to_b, alu_to_a],\n",
    "\t'sub':[],\n",
    "\t'hlt':[clock_off, no_op, no_op],\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CPU:\n",
    "\tdef __init__(): #inizializza a zero i clock, program counter e registri\n",
    "\t\tclock=Clock()\n",
    "\t\tringCounter=RingCounter()\n",
    "\t\tprogramCounter=ProgramCounter()\n",
    "\t\tmemoryAddressRegister=ByteRegister()\n",
    "\t\taRegister=ByteRegister()\n",
    "\t\tbRegister=ByteRegister()\n",
    "\t\tinstructionRegister=InstructionRegister()\n",
    "\t\talu=ALU(aRegister,bRegister)\n",
    "\t\tflagA=Flag(a)\t\n",
    "\n",
    "\tdef load_ram(self, input_path):#parser, loads to ram the code\n",
    "\t\tpass\n",
    "\tdef run(): #esegue il programma in ram\n",
    "\t\tclock.on=True \n",
    "\t\twhile(clock.on):\n",
    "\t\t\tfetch(self)\n",
    "\t\t\tadvance_clock(3)\n",
    "\t\t\twhile(clock.on):\n",
    "\n",
    "\t\t\t\tmacro_instructions[mnemo_op_code[self.instructionRegister.readOpCode()]][self.ringCounter.read()](self)\n",
    "\n",
    "                #questo esegue la micro-operazione dell'istruzione presente sull'ir,\n",
    "                #corrispondente al time-state indicato sul microclock.\n",
    "\n",
    "\t\t\t\tadvance_clock()\n",
    "\t\n",
    "\tdef advance_clock(how_much=1):\n",
    "\t\tself.clock().advance(how_much)\n",
    "\t\tself.ringCounter().advance(how_much)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "cpu= CPU()\n",
    "cpu.load_ram('mkmk')\n",
    "cpu.run()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### SAVE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "#HELPER FUNCTIONS\n",
    "\n",
    "#helper function for moving stuff between registers\n",
    "\n",
    "def bus(reg1, reg2, cpu): #copy content of one register to another, it can  be a, b, ir, pc, mar, flag, output, alu, whatever\n",
    "\tcpu.advance_clock()\n",
    "\treg2.write(reg1.read())\n",
    "\n",
    "\n",
    "#MICRO-INSTRUCTIONS IMPLEMENTATION\n",
    "\t\n",
    "#exemples of micro-instructions. Micro-instructions are functions of ONLY a cpu object:\n",
    "\t\n",
    "def pc_to_mar(cpu):\n",
    "\tbus(cpu.pc,cpu.mar,cpu)\n",
    "\n",
    "\"\"\"RAM.read() HA BISOGNO DI INDICE!\"\"\"\n",
    "def ram_to_a(cpu):\n",
    "\tbus(cpu.ram, cpu.aRegister, cpu)\n",
    "\n",
    "def ram_to_b(cpu):\n",
    "\tbus(cpu.ram, cpu.bRegister, cpu)\n",
    "\n",
    "def ram_to_ir(cpu):\n",
    "\tcpu.instructionRegister.write(cpu.ram.read(cpu.memoryAddressRegister.read()))\n",
    "\n",
    "def ir_to_mar(cpu):\n",
    "\tcpu.mar.write(cpu.readOperand())\n",
    "\n",
    "def alu_to_a(cpu):\n",
    "\tbus(cpu.alu, cpu.aRegister, cpu)\n",
    "\t\n",
    "def no_op(cpu):\n",
    "\tpass\n",
    "\n",
    "def clock_off(cpu):\n",
    "\tcpu.clock.on=False\n",
    "\n",
    "def fetch(cpu):\n",
    "\tpc_to_mar(cpu)\n",
    "\tram_to_ir(cpu)\n",
    "\tcpu.programCounter.advance()\n",
    "\n",
    "#dict of lists of functions, each list is addressed by an opcode\n",
    "#corresponding to a macroinstruction available to the cpu,\n",
    "#and contains functions that corresponds to micro-instructions.\n",
    "#Very easy to expand the set, and very readable.\n",
    "\n",
    "macro_instructions={ \n",
    "\t'lda':[ir_to_mar, ram_to_a, no_op],\n",
    "\t'add':[ir_to_mar, ram_to_b, alu_to_a],\n",
    "\t'sub':[],\n",
    "\t'hlt':[clock_off, no_op, no_op],\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CPU:\n",
    "\tdef __init__(): #inizializza a zero i clock, program counter e registri\n",
    "\t\tclock=Clock()\n",
    "\t\tringCounter=RingCounter()\n",
    "\t\tprogramCounter=ProgramCounter()\n",
    "\t\tmemoryAddressRegister=ByteRegister()\n",
    "\t\taRegister=ByteRegister()\n",
    "\t\tbRegister=ByteRegister()\n",
    "\t\tinstructionRegister=InstructionRegister()\n",
    "\t\talu=ALU(aRegister,bRegister)\n",
    "\t\tflagA=Flag(a)\t\n",
    "\n",
    "\tdef load_ram(self, input_path):#parser, loads to ram the code\n",
    "\t\tpass\n",
    "\tdef run(): #esegue il programma in ram\n",
    "\t\tclock.on=True \n",
    "\t\twhile(clock.on):\n",
    "\t\t\tfetch(self)\n",
    "\t\t\tadvance_clock(3)\n",
    "\t\t\twhile(clock.on):\n",
    "\n",
    "\t\t\t\tmacro_instructions[mnemo_op_code[self.instructionRegister.readOpCode()]][self.ringCounter.read()](self)\n",
    "\n",
    "                #questo esegue la micro-operazione dell'istruzione presente sull'ir,\n",
    "                #corrispondente al time-state indicato sul microclock.\n",
    "\n",
    "\t\t\t\tadvance_clock()\n",
    "\t\n",
    "\tdef advance_clock(how_much=1):\n",
    "\t\tself.clock().advance(how_much)\n",
    "\t\tself.ringCounter().advance(how_much)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
