THEORY BalanceX IS
timer_i,1,0,0,1,0,0,0;
Initialisation,1,0,0,1,0,0,0
END
&
THEORY ProofState IS
Proved(0)
END
&
THEORY MethodList IS
pr
END
&
THEORY PassList IS
Force(0),?
END
&
THEORY Status IS
timer_i,1,0,1,0,0,0;
Initialisation,1,0,1,0,0,0
END
