/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [23:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire [32:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_25z[3] ? celloutsig_0_12z : celloutsig_0_4z);
  assign celloutsig_0_36z = !(celloutsig_0_17z[4] ? celloutsig_0_9z : celloutsig_0_31z);
  assign celloutsig_0_38z = !(celloutsig_0_5z ? celloutsig_0_12z : celloutsig_0_32z);
  assign celloutsig_0_40z = !(celloutsig_0_13z ? celloutsig_0_32z : celloutsig_0_1z);
  assign celloutsig_0_47z = !(celloutsig_0_3z[3] ? celloutsig_0_33z : celloutsig_0_33z);
  assign celloutsig_0_5z = !(celloutsig_0_3z[1] ? celloutsig_0_3z[1] : celloutsig_0_1z);
  assign celloutsig_0_51z = !(celloutsig_0_35z ? celloutsig_0_42z : celloutsig_0_35z);
  assign celloutsig_0_66z = !(celloutsig_0_50z[2] ? celloutsig_0_51z : celloutsig_0_29z);
  assign celloutsig_0_70z = !(celloutsig_0_66z ? _00_ : celloutsig_0_25z[6]);
  assign celloutsig_1_6z = !(in_data[103] ? 1'h1 : celloutsig_1_5z[12]);
  assign celloutsig_1_9z = !(1'h1 ? celloutsig_1_6z : celloutsig_1_6z);
  assign celloutsig_0_12z = !(celloutsig_0_6z ? celloutsig_0_1z : celloutsig_0_9z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[70] : celloutsig_0_0z);
  assign celloutsig_0_21z = !(celloutsig_0_3z[2] ? celloutsig_0_6z : 1'h1);
  assign celloutsig_0_22z = !(celloutsig_0_21z ? celloutsig_0_18z : celloutsig_0_13z);
  assign celloutsig_0_24z = !(_01_ ? celloutsig_0_20z[0] : in_data[67]);
  assign celloutsig_0_26z = !(1'h1 ? celloutsig_0_4z : celloutsig_0_17z[2]);
  assign celloutsig_0_28z = !(celloutsig_0_7z ? celloutsig_0_10z : celloutsig_0_5z);
  assign celloutsig_0_0z = ~(in_data[37] ^ in_data[12]);
  assign celloutsig_0_30z = ~(_02_ ^ celloutsig_0_29z);
  assign celloutsig_0_31z = ~(celloutsig_0_26z ^ celloutsig_0_18z);
  assign celloutsig_0_33z = ~(_01_ ^ celloutsig_0_17z[3]);
  assign celloutsig_0_37z = ~(in_data[4] ^ celloutsig_0_21z);
  assign celloutsig_0_4z = ~(in_data[48] ^ celloutsig_0_1z);
  assign celloutsig_0_42z = ~(celloutsig_0_22z ^ celloutsig_0_12z);
  assign celloutsig_0_6z = ~(in_data[27] ^ celloutsig_0_4z);
  assign celloutsig_0_69z = ~(celloutsig_0_33z ^ celloutsig_0_14z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z ^ celloutsig_0_6z);
  assign celloutsig_1_0z = ~(in_data[149] ^ in_data[158]);
  assign celloutsig_1_3z = ~(in_data[111] ^ celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_6z ^ celloutsig_1_5z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z[1] ^ celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z ^ celloutsig_1_10z);
  assign celloutsig_1_13z = ~(in_data[143] ^ celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z ^ celloutsig_1_8z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z ^ celloutsig_0_4z);
  assign celloutsig_0_10z = ~(in_data[10] ^ in_data[29]);
  assign celloutsig_0_11z = ~(celloutsig_0_4z ^ celloutsig_0_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z ^ celloutsig_0_6z);
  assign celloutsig_0_14z = ~(in_data[93] ^ celloutsig_0_13z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z ^ celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ celloutsig_0_9z);
  assign celloutsig_0_19z = ~(celloutsig_0_15z ^ celloutsig_0_3z[0]);
  assign celloutsig_0_27z = ~(celloutsig_0_5z ^ celloutsig_0_24z);
  assign celloutsig_0_29z = ~(celloutsig_0_19z ^ celloutsig_0_20z[2]);
  reg [4:0] _50_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _50_ <= 5'h00;
    else _50_ <= celloutsig_0_54z[18:14];
  assign { _03_[4:1], _00_ } = _50_;
  reg [4:0] _51_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _51_ <= 5'h00;
    else _51_ <= in_data[95:91];
  assign { _04_[4], celloutsig_0_32z, _02_, _04_[1], _01_ } = _51_;
  assign celloutsig_0_3z = in_data[24:21] % { 2'h3, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_31z, celloutsig_0_20z } % { 2'h3, _04_[4], celloutsig_0_32z, _02_, _04_[1], _01_ };
  assign celloutsig_0_46z = { celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_26z } % { 1'h1, celloutsig_0_20z[1], celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_48z = { _04_[4], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_20z } % { 1'h1, celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_42z };
  assign celloutsig_0_50z = { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, celloutsig_0_46z[9:5] };
  assign celloutsig_0_54z = { celloutsig_0_48z[10:0], celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_47z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_34z } % { 1'h1, celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[165:151] % { 1'h1, in_data[146:143], celloutsig_1_3z, 3'h7, celloutsig_1_3z, celloutsig_1_0z, 3'h7, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[181:178] % { 1'h1, in_data[120:119], celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[126:119], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z } % { 1'h1, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, 3'h7 };
  assign celloutsig_1_15z = { celloutsig_1_5z[12:0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[2:0], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_15z[14:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_11z } % { 1'h1, celloutsig_1_5z[8:7], 2'h3, celloutsig_1_10z, 1'h1, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, 2'h3, celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[148:146], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_18z } % { 1'h1, celloutsig_1_16z[23:4], celloutsig_1_0z, 1'h1, celloutsig_1_3z };
  assign celloutsig_0_17z = { _02_, _04_[1], _01_, celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, in_data[60:58], celloutsig_0_1z };
  assign celloutsig_0_20z = { _04_[4], celloutsig_0_32z, _02_, _04_[1], _01_, celloutsig_0_11z } % { 1'h1, celloutsig_0_17z[2:0], celloutsig_0_9z, in_data[0] };
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_18z } % { 1'h1, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_17z };
  assign _03_[0] = _00_;
  assign { _04_[3:2], _04_[0] } = { celloutsig_0_32z, _02_, _01_ };
  assign { out_data[128], out_data[119:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
