#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 23 08:15:08 2023
# Process ID: 12100
# Current directory: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/top.vds
# Journal file: D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'frequency_division' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_division.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frequency_division' (1#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_division.v:3]
INFO: [Synth 8-6157] synthesizing module 'eliminate_dithering' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:3]
INFO: [Synth 8-226] default block is never used [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:29]
INFO: [Synth 8-6155] done synthesizing module 'eliminate_dithering' (2#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/eliminate_dithering.v:3]
INFO: [Synth 8-6157] synthesizing module 'password_in' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_in.v:4]
INFO: [Synth 8-6157] synthesizing module 'bluetooth' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bluetooth.v:4]
INFO: [Synth 8-6157] synthesizing module 'frequency_1_2' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_1_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frequency_1_2' (3#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/frequency_1_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_r' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_r.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_r' (4#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_r.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_t' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_t.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_t' (5#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/uart_t.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bluetooth' (6#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bluetooth.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcd_view_out' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:4]
WARNING: [Synth 8-567] referenced signal 'data_bcd' should be on the sensitivity list [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_view_out' (7#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/bcd_view_out.v:4]
INFO: [Synth 8-6157] synthesizing module 'display_decode' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_decode.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display_decode' (8#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_decode.v:4]
INFO: [Synth 8-6155] done synthesizing module 'password_in' (9#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/password_in.v:4]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:3]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (10#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_delay' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_delay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'state_delay' (11#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/state_delay.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_output' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_output.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display_output' (12#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/display_output.v:4]
INFO: [Synth 8-6157] synthesizing module 'flowing_water_lamp' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/flowing_water_lamp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'flowing_water_lamp' (13#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/flowing_water_lamp.v:3]
INFO: [Synth 8-6157] synthesizing module 'camera_vga_display_top' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/camera_vga_display_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'system_control_fsm' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/system_control_fsm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_control_fsm' (14#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/system_control_fsm.v:7]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/vga_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (15#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/vga_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_read' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_read.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_read' (16#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_read.v:7]
INFO: [Synth 8-6157] synthesizing module 'ov7670_setup_module_top' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_module_top.v:3]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ov767_setup' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup.v:6]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup.v:52]
INFO: [Synth 8-6155] done synthesizing module 'ov767_setup' (17#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_setup_rom' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_setup_rom' (18#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_communication' [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/sccb_communication.v:10]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sccb_communication' (19#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/sccb_communication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_setup_module_top' (20#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_module_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_PLL_100_50_25MHz' [D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/.Xil/Vivado-12100-xiaoxin/realtime/clock_PLL_100_50_25MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_PLL_100_50_25MHz' (21#1) [D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/.Xil/Vivado-12100-xiaoxin/realtime/clock_PLL_100_50_25MHz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'buffer_RAM_12x131072' [D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/.Xil/Vivado-12100-xiaoxin/realtime/buffer_RAM_12x131072_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_RAM_12x131072' (22#1) [D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/.Xil/Vivado-12100-xiaoxin/realtime/buffer_RAM_12x131072_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'camera_vga_display_top' (23#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/camera_vga_display_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.273 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1134.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072/buffer_RAM_12x131072_in_context.xdc] for cell 'camera_vga_display_top/buffer_RAM_12x131072'
Finished Parsing XDC File [d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072/buffer_RAM_12x131072_in_context.xdc] for cell 'camera_vga_display_top/buffer_RAM_12x131072'
Parsing XDC File [d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc] for cell 'camera_vga_display_top/clock_PLL_100_50_25MHz'
Finished Parsing XDC File [d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc] for cell 'camera_vga_display_top/clock_PLL_100_50_25MHz'
Parsing XDC File [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_IBUF'. [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc:6]
Finished Parsing XDC File [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/smart_password_lock/smart_password_lock.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1149.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1149.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1149.520 ; gain = 15.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1149.520 ; gain = 15.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for camera_vga_display_top/buffer_RAM_12x131072. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for camera_vga_display_top/clock_PLL_100_50_25MHz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1149.520 ; gain = 15.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eliminate_dithering'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               11
                      s3 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eliminate_dithering'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1149.520 ; gain = 15.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 3     
	   5 Input   30 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   7 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 11    
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 8     
	  14 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP vga_control/read_RAM_address_reg0, operation Mode is: C+A*(B:0x140)+1.
DSP Report: operator vga_control/read_RAM_address_reg0 is absorbed into DSP vga_control/read_RAM_address_reg0.
DSP Report: operator vga_control/read_RAM_address_reg2 is absorbed into DSP vga_control/read_RAM_address_reg0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1149.520 ; gain = 15.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+---------------------------------------------------+---------------+----------------+
|Module Name            | RTL Object                                        | Depth x Width | Implemented As | 
+-----------------------+---------------------------------------------------+---------------+----------------+
|camera_vga_display_top | ov7670_setup_module_top/ov7670_setup_rom/dout_reg | 256x16        | Block RAM      | 
+-----------------------+---------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_control | C+A*(B:0x140)+1 | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 1155.176 ; gain = 20.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 1180.047 ; gain = 45.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1196.289 ; gain = 62.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |clock_PLL_100_50_25MHz |         1|
|2     |buffer_RAM_12x131072   |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |buffer_RAM_12x131072   |     1|
|2     |clock_PLL_100_50_25MHz |     1|
|3     |BUFG                   |     4|
|4     |CARRY4                 |    63|
|5     |DSP48E1                |     1|
|6     |LUT1                   |   104|
|7     |LUT2                   |   156|
|8     |LUT3                   |   155|
|9     |LUT4                   |    87|
|10    |LUT5                   |    99|
|11    |LUT6                   |   195|
|12    |RAMB18E1               |     1|
|13    |FDCE                   |   287|
|14    |FDPE                   |    35|
|15    |FDRE                   |   262|
|16    |FDSE                   |    21|
|17    |LDC                    |    25|
|18    |IBUF                   |    18|
|19    |OBUF                   |    57|
|20    |OBUFT                  |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1197.082 ; gain = 47.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.082 ; gain = 62.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1209.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1219.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LDC => LDCE: 25 instances

Synth Design complete, checksum: 6ec265a5
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1219.723 ; gain = 85.449
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/smart_password_lock/smart_password_lock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 08:16:11 2023...
