<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_htm_setup_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2020                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: p10_htm_setup_attributes.xml. -->
<!-- XML file specifying attributes used by p10_htm_setup HW Procedures. -->

<attributes>
<!-- **********************************************************************
        Attributes for Trace Type
     ********************************************************************** -->
<attribute>
  <id>ATTR_NHTM_TRACE_TYPE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> The Nest HTM trace type desired to be collected.  This setting
                is applied to both NHTM0 and NHTM1.
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, FABRIC = 0x1, EVENT = 0x2, OCC = 0x3 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_TRACE_TYPE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> The Core HTM trace type desired to be collected.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> DISABLE = 0x0, CORE = 0x1, LLAT = 0x2, DMW = 0x4 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **** NHTM attributes ***-->
<!-- **************************************************
        Attributes for HTM Collection Mode Register
     ************************************************** -->

<attribute>
  <id>ATTR_NHTM_HTMSC_MODE_CONTENT_SEL</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: defines the NHTM trace mode.
                HTM Collection Mode Register (1:2).
                Only FABRIC is supported at this time.
  </description>
  <valueType>uint8</valueType>
  <enum> FABRIC = 0x0, EVENT = 0x1, OCC = 0x2 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_NHTM_HTMSC_MODE_CAPTURE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
      HTMSC_MODE_CAPTURE: HTM capture mode bit definition according to Trace Mode
      When htm_mode_q(1 TO 2) == 00, i.e. FABRIC
      456789012
      0htmx0000 : Ignore HTM generated data writes
      1htmx0000 : Capture htm generated data writes
      x0htm0000 : Filtering ignored on PMISC (always trace PMISC and Report Hang)
      x1htm0000 : Filtering applied on ttype = PMISC and ttype = report hang
      xx00x0000 : CRESP Mode: Flush CRESP Queue to avoid overrun (default)
      xx01x0000 : CRESP Mode: Reserved
      xx10x0000 : CRESP Mode: Enable Precise CRESP Mode
      xx11x0000 : CRESP Mode: Ignore CRESP
      htmx00000 : Pre-Allocate maximum memory buffers (8)
      htmx10000 : Pre-Allocate fewer memory buffers (4)
      When htm_mode_q(1 TO 2) == 01, i.e. OTHER
      00000htmx : Pre-Allocate maximum memory buffers (8)
      00001htmx : Pre-Allocate fewer memory buffers (4)
      0000xmmmx : mmm for optional external mux control
      0000htmx0 : Both -other- trace buses to NHTM0
      0000htmx1 : Other trace bus0 to nhtm0, trace bus1 to nhtm1. High BW
      When htm_mode_q(1 TO 2) == 10, i.e. OCC
      00000htm0 : Pre-Allocate maximum memory buffers (8)
      00001htm0 : Pre-Allocate fewer memory buffers (4)
      0000xmmm0 : mmm for optional external mux control
  </description>
  <valueType>uint16</valueType>
  <default>0x0040</default>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_NHTM_HTMSC_MODE_SYNC_STAMP_FORCE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Control the number of cycles to wait to force a synchronization
                stamp or reset the timer.  For NHTM only.
                HTM Collection Mode Register (19:21).
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_NHTM_HTMSC_MODE_WRITETOIO</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Use space option. For NHTM only.
                HTM Collection Mode Register (22).
                0 = Use HTM_CL_Write op to target system memory.
                    Do pre-allocation sequence. (default)
                1 = Use ci_pr_st op to target anywhere else.
                    Dont do pre-allocate sequence.
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
        Attributes for HTM STOP Filter
     ************************************************** -->
<attribute>
  <id>ATTR_HTMSC_FILT_STOP_ON_MATCH</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: enable stop on match and program stop PAT and MASK.
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_STOP_CYCLES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Stop on match: number of cycles before HTM stops.
                The Stop Cycles field specifies, in 64 cycle increments, how
                many cycles past the filter match to wait before generating the
                local stop trigger. The maximum delay is 8128 cycles
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
     Attributes for HTM TTYPE Filter Control Register
     ************************************************** -->
<attribute>
  <id>ATTR_HTMSC_TTYPEFILT_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: defines the TTYPE pattern to match in Fabric trace
                mode.  These bits are used with the ttype Filter Mask to
                indicate the TTYPE value that should be matched on the rcmd.
                HTM Ttype Filter Control Register (1:7).
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_TSIZEFILT_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: defines the TSIZE pattern to match in Fabric trace
                mode. These bits are used with the tsize filter mask to indicate
                the TSIZE value that should be matched on the rcmd
                HTM Ttype Filter Control Register (8:15).
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_TTYPEFILT_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: TTYPE pattern mask.
                Pattern matching will apply only to bits set in this attribute.
                If all mask bits are clear, no TTYPE pattern/masking is done.
                The inversion of this attribute value will be programmed into
                bits 17:23 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_TSIZEFILT_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: TSIZE pattern mask.
                Pattern matching will apply only to bits set in this attribute.
                If all mask bits are clear, no TSIZE pattern/masking is done.
                The inversion of this attribute value will be programmed into
                bits 24:31 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_TTYPEFILT_INVERT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: TTYPE/TSIZE Capture Invert.
                HTM Ttype Filter Control Register (32).
                This bit controls the inversion of the ttype/tsize filter.
                0 : Capture record based on ttype/tsize pattern matching
                1 : Capture record based on ttype/tsize pattern NOT matching
  </description>
  <valueType>uint8</valueType>
  <enum> MATCH = 0x0, NOT_MATCH = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CRESPFILT_INVERT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: CRESP Filter Capture Invert.
                HTM Ttype Filter Control Register (33).
                This bit controls the inversion of the cresp filter.
                0: Capture record based on cresp filter pattern/mask match
                1: Capture record based on cresp filter pattern/mask NOT matching.
  </description>
  <valueType>uint8</valueType>
  <enum> MATCH = 0x0, NOT_MATCH = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
        Attributes for HTM Address Filter Register
     ************************************************** -->
<attribute>
  <id>ATTR_HTMSC_FILT_ADDR_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Address filter pattern.
                HTM Addr Filter Control Register (0:55)
                In Fabric trace mode, defines the Address patter to match.
  </description>
  <valueType>uint64</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_ADDR_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Address filter mask
                HTM Addr Filter Control Register (0:55)
                Pattern matching will apply only to bits set in this attribute.
                If all mask bits are clear, no ADDR pattern masking is done.
                the inversion of this attribute value will be programmed into
                bits (0:63) of HTM Filter Address Mask Register.
  </description>
  <valueType>uint64</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
        Attributes for HTM Filter Control Register
     ************************************************** -->
<attribute>
  <id>ATTR_HTMSC_FILT_TTAG_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (0:14).
                In Fabric trace mode, defines the TTAG/Scope/Source pattern to
                match in the RCMD and CRESP:
  </description>
  <valueType>uint32</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_OCC_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (0:31).
                In OCC trace mode, defines the OCC pattern to match.
  </description>
  <valueType>uint32</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_SCOPE_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (17:19).
                In Fabric trace mode, defines the TTAG/Scope/Source pattern to
                match in the RCMD and CRESP:
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_SOURCE_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (20:21).
                In Fabric trace mode, defines the TTAG/Scope/Source pattern to
                match in the RCMD and CRESP:
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_PORT_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (25:25).
                In Fabric trace mode, defines the TTAG/Scope/Source pattern to
                match in the RCMD and CRESP:
                When DD1: program Port, this controls both HTMs
                When DD2: program Port0 only
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_PORT1_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern.
                HTM Filter Control Register (25:25).
                In Fabric trace mode, defines the TTAG/Scope/Source pattern to
                match in the RCMD and CRESP:
                DD2 ONLY
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_TTAGFILT_INVERT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Filter Pattern invert.
                HTM Filter Control Register (26:26).
                In Fabric trace mode, invert ttag filter meaning (invert match signal)
  </description>
  <valueType>uint8</valueType>
  <enum> MATCH = 0x0, NOT_MATCH = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_CRESP_PAT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: defines the CRESP Filter pattern in FABRIC trace mode.
                HTM Filter Control Register (27:31).
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_TTAG_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (32:46).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 32:46 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint32</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_OCC_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (32:63).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 47:48 and 55:58 of HTM Ttype Filter Control Register.
                When DD2 program only bits 
  </description>
  <valueType>uint32</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_SCOPE_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (49:51).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 49:51 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_SOURCE_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (52:53).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 52:53 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_PORT_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (54:54).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 54:54 of HTM Ttype Filter Control Register.
                When DD1: program Port, this controls both HTMs
                When DD2: program only Port0
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_PORT1_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: Pattern mask.
                HTM Filter Control Register (54:54).
                Pattern matching will apply only to bits set in this attribute.
                If all bits are clear, no pattern/masking is done and all
                Cresp/rcmd are captured in Fabric trace mode and all
                OCC commands are captured in OCC mode.
                The inversion of this attribute value will be programmed into
                bits 54:54 of HTM Ttype Filter Control Register.
                DD2 only
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_FILT_CRESP_MASK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM FABRIC: CRESP Filter Mask.
                HTM Filter Control Register (59:63).
                Pattern matching will apply only to bits set in this attribute.
                If all mask bits are clear, no pattern matching is done.
                The inversion of this attribute value will be programmed into
                bits 59:63 of HTM Ttype Filter Control Register.
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- ********************************************************
        Attributes for HTM Memory Configuration Register
     ******************************************************** -->
<attribute>
  <id>ATTR_HTMSC_MEM_SCOPE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of memory scope for HTM collection.
                HTM Memory Configuration Register (1:3)
  </description>
  <valueType>uint8</valueType>
  <enum> LOCAL = 0x0, NEARNODE = 0x2, GROUP = 0x3, REMOTE = 0x4, VECTORED = 0x5 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MEM_PRIORITY</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of memory priority for HTM collection.
                HTM Memory Configuration Register (4)
  </description>
  <valueType>uint8</valueType>
  <enum> LOW = 0x0, HIGH = 0x1</enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- ********************************************************
        Attributes for HTM Trigger Control Register
     ******************************************************** -->
<attribute>
  <id>ATTR_NHTM_CTRL_TRIG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of Trigger control for NHTM.
                HTM Trigger Control Register (0:1)
                  00 local triggers are not forwarded to the PowerBus, it is
                     inserted into the trace when tracing.  Both local and
                     global triggers control the HTM
                  01 local triggers are not forwarded to the PowerBus, it is
                     inserted into the traCe when tracing.  Only local triggers
                     control the HTM
                  1x local triggers are forwarded to the PowerBus, it is not
                     inserted into the trace when tracing.  Only global
                     triggers control the HTM
  </description>
  <valueType>uint8</valueType>
  <enum> LOCAL_GLOBAL = 0x0, LOCAL = 0x1, GLOBAL = 0x2 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_NHTM_CTRL_MARK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of Mark control for NHTM.
                HTM Trigger Control Register (4:5)
                00 local markers are not forwarded to the PowerBus.  Both
                   local and global markers are inserted into the trace
                01 local markers are not forwarded to the PowerBus.  Only
                   local markers are inserted into the trace
                10 local markers are forwarded to the PowerBus.  Only global
                   markers are inserted into the trace
                11 local markers are forwarded to the PowerBus.  Markers
                   are not inserted into the trace (Fabric Trace Mode)
  </description>
  <valueType>uint8</valueType>
  <enum> LOCAL_GLOBAL = 0x0, LOCAL_MARK = 0x1, GLOBAL_MARK = 0x2,
         NO_MARK = 0x3 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_CTRL_TRIG</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of Trigger control.
                HTM Trigger Control Register (0:1)
                  00 local triggers are not forwarded to the PowerBus, it is
                     inserted into the trace when tracing.  Both local and
                     global triggers control the HTM
                  01 local triggers are not forwarded to the PowerBus, it is
                     inserted into the traCe when tracing.  Only local triggers
                     control the HTM
                  1x local triggers are forwarded to the PowerBus, it is not
                     inserted into the trace when tracing.  Only global
                     triggers control the HTM
  </description>
  <valueType>uint8</valueType>
  <enum> LOCAL_GLOBAL = 0x0, LOCAL = 0x1, GLOBAL = 0x2 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_CTRL_MARK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Setting of Mark control.
                HTM Trigger Control Register (4:5)
                00 local markers are not forwarded to the PowerBus.  Both
                   local and global markers are inserted into the trace
                01 local markers are not forwarded to the PowerBus.  Only
                   local markers are inserted into the trace
                10 local markers are forwarded to the PowerBus.  Only global
                   markers are inserted into the trace
                11 local markers are forwarded to the PowerBus.  Markers
                   are not inserted into the trace (Fabric Trace Mode)
  </description>
  <valueType>uint8</valueType>
  <enum> LOCAL_GLOBAL = 0x0, LOCAL_MARK = 0x1, GLOBAL_MARK = 0x2,
         NO_MARK = 0x3 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_DBG0_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enable Stop on PB Chiplet Debug Trigger 0.
                HTM Trigger Control Register (6)
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_DBG1_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enable Stop on PB Chiplet Debug Trigger 1.
                HTM Trigger Control Register (7)
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_RUN_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enable trace stop on falling edge of PB chiplet trace run.
                HTM Trigger Control Register (8)
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_OTHER_DBG0_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enable Stop using OCC Control.
                HTM Trigger Control Register (9)
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_XSTOP_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enable Stop on chiplet XSTOP.
                HTM Trigger Control Register (13)
                Platform to default to 0x1
  </description>
  <valueType>uint8</valueType>
  <enum> ENABLE = 0x0, DISABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_CHIP0_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Stop on PC_TC_DBG_Trigger0
                1 = stop trigger Core Debug Trigger 0
                0 = ignore Core Debug Trigger  0
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_CTRL_CHIP1_STOP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Stop on PC_TC_DBG_Trigger1
                1 = stop trigger Core Debug Trigger 1
                0 = ignore Core Debug Trigger  1
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>



<!-- **** CHTM attributes ***-->
<!-- **************************************************
     Attributes for PDBAR Address and Scope
     ************************************************** -->
<attribute>
  <id>ATTR_HTMSC_IMA_PDBAR_SCOPE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>  This register defines the starting Scope of the PowerBus
                 operation. The Scope will be increased if necessary however
                 it is more efficient to have the request issued according to
                 where the target memory is located.
                     000 LOCAL scope
                     001 Reserved
                     010 NEAR NODE scope (Nn)
                     011 GROUP scope (G).
                     100 REMOTE scope (Rn).
                     101 VECTORED group scope (Vg).
                     110 Reserved
                     111 Reserved
                 Note 1: Since P10 uses a Group Class MCD, the HTM will always
                 force a 'Nodal' scope to 'Group' scope.  If the scope is
                 initialized to 'Vectored Group Scope', the HTM_MODE[Vg_Target]
                 bits must also be initialized.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> LOCAL = 0x0, NEARNODE = 0x2, GROUP = 0x3, REMOTE = 0x4, VECTORED = 0x5 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_IMA_PDBAR_ADDR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>  IMA Write Physical Base Address
  </description>
  <array>32</array>
  <valueType>uint64</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_WRAP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Trace Wrap mode, used for both NHTM and CHTM
                HTM Collection Mode Register (13).
                0 = Wrap trace to beginning of Trace Memory
                1 = Stop trace when top of Trace Memory is reached
  </description>
  <valueType>uint8</valueType>
  <enum> ENABLE = 0x0, DISABLE = 0x1</enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_DIS_TSTAMP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> TimeStamp Writes option, used for both NHTM and CHTM
                HTM Collection Mode Register (14).
                0 = Write of timestamps enabled to indicate elapsed time
                    between records.
                1 = Timestamps written only to indicate record loss
  </description>
  <valueType>uint8</valueType>
  <enum> ENABLE = 0x0, DISABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_SINGLE_TSTAMP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Overflow Timestamps option, used for both NHTM and CHTM.
                HTM Collection Mode Register (15).
                0 = Timestamp written to indicate elapsed time overflow.
                1 = Only one timestamp is written between entries, overflow
                    indication is lost
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_MARKERS_ONLY</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Stamp/Marker only mode.
                HTM Collection Mode Register (17).
                0 = Normal trace
                1 = Ignore incoming trace data and save only markers caused
                    by HTM_TRIG writes,
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_DIS_FORCE_GROUP_SCOPE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: Group scope option.
                HTM Collection Mode Register (18).
                This is a powerbus debug bit
                0 = htm write ops sent with group scope
                1 = htm write ops sent with Vg scope using programmed
                    target bits.
  </description>
  <valueType>uint8</valueType>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_HTMSC_MODE_VGTARGET</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Nest HTM: VG target mode.
                Stores inverse of HTM Collection Mode Register (24:39).
                Vg Target bits should be configured if HTM_MEM[scope] is Vg
                or if Disable Group Scope=1
  </description>
  <valueType>uint32</valueType>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
     Attributes for cHTM MODE
     ************************************************** -->
<attribute>
  <id>ATTR_CHTM_MODE_LLAT_CAPTURE_FAIL_DISP_DIS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> If disabled (0): Allow capture of all dispatches
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_LLAT_CAPTURE_STORE_DIS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> If disabled (0): Allow capture of stores
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_LLAT_CAPTURE_PBL3_HIT_DIS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> If disabled (0): Allow capture of l3 hits
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> ENABLE = 0x0, DISABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_LLAT_IMBEDDED_TS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Enables embedded timestamps for LLAT tracing
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_CORE_CAPTURE_TRACE_FULL_ON_ERROR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Prevent the core from writing to the HTM when in error state
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_LLAT_PAUSE_ON_PURGE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> If asserted: LLAT tracing will insert a stop marker
                  in the trace when a purge is requested from pervasive
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_CORE_WRAP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Allow cHTM to "wrap" in memory, otherwise stop when top of memory is reached
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_DIS_TSTAMP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Disable time stamps between records that exceed the embeded time stamp.
                  Recommended to disable for LLAT tracing.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> ENABLE = 0x0, DISABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_SINGLE_TIME_STAMP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Allow only a single time stamp to be written between records.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_DIS_STALL</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> If disabled (0): the core will stop executing instructions when the
                  trace buffer is full. Core trace only.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_MARKERS_ONLY</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Only print markers to trace.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_DIS_GROUP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Force scope to VG if group or nodal scope requested
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <enum> DISABLE = 0x0, ENABLE = 0x1 </enum>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_MODE_VGTARGET</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> Target bits used in VG mode, if requested.
                 The bits will be inverted before being programmed
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<!-- **************************************************
     Attributes for IMA trace
     ************************************************** -->
<attribute>
  <id>ATTR_CHTM_HTMSC_MODE_CORE_INSTR_STALL</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 0: Core execution is stalled whenever the data buffers are almost full to prevent losing records.
                 1: Core execution is never stalled and entries may be discarded when buffer is full
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> ENABLE = 0x0, DISABLE = 0x1 </enum>
  <initToZero/>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_IC_TAP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 000 = ~.5ms
                 001 = ~1ms
                 010 = ~4ms
                 011 = ~16ms
                 100 = ~64ms
                 101 = ~256ms
                 110 = ~1s
                 111 = ~4s 
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <default>0x03</default>
  <writeable/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_DIS_WRAP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 Prevent trace from wrapping. Only collect one round and then disable this trace.
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <default>0x00</default>
  <enum> ENABLE=0x0, DISABLE=0x1 </enum>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_FREEZE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 Prevent IMA from posting by freezing counters
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <default>0x00</default>
  <enum> DISABLE=0x0, ENABLE=0x1 </enum>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_EN_D_PRE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 Allow the IMA to count L1 data prefetches
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> DISABLE=0x0, ENABLE=0x1 </enum>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_EN_I_PRE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 Allow the IMA to count L1 instruction prefetches
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> DISABLE=0x0, ENABLE=0x1 </enum>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_ONE_EVENT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 Only sample one event and one thread
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <enum> DISABLE=0x0, ENABLE=0x1 </enum>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_EVENT_VTID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 The thread to be sampled by one event mode
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

<attribute>
  <id>ATTR_CHTM_HTMSC_IMA_EVENT_MASK_EVENT_SELECT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description> For CHTM only.
                 The event to be sampled by one event mode
  </description>
  <valueType>uint8</valueType>
  <array>32</array>
  <writeable/>
  <initToZero/>
  <persistRuntime/>
</attribute>

</attributes>
