# Ex No: 06 - Design & Implementation of 2-Bit Multiplier Using Cadence Virtuoso

## Aim
The aim is to design and implement a **2-bit Multiplier** using **Cadence Virtuoso** and verify its functionality through transient analysis simulation.

## Tools Required
### Cadence Virtuoso Suite
- **Virtuoso Schematic Editor** (for circuit design)
- **Spectre Simulator** (for circuit simulation)

### Process Design Kit (PDK)
- CMOS technology library

### Computer System
- Minimum **4GB RAM** and a **multi-core processor**

## Procedure

### 1. Launch Cadence Virtuoso Environment:
- Open the **Cadence Virtuoso** tool and set up the working library.
- Create a new **schematic cell view** for the **2-bit Multiplier** design.

### 2. Schematic Design:
- Select **NMOS and PMOS transistors** from the library.
- Construct the **2-bit Multiplier circuit** using **AND and ADDER logic gates**.
- Connect the inputs (**A1, A0, B1, B0**) and outputs (**P3, P2, P1, P0**) properly.

### 3. Simulation:
- Check the design for **errors** and proceed with simulation.
- Launch the **Analog Design Environment (ADE)**.
- Perform **transient analysis** to verify the multiplication logic.
- Set up **input stimulus** and analyze the **output waveform**.

## Circuit Diagram
![image](https://github.com/user-attachments/assets/dce1d820-c663-4ca2-96c5-bd9129a69770)


## Truth Table for 2-Bit Multiplier

![image](https://github.com/user-attachments/assets/fdb01f7d-60c1-4605-8462-c4dd954c5602)


## Schematic Diagram
### 1. Schematic of 2-Bit Multiplier:
![WhatsApp Image 2025-05-24 at 10 07 49 AM (2)](https://github.com/user-attachments/assets/05cea398-260b-4fe2-97f4-fb64f9bfa2eb)


![image](https://github.com/user-attachments/assets/f5dce6e6-7934-49e9-bdc7-8475d90dd809)

![image](https://github.com/user-attachments/assets/b7be0d9b-70e4-4d81-b0bc-99f29f3b60e5)




## Output
### Transient Analysis Output:
![WhatsApp Image 2025-05-24 at 10 07 50 AM](https://github.com/user-attachments/assets/b06b3163-5f29-4da3-83e4-793b32938346)


![WhatsApp Image 2025-05-24 at 10 07 49 AM](https://github.com/user-attachments/assets/adac1bac-61db-4f0f-a264-db4b315e4aa3)



## Results
1. Successfully designed the **2-bit Multiplier** schematic using **Cadence Virtuoso**.
2. Performed **transient analysis**, verifying the correct operation of the **Multiplier**.
3. Observed **correct multiplication behavior** in response to input signals.
