// Seed: 3171738112
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = 1 == id_1;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri0  id_5,
    output uwire id_6,
    output tri0  id_7,
    output uwire id_8,
    output logic id_9,
    input  wire  id_10
    , id_13,
    input  uwire id_11
);
  always @(id_11 or -1'b0 + 1) begin : LABEL_0
    $signed(49);
    ;
    id_9 <= -1'b0;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
endmodule
