

================================================================
== Vitis HLS Report for 'InputLayer'
================================================================
* Date:           Sat May 14 16:02:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        input_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 2  |        0|        9|        10|          1|          1|  0 ~ 1|       yes|
        |- Loop 3  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 5  |        0|        7|         8|          1|          1|  0 ~ 1|       yes|
        |- Loop 6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 10
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 8, States = { 11 12 13 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-3 : II = 1, D = 3, States = { 41 42 43 }
  Pipeline-4 : II = 1, D = 10, States = { 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 35 44 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 19 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 11 
19 --> 27 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 74 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 74 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 45 
45 --> 55 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 45 
55 --> 56 65 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 65 63 
63 --> 64 
64 --> 62 
65 --> 66 74 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram" [input_layer/main.cpp:6]   --->   Operation 75 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [input_layer/main.cpp:6]   --->   Operation 76 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx" [input_layer/main.cpp:6]   --->   Operation 77 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x" [input_layer/main.cpp:6]   --->   Operation 78 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = trunc i32 %dim_read" [input_layer/main.cpp:6]   --->   Operation 79 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dim_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 80 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.47ns)   --->   "%empty_38 = icmp_ne  i31 %p_cast, i31 0" [input_layer/main.cpp:6]   --->   Operation 81 'icmp' 'empty_38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_x, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_x, i64 666, i64 207, i64 4294967295"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_x"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dx, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dx, i64 666, i64 207, i64 4294967295"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dx"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_x"   --->   Operation 102 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_dx"   --->   Operation 103 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 104 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast8 = zext i1 %empty" [input_layer/main.cpp:6]   --->   Operation 105 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%empty_36 = sub i32 %dim_read, i32 %p_cast8" [input_layer/main.cpp:6]   --->   Operation 106 'sub' 'empty_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 107 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %ddrtobram_read, void, void" [input_layer/main.cpp:22]   --->   Operation 108 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %empty_38, void %loop-memcpy-residual-header5, void %loop-memcpy-expansion2.preheader" [input_layer/main.cpp:32]   --->   Operation 109 'br' 'br_ln32' <Predicate = (!ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 110 'partselect' 'p_cast2' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i31 %p_cast2" [input_layer/main.cpp:6]   --->   Operation 111 'sext' 'p_cast11_cast' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast11_cast" [input_layer/main.cpp:6]   --->   Operation 112 'getelementptr' 'gmem_addr_1' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_cast39 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 113 'sext' 'p_cast_cast39' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %p_cast_cast39" [input_layer/main.cpp:6]   --->   Operation 114 'writereq' 'empty_55' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 1.58>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %empty_38, void %loop-memcpy-residual-header17, void %loop-memcpy-expansion14.preheader" [input_layer/main.cpp:27]   --->   Operation 116 'br' 'br_ln27' <Predicate = (ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 117 'partselect' 'p_cast9' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i31 %p_cast9" [input_layer/main.cpp:6]   --->   Operation 118 'sext' 'p_cast9_cast' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast9_cast" [input_layer/main.cpp:6]   --->   Operation 119 'getelementptr' 'gmem_addr' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast_cast38 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 120 'sext' 'p_cast_cast38' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 121 [7/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 121 'readreq' 'empty_39' <Predicate = (ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%loop_index3 = phi i63 %empty_56, void %loop-memcpy-expansion2.split, i63 0, void %loop-memcpy-expansion2.preheader"   --->   Operation 122 'phi' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (3.49ns)   --->   "%empty_56 = add i63 %loop_index3, i63 1"   --->   Operation 123 'add' 'empty_56' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.78ns)   --->   "%exitcond2617 = icmp_eq  i63 %loop_index3, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 125 'icmp' 'exitcond2617' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2617, void %loop-memcpy-expansion2.split, void %loop-memcpy-residual-header5.loopexit" [input_layer/main.cpp:6]   --->   Operation 126 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty_57 = trunc i63 %loop_index3"   --->   Operation 127 'trunc' 'empty_57' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%loop_index3_cast_cast = zext i10 %empty_57"   --->   Operation 128 'zext' 'loop_index3_cast_cast' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bram_x_addr_1 = getelementptr i16 %bram_x, i32 0, i32 %loop_index3_cast_cast"   --->   Operation 129 'getelementptr' 'bram_x_addr_1' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1"   --->   Operation 130 'load' 'bram_x_load' <Predicate = (!exitcond2617)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1"   --->   Operation 131 'load' 'bram_x_load' <Predicate = (!exitcond2617)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %bram_x_load, i2 3" [input_layer/main.cpp:6]   --->   Operation 132 'write' 'write_ln6' <Predicate = (!exitcond2617)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!exitcond2617)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 134 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 134 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 135 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 135 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 136 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 136 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 137 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 137 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 138 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 138 'writeresp' 'empty_85' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header5"   --->   Operation 139 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%empty_86 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 140 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 141 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 8> <Delay = 4.89>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%residual_loop_index6 = phi i1 %empty_69, void %loop-memcpy-residual4.split, i1 0, void %loop-memcpy-residual-header5"   --->   Operation 143 'phi' 'residual_loop_index6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.97ns)   --->   "%exitcond18tmp = xor i1 %residual_loop_index6, i1 %empty" [input_layer/main.cpp:6]   --->   Operation 145 'xor' 'exitcond18tmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 146 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond18tmp, void %post-loop-memcpy-expansion1.loopexit, void %loop-memcpy-residual4.split" [input_layer/main.cpp:6]   --->   Operation 147 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast = zext i1 %residual_loop_index6"   --->   Operation 148 'zext' 'residual_loop_index6_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.63ns)   --->   "%empty_59 = add i11 %residual_loop_index6_cast, i11 %empty_37" [input_layer/main.cpp:6]   --->   Operation 149 'add' 'empty_59' <Predicate = (exitcond18tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_59, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 150 'partselect' 'tmp_4' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i10 %tmp_4" [input_layer/main.cpp:6]   --->   Operation 151 'zext' 'p_cast20_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%bram_x_addr_3 = getelementptr i16 %bram_x, i32 0, i32 %p_cast20_cast" [input_layer/main.cpp:6]   --->   Operation 152 'getelementptr' 'bram_x_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 153 [2/2] (3.25ns)   --->   "%bram_x_load_1 = load i10 %bram_x_addr_3" [input_layer/main.cpp:6]   --->   Operation 153 'load' 'bram_x_load_1' <Predicate = (exitcond18tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast45 = zext i1 %residual_loop_index6"   --->   Operation 154 'zext' 'residual_loop_index6_cast45' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %residual_loop_index6_cast45, i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 155 'add' 'tmp4' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_63 = add i32 %tmp4, i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 156 'add' 'empty_63' <Predicate = (exitcond18tmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_63, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 157 'partselect' 'p_cast1' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast24_cast = sext i31 %p_cast1" [input_layer/main.cpp:6]   --->   Operation 158 'sext' 'p_cast24_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast24_cast" [input_layer/main.cpp:6]   --->   Operation 159 'getelementptr' 'gmem_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.97ns)   --->   "%empty_69 = xor i1 %residual_loop_index6, i1 1"   --->   Operation 160 'xor' 'empty_69' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 161 [1/2] (3.25ns)   --->   "%bram_x_load_1 = load i10 %bram_x_addr_3" [input_layer/main.cpp:6]   --->   Operation 161 'load' 'bram_x_load_1' <Predicate = (exitcond18tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_60 = xor i1 %residual_loop_index6, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 162 'xor' 'empty_60' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_60, i3 0" [input_layer/main.cpp:6]   --->   Operation 163 'bitconcatenate' 'tmp_5' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast44 = zext i4 %tmp_5" [input_layer/main.cpp:6]   --->   Operation 164 'zext' 'p_cast44' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_61 = lshr i16 %bram_x_load_1, i16 %p_cast44" [input_layer/main.cpp:6]   --->   Operation 165 'lshr' 'empty_61' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_62 = trunc i16 %empty_61" [input_layer/main.cpp:6]   --->   Operation 166 'trunc' 'empty_62' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast22_cast = zext i8 %empty_62" [input_layer/main.cpp:6]   --->   Operation 167 'zext' 'p_cast22_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%tmp5 = xor i1 %empty_87, i1 %residual_loop_index6" [input_layer/main.cpp:6]   --->   Operation 168 'xor' 'tmp5' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_64 = xor i1 %tmp5, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 169 'xor' 'empty_64' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast46 = zext i1 %empty_64" [input_layer/main.cpp:6]   --->   Operation 170 'zext' 'p_cast46' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (1.85ns)   --->   "%empty_65 = shl i2 1, i2 %p_cast46" [input_layer/main.cpp:6]   --->   Operation 171 'shl' 'empty_65' <Predicate = (exitcond18tmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_64, i3 0" [input_layer/main.cpp:6]   --->   Operation 172 'bitconcatenate' 'tmp_6' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast47 = zext i4 %tmp_6" [input_layer/main.cpp:6]   --->   Operation 173 'zext' 'p_cast47' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_66 = shl i16 %p_cast22_cast, i16 %p_cast47" [input_layer/main.cpp:6]   --->   Operation 174 'shl' 'empty_66' <Predicate = (exitcond18tmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 1" [input_layer/main.cpp:6]   --->   Operation 175 'writereq' 'empty_67' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 176 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %empty_66, i2 %empty_65" [input_layer/main.cpp:6]   --->   Operation 176 'write' 'write_ln6' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 177 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 177 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 178 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 178 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 179 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 179 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 180 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 180 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 181 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 181 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 182 'br' 'br_ln0' <Predicate = (exitcond18tmp)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %empty_38, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [input_layer/main.cpp:33]   --->   Operation 183 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 184 'partselect' 'p_cast4' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast26_cast = sext i31 %p_cast4" [input_layer/main.cpp:6]   --->   Operation 185 'sext' 'p_cast26_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast26_cast" [input_layer/main.cpp:6]   --->   Operation 186 'getelementptr' 'gmem_addr_5' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast_cast49 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 187 'sext' 'p_cast_cast49' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (7.30ns)   --->   "%empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %p_cast_cast49" [input_layer/main.cpp:6]   --->   Operation 188 'writereq' 'empty_70' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 189 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 189 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 1.58>

State 20 <SV = 10> <Delay = 3.49>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_71, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 190 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (3.49ns)   --->   "%empty_71 = add i63 %loop_index, i63 1"   --->   Operation 191 'add' 'empty_71' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (2.78ns)   --->   "%exitcond2415 = icmp_eq  i63 %loop_index, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 193 'icmp' 'exitcond2415' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2415, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [input_layer/main.cpp:6]   --->   Operation 194 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%empty_72 = trunc i63 %loop_index"   --->   Operation 195 'trunc' 'empty_72' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i10 %empty_72"   --->   Operation 196 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%bram_dx_addr_1 = getelementptr i16 %bram_dx, i32 0, i32 %loop_index_cast_cast"   --->   Operation 197 'getelementptr' 'bram_dx_addr_1' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 198 [2/2] (3.25ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1"   --->   Operation 198 'load' 'bram_dx_load' <Predicate = (!exitcond2415)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 199 [1/2] (3.25ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1"   --->   Operation 199 'load' 'bram_dx_load' <Predicate = (!exitcond2415)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 22 <SV = 12> <Delay = 7.30>
ST_22 : Operation 200 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_5, i16 %bram_dx_load, i2 3" [input_layer/main.cpp:6]   --->   Operation 200 'write' 'write_ln6' <Predicate = (!exitcond2415)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!exitcond2415)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 202 [5/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 202 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 203 [4/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 203 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 204 [3/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 204 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 205 [2/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 205 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 206 [1/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 206 'writeresp' 'empty_73' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 207 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual.preheader" [input_layer/main.cpp:6]   --->   Operation 208 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 209 'partselect' 'tmp_8' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast33_cast = zext i10 %tmp_8" [input_layer/main.cpp:6]   --->   Operation 210 'zext' 'p_cast33_cast' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%bram_dx_addr_3 = getelementptr i16 %bram_dx, i32 0, i32 %p_cast33_cast" [input_layer/main.cpp:6]   --->   Operation 211 'getelementptr' 'bram_dx_addr_3' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 212 [2/2] (3.25ns)   --->   "%bram_dx_load_1 = load i10 %bram_dx_addr_3" [input_layer/main.cpp:6]   --->   Operation 212 'load' 'bram_dx_load_1' <Predicate = (empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_27 : Operation 213 [1/1] (2.55ns)   --->   "%empty_78 = add i32 %empty_36, i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 213 'add' 'empty_78' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_78, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 214 'partselect' 'p_cast7' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%p_cast37_cast = sext i31 %p_cast7" [input_layer/main.cpp:6]   --->   Operation 215 'sext' 'p_cast37_cast' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %p_cast37_cast" [input_layer/main.cpp:6]   --->   Operation 216 'getelementptr' 'gmem_addr_7' <Predicate = (empty)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 217 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/2] (3.25ns)   --->   "%bram_dx_load_1 = load i10 %bram_dx_addr_3" [input_layer/main.cpp:6]   --->   Operation 218 'load' 'bram_dx_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_28 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_86, i3 0" [input_layer/main.cpp:6]   --->   Operation 219 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast54 = zext i4 %tmp_10" [input_layer/main.cpp:6]   --->   Operation 220 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%empty_76 = lshr i16 %bram_dx_load_1, i16 %p_cast54" [input_layer/main.cpp:6]   --->   Operation 221 'lshr' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%empty_77 = trunc i16 %empty_76" [input_layer/main.cpp:6]   --->   Operation 222 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast35_cast = zext i8 %empty_77" [input_layer/main.cpp:6]   --->   Operation 223 'zext' 'p_cast35_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.97ns)   --->   "%empty_79 = xor i1 %empty_74, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 224 'xor' 'empty_79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast56 = zext i1 %empty_79" [input_layer/main.cpp:6]   --->   Operation 225 'zext' 'p_cast56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (1.85ns)   --->   "%empty_80 = shl i2 1, i2 %p_cast56" [input_layer/main.cpp:6]   --->   Operation 226 'shl' 'empty_80' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%tmp_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_79, i3 0" [input_layer/main.cpp:6]   --->   Operation 227 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast57 = zext i4 %tmp_11" [input_layer/main.cpp:6]   --->   Operation 228 'zext' 'p_cast57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_81 = shl i16 %p_cast35_cast, i16 %p_cast57" [input_layer/main.cpp:6]   --->   Operation 229 'shl' 'empty_81' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/1] (7.30ns)   --->   "%empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 1" [input_layer/main.cpp:6]   --->   Operation 230 'writereq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 231 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %empty_81, i2 %empty_80" [input_layer/main.cpp:6]   --->   Operation 231 'write' 'write_ln6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 232 [5/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 232 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 233 [4/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 233 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 20> <Delay = 7.30>
ST_32 : Operation 234 [3/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 234 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 21> <Delay = 7.30>
ST_33 : Operation 235 [2/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 235 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 22> <Delay = 7.30>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 238 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 239 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 241 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 2> <Delay = 7.30>
ST_35 : Operation 242 [6/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 242 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 3> <Delay = 7.30>
ST_36 : Operation 243 [5/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 243 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 4> <Delay = 7.30>
ST_37 : Operation 244 [4/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 244 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 5> <Delay = 7.30>
ST_38 : Operation 245 [3/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 245 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 6> <Delay = 7.30>
ST_39 : Operation 246 [2/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 246 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 7> <Delay = 7.30>
ST_40 : Operation 247 [1/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 247 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 248 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 41 <SV = 8> <Delay = 3.49>
ST_41 : Operation 249 [1/1] (0.00ns)   --->   "%loop_index15 = phi i63 %empty_40, void %loop-memcpy-expansion14.split, i63 0, void %loop-memcpy-expansion14.preheader"   --->   Operation 249 'phi' 'loop_index15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 250 [1/1] (3.49ns)   --->   "%empty_40 = add i63 %loop_index15, i63 1"   --->   Operation 250 'add' 'empty_40' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (2.78ns)   --->   "%exitcond2213 = icmp_eq  i63 %loop_index15, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 252 'icmp' 'exitcond2213' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2213, void %loop-memcpy-expansion14.split, void %loop-memcpy-residual-header17.loopexit" [input_layer/main.cpp:6]   --->   Operation 253 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (0.00ns)   --->   "%empty_41 = trunc i63 %loop_index15"   --->   Operation 254 'trunc' 'empty_41' <Predicate = (!exitcond2213)> <Delay = 0.00>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 255 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [input_layer/main.cpp:6]   --->   Operation 255 'read' 'gmem_addr_read' <Predicate = (!exitcond2213)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 3.25>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%loop_index15_cast_cast = zext i10 %empty_41"   --->   Operation 256 'zext' 'loop_index15_cast_cast' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%bram_x_addr = getelementptr i16 %bram_x, i32 0, i32 %loop_index15_cast_cast"   --->   Operation 257 'getelementptr' 'bram_x_addr' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_x_addr, i16 %gmem_addr_read, i2 3" [input_layer/main.cpp:6]   --->   Operation 258 'store' 'store_ln6' <Predicate = (!exitcond2213)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!exitcond2213)> <Delay = 0.00>

State 44 <SV = 9> <Delay = 1.58>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header17"   --->   Operation 260 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 261 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 262 [1/1] (0.00ns)   --->   "%empty_98 = trunc i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 262 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 263 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 263 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 45 <SV = 10> <Delay = 4.37>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%residual_loop_index18 = phi i1 %empty_51, void %loop-memcpy-residual16.split, i1 0, void %loop-memcpy-residual-header17"   --->   Operation 264 'phi' 'residual_loop_index18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 265 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (0.97ns)   --->   "%exitcondtmp = xor i1 %residual_loop_index18, i1 %empty" [input_layer/main.cpp:6]   --->   Operation 266 'xor' 'exitcondtmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 267 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcondtmp, void %post-loop-memcpy-expansion13.loopexit, void %loop-memcpy-residual16.split" [input_layer/main.cpp:6]   --->   Operation 268 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast40 = zext i1 %residual_loop_index18"   --->   Operation 269 'zext' 'residual_loop_index18_cast40' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %residual_loop_index18_cast40, i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 270 'add' 'tmp' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 271 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_44 = add i32 %tmp, i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 271 'add' 'empty_44' <Predicate = (exitcondtmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_44, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 272 'partselect' 'p_cast5' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast15_cast = sext i31 %p_cast5" [input_layer/main.cpp:6]   --->   Operation 273 'sext' 'p_cast15_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 274 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast15_cast" [input_layer/main.cpp:6]   --->   Operation 274 'getelementptr' 'gmem_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 275 [1/1] (0.97ns)   --->   "%empty_51 = xor i1 %residual_loop_index18, i1 1"   --->   Operation 275 'xor' 'empty_51' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 7.30>
ST_46 : Operation 276 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 12> <Delay = 7.30>
ST_47 : Operation 277 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 13> <Delay = 7.30>
ST_48 : Operation 278 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 278 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 14> <Delay = 7.30>
ST_49 : Operation 279 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 15> <Delay = 7.30>
ST_50 : Operation 280 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 16> <Delay = 7.30>
ST_51 : Operation 281 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 7.30>
ST_52 : Operation 282 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 7.30>
ST_53 : Operation 283 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_2" [input_layer/main.cpp:6]   --->   Operation 283 'read' 'gmem_addr_2_read' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 284 [1/1] (0.97ns)   --->   "%empty_48 = xor i1 %residual_loop_index18, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 284 'xor' 'empty_48' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 19> <Delay = 7.24>
ST_54 : Operation 285 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast = zext i1 %residual_loop_index18"   --->   Operation 285 'zext' 'residual_loop_index18_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 286 [1/1] (1.63ns)   --->   "%empty_43 = add i11 %residual_loop_index18_cast, i11 %empty_37" [input_layer/main.cpp:6]   --->   Operation 286 'add' 'empty_43' <Predicate = (exitcondtmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp1 = xor i1 %empty_98, i1 %residual_loop_index18" [input_layer/main.cpp:6]   --->   Operation 287 'xor' 'tmp1' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_45 = xor i1 %tmp1, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 288 'xor' 'empty_45' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_45, i3 0" [input_layer/main.cpp:6]   --->   Operation 289 'bitconcatenate' 'tmp_1' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast41 = zext i4 %tmp_1" [input_layer/main.cpp:6]   --->   Operation 290 'zext' 'p_cast41' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_46 = lshr i16 %gmem_addr_2_read, i16 %p_cast41" [input_layer/main.cpp:6]   --->   Operation 291 'lshr' 'empty_46' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_47 = trunc i16 %empty_46" [input_layer/main.cpp:6]   --->   Operation 292 'trunc' 'empty_47' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast17_cast = zext i8 %empty_47" [input_layer/main.cpp:6]   --->   Operation 293 'zext' 'p_cast17_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast42 = zext i1 %empty_48" [input_layer/main.cpp:6]   --->   Operation 294 'zext' 'p_cast42' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (1.85ns)   --->   "%empty_49 = shl i2 1, i2 %p_cast42" [input_layer/main.cpp:6]   --->   Operation 295 'shl' 'empty_49' <Predicate = (exitcondtmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_48, i3 0" [input_layer/main.cpp:6]   --->   Operation 296 'bitconcatenate' 'tmp_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast43 = zext i4 %tmp_2" [input_layer/main.cpp:6]   --->   Operation 297 'zext' 'p_cast43' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_50 = shl i16 %p_cast17_cast, i16 %p_cast43" [input_layer/main.cpp:6]   --->   Operation 298 'shl' 'empty_50' <Predicate = (exitcondtmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_43, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 299 'partselect' 'tmp_3' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%p_cast19_cast = zext i10 %tmp_3" [input_layer/main.cpp:6]   --->   Operation 300 'zext' 'p_cast19_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns)   --->   "%bram_x_addr_2 = getelementptr i16 %bram_x, i32 0, i32 %p_cast19_cast" [input_layer/main.cpp:6]   --->   Operation 301 'getelementptr' 'bram_x_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_x_addr_2, i16 %empty_50, i2 %empty_49" [input_layer/main.cpp:6]   --->   Operation 302 'store' 'store_ln6' <Predicate = (exitcondtmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 303 'br' 'br_ln0' <Predicate = (exitcondtmp)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 7.30>
ST_55 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_38, void %loop-memcpy-residual-header11, void %loop-memcpy-expansion8.preheader" [input_layer/main.cpp:28]   --->   Operation 304 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 305 'partselect' 'p_cast3' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast25_cast = sext i31 %p_cast3" [input_layer/main.cpp:6]   --->   Operation 306 'sext' 'p_cast25_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast25_cast" [input_layer/main.cpp:6]   --->   Operation 307 'getelementptr' 'gmem_addr_4' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast_cast48 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 308 'sext' 'p_cast_cast48' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 309 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 309 'readreq' 'empty_52' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 12> <Delay = 7.30>
ST_56 : Operation 310 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 310 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 13> <Delay = 7.30>
ST_57 : Operation 311 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 311 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 14> <Delay = 7.30>
ST_58 : Operation 312 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 312 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 15> <Delay = 7.30>
ST_59 : Operation 313 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 313 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 16> <Delay = 7.30>
ST_60 : Operation 314 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 314 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 17> <Delay = 7.30>
ST_61 : Operation 315 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 315 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 316 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 316 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 62 <SV = 18> <Delay = 3.49>
ST_62 : Operation 317 [1/1] (0.00ns)   --->   "%loop_index9 = phi i63 %empty_53, void %loop-memcpy-expansion8.split, i63 0, void %loop-memcpy-expansion8.preheader"   --->   Operation 317 'phi' 'loop_index9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 318 [1/1] (3.49ns)   --->   "%empty_53 = add i63 %loop_index9, i63 1"   --->   Operation 318 'add' 'empty_53' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 319 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 320 [1/1] (2.78ns)   --->   "%exitcond2011 = icmp_eq  i63 %loop_index9, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 320 'icmp' 'exitcond2011' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2011, void %loop-memcpy-expansion8.split, void %loop-memcpy-residual-header11.loopexit" [input_layer/main.cpp:6]   --->   Operation 321 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 322 [1/1] (0.00ns)   --->   "%empty_54 = trunc i63 %loop_index9"   --->   Operation 322 'trunc' 'empty_54' <Predicate = (!exitcond2011)> <Delay = 0.00>

State 63 <SV = 19> <Delay = 7.30>
ST_63 : Operation 323 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [input_layer/main.cpp:6]   --->   Operation 323 'read' 'gmem_addr_4_read' <Predicate = (!exitcond2011)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 20> <Delay = 3.25>
ST_64 : Operation 324 [1/1] (0.00ns)   --->   "%loop_index9_cast_cast = zext i10 %empty_54"   --->   Operation 324 'zext' 'loop_index9_cast_cast' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_64 : Operation 325 [1/1] (0.00ns)   --->   "%bram_dx_addr = getelementptr i16 %bram_dx, i32 0, i32 %loop_index9_cast_cast"   --->   Operation 325 'getelementptr' 'bram_dx_addr' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_64 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_dx_addr, i16 %gmem_addr_4_read, i2 3" [input_layer/main.cpp:6]   --->   Operation 326 'store' 'store_ln6' <Predicate = (!exitcond2011)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_64 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!exitcond2011)> <Delay = 0.00>

State 65 <SV = 19> <Delay = 2.55>
ST_65 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header11"   --->   Operation 328 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_65 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual10.preheader" [input_layer/main.cpp:6]   --->   Operation 329 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 330 [1/1] (2.55ns)   --->   "%empty_90 = add i32 %empty_36, i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 330 'add' 'empty_90' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_90, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 331 'partselect' 'p_cast6' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast28_cast = sext i31 %p_cast6" [input_layer/main.cpp:6]   --->   Operation 332 'sext' 'p_cast28_cast' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 333 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %p_cast28_cast" [input_layer/main.cpp:6]   --->   Operation 333 'getelementptr' 'gmem_addr_6' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 334 'partselect' 'tmp_s' <Predicate = (empty)> <Delay = 0.00>

State 66 <SV = 20> <Delay = 7.30>
ST_66 : Operation 335 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 335 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 21> <Delay = 7.30>
ST_67 : Operation 336 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 336 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 22> <Delay = 7.30>
ST_68 : Operation 337 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 337 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 23> <Delay = 7.30>
ST_69 : Operation 338 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 24> <Delay = 7.30>
ST_70 : Operation 339 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 339 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 25> <Delay = 7.30>
ST_71 : Operation 340 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 26> <Delay = 7.30>
ST_72 : Operation 341 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 341 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 27> <Delay = 7.30>
ST_73 : Operation 342 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_6" [input_layer/main.cpp:6]   --->   Operation 342 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 28> <Delay = 7.24>
ST_74 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_88 = trunc i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 343 'trunc' 'empty_88' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 344 'specpipeline' 'specpipeline_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 345 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 345 'speclooptripcount' 'empty_89' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_91 = xor i1 %empty_88, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 346 'xor' 'empty_91' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_91, i3 0" [input_layer/main.cpp:6]   --->   Operation 347 'bitconcatenate' 'tmp_7' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast51 = zext i4 %tmp_7" [input_layer/main.cpp:6]   --->   Operation 348 'zext' 'p_cast51' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_92 = lshr i16 %gmem_addr_6_read, i16 %p_cast51" [input_layer/main.cpp:6]   --->   Operation 349 'lshr' 'empty_92' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_93 = trunc i16 %empty_92" [input_layer/main.cpp:6]   --->   Operation 350 'trunc' 'empty_93' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast30_cast = zext i8 %empty_93" [input_layer/main.cpp:6]   --->   Operation 351 'zext' 'p_cast30_cast' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 352 [1/1] (0.00ns)   --->   "%p_cast52 = zext i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 352 'zext' 'p_cast52' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 353 [1/1] (1.85ns)   --->   "%empty_94 = shl i2 1, i2 %p_cast52" [input_layer/main.cpp:6]   --->   Operation 353 'shl' 'empty_94' <Predicate = (ddrtobram_read & empty)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_97, i3 0" [input_layer/main.cpp:6]   --->   Operation 354 'bitconcatenate' 'tmp_9' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast53 = zext i4 %tmp_9" [input_layer/main.cpp:6]   --->   Operation 355 'zext' 'p_cast53' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 356 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_95 = shl i16 %p_cast30_cast, i16 %p_cast53" [input_layer/main.cpp:6]   --->   Operation 356 'shl' 'empty_95' <Predicate = (ddrtobram_read & empty)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 357 [1/1] (0.00ns)   --->   "%p_cast32_cast = zext i10 %tmp_s" [input_layer/main.cpp:6]   --->   Operation 357 'zext' 'p_cast32_cast' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%bram_dx_addr_2 = getelementptr i16 %bram_dx, i32 0, i32 %p_cast32_cast" [input_layer/main.cpp:6]   --->   Operation 358 'getelementptr' 'bram_dx_addr_2' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_dx_addr_2, i16 %empty_95, i2 %empty_94" [input_layer/main.cpp:6]   --->   Operation 359 'store' 'store_ln6' <Predicate = (ddrtobram_read & empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_74 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 361 'speclooptripcount' 'empty_96' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 362 'br' 'br_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [input_layer/main.cpp:41]   --->   Operation 363 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dim' (input_layer/main.cpp:6) [31]  (1 ns)
	'icmp' operation ('empty_38', input_layer/main.cpp:6) [40]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', input_layer/main.cpp:6) [169]  (0 ns)
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 3>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index3') with incoming values : ('empty_56') [52]  (0 ns)
	'add' operation ('empty_56') [53]  (3.49 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('bram_x_load') on array 'bram_x' [61]  (3.25 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (input_layer/main.cpp:6) [62]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [65]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [65]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [65]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [65]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [65]  (7.3 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	'phi' operation ('residual_loop_index6') with incoming values : ('empty_69') [72]  (0 ns)
	'add' operation ('empty_59', input_layer/main.cpp:6) [79]  (1.64 ns)
	'getelementptr' operation ('bram_x_addr_3', input_layer/main.cpp:6) [82]  (0 ns)
	'load' operation ('bram_x_load_1', input_layer/main.cpp:6) on array 'bram_x' [83]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [103]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (input_layer/main.cpp:6) [104]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [105]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [105]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [105]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [105]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [105]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', input_layer/main.cpp:6) [113]  (0 ns)
	bus request on port 'gmem' (input_layer/main.cpp:6) [115]  (7.3 ns)

 <State 20>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_71') [118]  (0 ns)
	'add' operation ('empty_71') [119]  (3.49 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('bram_dx_load') on array 'bram_dx' [127]  (3.25 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (input_layer/main.cpp:6) [128]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [131]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [131]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [131]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [131]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [131]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [158]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (input_layer/main.cpp:6) [159]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [160]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [160]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [160]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [160]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (input_layer/main.cpp:6) [160]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [171]  (7.3 ns)

 <State 41>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index15') with incoming values : ('empty_40') [174]  (0 ns)
	'add' operation ('empty_40') [175]  (3.49 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (input_layer/main.cpp:6) [180]  (7.3 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bram_x_addr') [183]  (0 ns)
	'store' operation ('store_ln6', input_layer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.i16> on array 'bram_x' [184]  (3.25 ns)

 <State 44>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('residual_loop_index18') with incoming values : ('empty_51') [193]  (1.59 ns)

 <State 45>: 4.37ns
The critical path consists of the following:
	'phi' operation ('residual_loop_index18') with incoming values : ('empty_51') [193]  (0 ns)
	'add' operation ('tmp', input_layer/main.cpp:6) [202]  (0 ns)
	'add' operation ('empty_44', input_layer/main.cpp:6) [203]  (4.37 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [207]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (input_layer/main.cpp:6) [208]  (7.3 ns)

 <State 54>: 7.24ns
The critical path consists of the following:
	'xor' operation ('tmp1', input_layer/main.cpp:6) [209]  (0 ns)
	'xor' operation ('empty_45', input_layer/main.cpp:6) [210]  (0 ns)
	'lshr' operation ('empty_46', input_layer/main.cpp:6) [213]  (0 ns)
	'shl' operation ('empty_50', input_layer/main.cpp:6) [221]  (3.99 ns)
	'store' operation ('store_ln6', input_layer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.p0i16> on array 'bram_x' [225]  (3.25 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', input_layer/main.cpp:6) [233]  (0 ns)
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [235]  (7.3 ns)

 <State 62>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index9') with incoming values : ('empty_53') [238]  (0 ns)
	'add' operation ('empty_53') [239]  (3.49 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (input_layer/main.cpp:6) [244]  (7.3 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bram_dx_addr') [247]  (0 ns)
	'store' operation ('store_ln6', input_layer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.i16> on array 'bram_dx' [248]  (3.25 ns)

 <State 65>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_90', input_layer/main.cpp:6) [258]  (2.55 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (input_layer/main.cpp:6) [262]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (input_layer/main.cpp:6) [263]  (7.3 ns)

 <State 74>: 7.24ns
The critical path consists of the following:
	'xor' operation ('empty_91', input_layer/main.cpp:6) [264]  (0 ns)
	'lshr' operation ('empty_92', input_layer/main.cpp:6) [267]  (0 ns)
	'shl' operation ('empty_95', input_layer/main.cpp:6) [274]  (3.99 ns)
	'store' operation ('store_ln6', input_layer/main.cpp:6) of constant <constant:_ssdm_op_Write.bram.p0i16> on array 'bram_dx' [278]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
