
testProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa30  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  0800abd0  0800abd0  0000bbd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acc4  0800acc4  0000c150  2**0
                  CONTENTS
  4 .ARM          00000008  0800acc4  0800acc4  0000bcc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800accc  0800accc  0000c150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800accc  0800accc  0000bccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800acd0  0800acd0  0000bcd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800acd4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ea4  20000150  0800ae24  0000c150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ff4  0800ae24  0000cff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2e3  00000000  00000000  0000c180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004798  00000000  00000000  00027463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001700  00000000  00000000  0002bc00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001172  00000000  00000000  0002d300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b6ef  00000000  00000000  0002e472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d086  00000000  00000000  00049b61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000987b5  00000000  00000000  00066be7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff39c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006138  00000000  00000000  000ff3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00105518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800abb8 	.word	0x0800abb8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800abb8 	.word	0x0800abb8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	4a07      	ldr	r2, [pc, #28]	@ (80004fc <vApplicationGetIdleTaskMemory+0x2c>)
 80004e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	4a06      	ldr	r2, [pc, #24]	@ (8000500 <vApplicationGetIdleTaskMemory+0x30>)
 80004e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2280      	movs	r2, #128	@ 0x80
 80004ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	2000016c 	.word	0x2000016c
 8000500:	2000020c 	.word	0x2000020c

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b5b0      	push	{r4, r5, r7, lr}
 8000506:	b096      	sub	sp, #88	@ 0x58
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050a:	f000 fba7 	bl	8000c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050e:	f000 f853 	bl	80005b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000512:	f000 f937 	bl	8000784 <MX_GPIO_Init>
  MX_TIM10_Init();
 8000516:	f000 f911 	bl	800073c <MX_TIM10_Init>
  MX_TIM2_Init();
 800051a:	f000 f8b7 	bl	800068c <MX_TIM2_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800051e:	2100      	movs	r1, #0
 8000520:	481e      	ldr	r0, [pc, #120]	@ (800059c <main+0x98>)
 8000522:	f002 fed1 	bl	80032c8 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000526:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <main+0x9c>)
 8000528:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800052c:	461d      	mov	r5, r3
 800052e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000530:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000532:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000536:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800053a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800053e:	2100      	movs	r1, #0
 8000540:	4618      	mov	r0, r3
 8000542:	f008 fb16 	bl	8008b72 <osThreadCreate>
 8000546:	4603      	mov	r3, r0
 8000548:	4a16      	ldr	r2, [pc, #88]	@ (80005a4 <main+0xa0>)
 800054a:	6013      	str	r3, [r2, #0]

  /* definition and creation of LedTask */
  osThreadDef(LedTask, StartLedTask02, osPriorityIdle, 0, 128);
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <main+0xa4>)
 800054e:	f107 0420 	add.w	r4, r7, #32
 8000552:	461d      	mov	r5, r3
 8000554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000558:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800055c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LedTaskHandle = osThreadCreate(osThread(LedTask), NULL);
 8000560:	f107 0320 	add.w	r3, r7, #32
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f008 fb03 	bl	8008b72 <osThreadCreate>
 800056c:	4603      	mov	r3, r0
 800056e:	4a0f      	ldr	r2, [pc, #60]	@ (80005ac <main+0xa8>)
 8000570:	6013      	str	r3, [r2, #0]

  /* definition and creation of Toogle */
  osThreadDef(Toogle, StartToogleTask03, osPriorityIdle, 0, 128);
 8000572:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <main+0xac>)
 8000574:	1d3c      	adds	r4, r7, #4
 8000576:	461d      	mov	r5, r3
 8000578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800057a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800057c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000580:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ToogleHandle = osThreadCreate(osThread(Toogle), NULL);
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	2100      	movs	r1, #0
 8000588:	4618      	mov	r0, r3
 800058a:	f008 faf2 	bl	8008b72 <osThreadCreate>
 800058e:	4603      	mov	r3, r0
 8000590:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <main+0xb0>)
 8000592:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000594:	f008 fae6 	bl	8008b64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <main+0x94>
 800059c:	2000040c 	.word	0x2000040c
 80005a0:	0800abdc 	.word	0x0800abdc
 80005a4:	2000049c 	.word	0x2000049c
 80005a8:	0800ac00 	.word	0x0800ac00
 80005ac:	200004a0 	.word	0x200004a0
 80005b0:	0800ac24 	.word	0x0800ac24
 80005b4:	200004a4 	.word	0x200004a4

080005b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b094      	sub	sp, #80	@ 0x50
 80005bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005be:	f107 0320 	add.w	r3, r7, #32
 80005c2:	2230      	movs	r2, #48	@ 0x30
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f00a fa1c 	bl	800aa04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	4b28      	ldr	r3, [pc, #160]	@ (8000684 <SystemClock_Config+0xcc>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	4a27      	ldr	r2, [pc, #156]	@ (8000684 <SystemClock_Config+0xcc>)
 80005e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80005ec:	4b25      	ldr	r3, [pc, #148]	@ (8000684 <SystemClock_Config+0xcc>)
 80005ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	4b22      	ldr	r3, [pc, #136]	@ (8000688 <SystemClock_Config+0xd0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000604:	4a20      	ldr	r2, [pc, #128]	@ (8000688 <SystemClock_Config+0xd0>)
 8000606:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	4b1e      	ldr	r3, [pc, #120]	@ (8000688 <SystemClock_Config+0xd0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000618:	2302      	movs	r3, #2
 800061a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	2301      	movs	r3, #1
 800061e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000620:	2310      	movs	r3, #16
 8000622:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000624:	2302      	movs	r3, #2
 8000626:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000628:	2300      	movs	r3, #0
 800062a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800062c:	2308      	movs	r3, #8
 800062e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000630:	2360      	movs	r3, #96	@ 0x60
 8000632:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000634:	2304      	movs	r3, #4
 8000636:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000638:	2304      	movs	r3, #4
 800063a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063c:	f107 0320 	add.w	r3, r7, #32
 8000640:	4618      	mov	r0, r3
 8000642:	f002 f889 	bl	8002758 <HAL_RCC_OscConfig>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800064c:	f000 f962 	bl	8000914 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000650:	230f      	movs	r3, #15
 8000652:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	2302      	movs	r3, #2
 8000656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000660:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000666:	f107 030c 	add.w	r3, r7, #12
 800066a:	2101      	movs	r1, #1
 800066c:	4618      	mov	r0, r3
 800066e:	f002 faeb 	bl	8002c48 <HAL_RCC_ClockConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000678:	f000 f94c 	bl	8000914 <Error_Handler>
  }
}
 800067c:	bf00      	nop
 800067e:	3750      	adds	r7, #80	@ 0x50
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40023800 	.word	0x40023800
 8000688:	40007000 	.word	0x40007000

0800068c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	@ 0x28
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006ae:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006b8:	2253      	movs	r2, #83	@ 0x53
 80006ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80006c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006d0:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006d6:	4818      	ldr	r0, [pc, #96]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006d8:	f002 fda6 	bl	8003228 <HAL_TIM_PWM_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80006e2:	f000 f917 	bl	8000914 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e6:	2300      	movs	r3, #0
 80006e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	4619      	mov	r1, r3
 80006f4:	4810      	ldr	r0, [pc, #64]	@ (8000738 <MX_TIM2_Init+0xac>)
 80006f6:	f003 faa9 	bl	8003c4c <HAL_TIMEx_MasterConfigSynchronization>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000700:	f000 f908 	bl	8000914 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000704:	2360      	movs	r3, #96	@ 0x60
 8000706:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	4619      	mov	r1, r3
 800071a:	4807      	ldr	r0, [pc, #28]	@ (8000738 <MX_TIM2_Init+0xac>)
 800071c:	f002 ff74 	bl	8003608 <HAL_TIM_PWM_ConfigChannel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000726:	f000 f8f5 	bl	8000914 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800072a:	4803      	ldr	r0, [pc, #12]	@ (8000738 <MX_TIM2_Init+0xac>)
 800072c:	f000 f972 	bl	8000a14 <HAL_TIM_MspPostInit>

}
 8000730:	bf00      	nop
 8000732:	3728      	adds	r7, #40	@ 0x28
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	2000040c 	.word	0x2000040c

0800073c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000740:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <MX_TIM10_Init+0x40>)
 8000742:	4a0f      	ldr	r2, [pc, #60]	@ (8000780 <MX_TIM10_Init+0x44>)
 8000744:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 8000746:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <MX_TIM10_Init+0x40>)
 8000748:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 800074c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074e:	4b0b      	ldr	r3, [pc, #44]	@ (800077c <MX_TIM10_Init+0x40>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4095;
 8000754:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_TIM10_Init+0x40>)
 8000756:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800075a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075c:	4b07      	ldr	r3, [pc, #28]	@ (800077c <MX_TIM10_Init+0x40>)
 800075e:	2200      	movs	r2, #0
 8000760:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_TIM10_Init+0x40>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000768:	4804      	ldr	r0, [pc, #16]	@ (800077c <MX_TIM10_Init+0x40>)
 800076a:	f002 fcab 	bl	80030c4 <HAL_TIM_Base_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000774:	f000 f8ce 	bl	8000914 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000454 	.word	0x20000454
 8000780:	40014400 	.word	0x40014400

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	4b33      	ldr	r3, [pc, #204]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a32      	ldr	r2, [pc, #200]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b30      	ldr	r3, [pc, #192]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b2c      	ldr	r3, [pc, #176]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a2b      	ldr	r2, [pc, #172]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b29      	ldr	r3, [pc, #164]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	4b25      	ldr	r3, [pc, #148]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a24      	ldr	r2, [pc, #144]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007dc:	f043 0301 	orr.w	r3, r3, #1
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e2:	4b22      	ldr	r3, [pc, #136]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007f4:	481e      	ldr	r0, [pc, #120]	@ (8000870 <MX_GPIO_Init+0xec>)
 80007f6:	f000 fcfd 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8000800:	481c      	ldr	r0, [pc, #112]	@ (8000874 <MX_GPIO_Init+0xf0>)
 8000802:	f000 fcf7 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000806:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800080a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080c:	2301      	movs	r3, #1
 800080e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	4619      	mov	r1, r3
 800081e:	4814      	ldr	r0, [pc, #80]	@ (8000870 <MX_GPIO_Init+0xec>)
 8000820:	f000 fb64 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 8000824:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000828:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082a:	2301      	movs	r3, #1
 800082c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	4619      	mov	r1, r3
 800083c:	480d      	ldr	r0, [pc, #52]	@ (8000874 <MX_GPIO_Init+0xf0>)
 800083e:	f000 fb55 	bl	8000eec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure PA0 as TIM2_CH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000842:	2301      	movs	r3, #1
 8000844:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000846:	2302      	movs	r3, #2
 8000848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000852:	2301      	movs	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	4619      	mov	r1, r3
 800085c:	4805      	ldr	r0, [pc, #20]	@ (8000874 <MX_GPIO_Init+0xf0>)
 800085e:	f000 fb45 	bl	8000eec <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 8000862:	bf00      	nop
 8000864:	3720      	adds	r7, #32
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800
 8000870:	40020800 	.word	0x40020800
 8000874:	40020000 	.word	0x40020000

08000878 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000880:	f009 fbe8 	bl	800a054 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000884:	2001      	movs	r0, #1
 8000886:	f008 f9c0 	bl	8008c0a <osDelay>
 800088a:	e7fb      	b.n	8000884 <StartDefaultTask+0xc>

0800088c <StartLedTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask02 */
void StartLedTask02(void const * argument)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000894:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000898:	4806      	ldr	r0, [pc, #24]	@ (80008b4 <StartLedTask02+0x28>)
 800089a:	f000 fcc4 	bl	8001226 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800089e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <StartLedTask02+0x2c>)
 80008a4:	f000 fcbf 	bl	8001226 <HAL_GPIO_TogglePin>

    osDelay(200);
 80008a8:	20c8      	movs	r0, #200	@ 0xc8
 80008aa:	f008 f9ae 	bl	8008c0a <osDelay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80008ae:	bf00      	nop
 80008b0:	e7f0      	b.n	8000894 <StartLedTask02+0x8>
 80008b2:	bf00      	nop
 80008b4:	40020800 	.word	0x40020800
 80008b8:	40020000 	.word	0x40020000

080008bc <StartToogleTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartToogleTask03 */
void StartToogleTask03(void const * argument)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartToogleTask03 */
  /* Infinite loop */
	uint32_t duty = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
	  while (1)
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 80008c8:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <StartToogleTask03+0x30>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	635a      	str	r2, [r3, #52]	@ 0x34
	    duty= duty+10;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	330a      	adds	r3, #10
 80008d4:	60fb      	str	r3, [r7, #12]
	    if(duty>=4095){
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80008dc:	4293      	cmp	r3, r2
 80008de:	d901      	bls.n	80008e4 <StartToogleTask03+0x28>
	    	duty=0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
	    }// от 0 до 999
	    osDelay(100);
 80008e4:	2064      	movs	r0, #100	@ 0x64
 80008e6:	f008 f990 	bl	8008c0a <osDelay>
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 80008ea:	e7ed      	b.n	80008c8 <StartToogleTask03+0xc>
 80008ec:	2000040c 	.word	0x2000040c

080008f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a04      	ldr	r2, [pc, #16]	@ (8000910 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d101      	bne.n	8000906 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000902:	f000 f9cd 	bl	8000ca0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40010000 	.word	0x40010000

08000914 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000918:	b672      	cpsid	i
}
 800091a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <Error_Handler+0x8>

08000920 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <HAL_MspInit+0x54>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800092e:	4a11      	ldr	r2, [pc, #68]	@ (8000974 <HAL_MspInit+0x54>)
 8000930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000934:	6453      	str	r3, [r2, #68]	@ 0x44
 8000936:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <HAL_MspInit+0x54>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b0b      	ldr	r3, [pc, #44]	@ (8000974 <HAL_MspInit+0x54>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	4a0a      	ldr	r2, [pc, #40]	@ (8000974 <HAL_MspInit+0x54>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000950:	6413      	str	r3, [r2, #64]	@ 0x40
 8000952:	4b08      	ldr	r3, [pc, #32]	@ (8000974 <HAL_MspInit+0x54>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	210f      	movs	r1, #15
 8000962:	f06f 0001 	mvn.w	r0, #1
 8000966:	f000 fa97 	bl	8000e98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800

08000978 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000988:	d115      	bne.n	80009b6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <HAL_TIM_PWM_MspInit+0x48>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	4a0b      	ldr	r2, [pc, #44]	@ (80009c0 <HAL_TIM_PWM_MspInit+0x48>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	6413      	str	r3, [r2, #64]	@ 0x40
 800099a:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <HAL_TIM_PWM_MspInit+0x48>)
 800099c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2105      	movs	r1, #5
 80009aa:	201c      	movs	r0, #28
 80009ac:	f000 fa74 	bl	8000e98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009b0:	201c      	movs	r0, #28
 80009b2:	f000 fa8d 	bl	8000ed0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800

080009c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0e      	ldr	r2, [pc, #56]	@ (8000a0c <HAL_TIM_Base_MspInit+0x48>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d115      	bne.n	8000a02 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <HAL_TIM_Base_MspInit+0x4c>)
 80009dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009de:	4a0c      	ldr	r2, [pc, #48]	@ (8000a10 <HAL_TIM_Base_MspInit+0x4c>)
 80009e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <HAL_TIM_Base_MspInit+0x4c>)
 80009e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 80009f2:	2200      	movs	r2, #0
 80009f4:	210f      	movs	r1, #15
 80009f6:	2019      	movs	r0, #25
 80009f8:	f000 fa4e 	bl	8000e98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009fc:	2019      	movs	r0, #25
 80009fe:	f000 fa67 	bl	8000ed0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM10_MspInit 1 */

  }

}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40014400 	.word	0x40014400
 8000a10:	40023800 	.word	0x40023800

08000a14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a34:	d11d      	bne.n	8000a72 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <HAL_TIM_MspPostInit+0x68>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a7c <HAL_TIM_MspPostInit+0x68>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a46:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <HAL_TIM_MspPostInit+0x68>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a52:	2301      	movs	r3, #1
 8000a54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4804      	ldr	r0, [pc, #16]	@ (8000a80 <HAL_TIM_MspPostInit+0x6c>)
 8000a6e:	f000 fa3d 	bl	8000eec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a72:	bf00      	nop
 8000a74:	3720      	adds	r7, #32
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020000 	.word	0x40020000

08000a84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08c      	sub	sp, #48	@ 0x30
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a90:	2300      	movs	r3, #0
 8000a92:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	4b2e      	ldr	r3, [pc, #184]	@ (8000b54 <HAL_InitTick+0xd0>)
 8000a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8000b54 <HAL_InitTick+0xd0>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b54 <HAL_InitTick+0xd0>)
 8000aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ab0:	f107 020c 	add.w	r2, r7, #12
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	4611      	mov	r1, r2
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fad0 	bl	8003060 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ac0:	f002 faba 	bl	8003038 <HAL_RCC_GetPCLK2Freq>
 8000ac4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac8:	4a23      	ldr	r2, [pc, #140]	@ (8000b58 <HAL_InitTick+0xd4>)
 8000aca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ace:	0c9b      	lsrs	r3, r3, #18
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ad4:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000ad6:	4a22      	ldr	r2, [pc, #136]	@ (8000b60 <HAL_InitTick+0xdc>)
 8000ad8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ada:	4b20      	ldr	r3, [pc, #128]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000adc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ae0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aee:	4b1b      	ldr	r3, [pc, #108]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af4:	4b19      	ldr	r3, [pc, #100]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000afa:	4818      	ldr	r0, [pc, #96]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000afc:	f002 fae2 	bl	80030c4 <HAL_TIM_Base_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d11b      	bne.n	8000b46 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b0e:	4813      	ldr	r0, [pc, #76]	@ (8000b5c <HAL_InitTick+0xd8>)
 8000b10:	f002 fb28 	bl	8003164 <HAL_TIM_Base_Start_IT>
 8000b14:	4603      	mov	r3, r0
 8000b16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d111      	bne.n	8000b46 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b22:	2019      	movs	r0, #25
 8000b24:	f000 f9d4 	bl	8000ed0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b0f      	cmp	r3, #15
 8000b2c:	d808      	bhi.n	8000b40 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	6879      	ldr	r1, [r7, #4]
 8000b32:	2019      	movs	r0, #25
 8000b34:	f000 f9b0 	bl	8000e98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b38:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <HAL_InitTick+0xe0>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6013      	str	r3, [r2, #0]
 8000b3e:	e002      	b.n	8000b46 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3730      	adds	r7, #48	@ 0x30
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800
 8000b58:	431bde83 	.word	0x431bde83
 8000b5c:	200004a8 	.word	0x200004a8
 8000b60:	40010000 	.word	0x40010000
 8000b64:	20000004 	.word	0x20000004

08000b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <NMI_Handler+0x4>

08000b70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <MemManage_Handler+0x4>

08000b80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ba4:	4803      	ldr	r0, [pc, #12]	@ (8000bb4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8000ba6:	f002 fc3f 	bl	8003428 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8000baa:	4803      	ldr	r0, [pc, #12]	@ (8000bb8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8000bac:	f002 fc3c 	bl	8003428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	200004a8 	.word	0x200004a8
 8000bb8:	20000454 	.word	0x20000454

08000bbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bc0:	4802      	ldr	r0, [pc, #8]	@ (8000bcc <TIM2_IRQHandler+0x10>)
 8000bc2:	f002 fc31 	bl	8003428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000040c 	.word	0x2000040c

08000bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000bd4:	4802      	ldr	r0, [pc, #8]	@ (8000be0 <OTG_FS_IRQHandler+0x10>)
 8000bd6:	f000 fc84 	bl	80014e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20004748 	.word	0x20004748

08000be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <SystemInit+0x20>)
 8000bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bee:	4a05      	ldr	r2, [pc, #20]	@ (8000c04 <SystemInit+0x20>)
 8000bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c0c:	f7ff ffea 	bl	8000be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c10:	480c      	ldr	r0, [pc, #48]	@ (8000c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c12:	490d      	ldr	r1, [pc, #52]	@ (8000c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c14:	4a0d      	ldr	r2, [pc, #52]	@ (8000c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c18:	e002      	b.n	8000c20 <LoopCopyDataInit>

08000c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1e:	3304      	adds	r3, #4

08000c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c24:	d3f9      	bcc.n	8000c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c26:	4a0a      	ldr	r2, [pc, #40]	@ (8000c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c28:	4c0a      	ldr	r4, [pc, #40]	@ (8000c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c2c:	e001      	b.n	8000c32 <LoopFillZerobss>

08000c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c30:	3204      	adds	r2, #4

08000c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c34:	d3fb      	bcc.n	8000c2e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c36:	f009 ff43 	bl	800aac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3a:	f7ff fc63 	bl	8000504 <main>
  bx  lr    
 8000c3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c40:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000c4c:	0800acd4 	.word	0x0800acd4
  ldr r2, =_sbss
 8000c50:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000c54:	20004ff4 	.word	0x20004ff4

08000c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <ADC_IRQHandler>
	...

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0d      	ldr	r2, [pc, #52]	@ (8000c9c <HAL_Init+0x40>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c9c <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0a      	ldr	r2, [pc, #40]	@ (8000c9c <HAL_Init+0x40>)
 8000c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	@ (8000c9c <HAL_Init+0x40>)
 8000c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 f8fc 	bl	8000e82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	200f      	movs	r0, #15
 8000c8c:	f7ff fefa 	bl	8000a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fe46 	bl	8000920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023c00 	.word	0x40023c00

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	200004f0 	.word	0x200004f0

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	@ (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	200004f0 	.word	0x200004f0

08000ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce8:	f7ff ffee 	bl	8000cc8 <HAL_GetTick>
 8000cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf8:	d005      	beq.n	8000d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <HAL_Delay+0x44>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4413      	add	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d06:	bf00      	nop
 8000d08:	f7ff ffde 	bl	8000cc8 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d8f7      	bhi.n	8000d08 <HAL_Delay+0x28>
  {
  }
}
 8000d18:	bf00      	nop
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008

08000d28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d38:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d44:	4013      	ands	r3, r2
 8000d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5a:	4a04      	ldr	r2, [pc, #16]	@ (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	60d3      	str	r3, [r2, #12]
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d74:	4b04      	ldr	r3, [pc, #16]	@ (8000d88 <__NVIC_GetPriorityGrouping+0x18>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	f003 0307 	and.w	r3, r3, #7
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	db0b      	blt.n	8000db6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 021f 	and.w	r2, r3, #31
 8000da4:	4907      	ldr	r1, [pc, #28]	@ (8000dc4 <__NVIC_EnableIRQ+0x38>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	095b      	lsrs	r3, r3, #5
 8000dac:	2001      	movs	r0, #1
 8000dae:	fa00 f202 	lsl.w	r2, r0, r2
 8000db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	@ (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	@ (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	@ 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	@ 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ff4c 	bl	8000d28 <__NVIC_SetPriorityGrouping>
}
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eaa:	f7ff ff61 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 8000eae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	68b9      	ldr	r1, [r7, #8]
 8000eb4:	6978      	ldr	r0, [r7, #20]
 8000eb6:	f7ff ffb1 	bl	8000e1c <NVIC_EncodePriority>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff80 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000ec8:	bf00      	nop
 8000eca:	3718      	adds	r7, #24
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff ff54 	bl	8000d8c <__NVIC_EnableIRQ>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	e159      	b.n	80011bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	f040 8148 	bne.w	80011b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d005      	beq.n	8000f3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d130      	bne.n	8000fa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	2203      	movs	r2, #3
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4013      	ands	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	091b      	lsrs	r3, r3, #4
 8000f8a:	f003 0201 	and.w	r2, r3, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b03      	cmp	r3, #3
 8000faa:	d017      	beq.n	8000fdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d123      	bne.n	8001030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	08da      	lsrs	r2, r3, #3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3208      	adds	r2, #8
 8000ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	220f      	movs	r2, #15
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	691a      	ldr	r2, [r3, #16]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	69b9      	ldr	r1, [r7, #24]
 800102c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0203 	and.w	r2, r3, #3
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 80a2 	beq.w	80011b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b57      	ldr	r3, [pc, #348]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107a:	4a56      	ldr	r2, [pc, #344]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001080:	6453      	str	r3, [r2, #68]	@ 0x44
 8001082:	4b54      	ldr	r3, [pc, #336]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108e:	4a52      	ldr	r2, [pc, #328]	@ (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a49      	ldr	r2, [pc, #292]	@ (80011dc <HAL_GPIO_Init+0x2f0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d019      	beq.n	80010ee <HAL_GPIO_Init+0x202>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a48      	ldr	r2, [pc, #288]	@ (80011e0 <HAL_GPIO_Init+0x2f4>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0x1fe>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a47      	ldr	r2, [pc, #284]	@ (80011e4 <HAL_GPIO_Init+0x2f8>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d00d      	beq.n	80010e6 <HAL_GPIO_Init+0x1fa>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a46      	ldr	r2, [pc, #280]	@ (80011e8 <HAL_GPIO_Init+0x2fc>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x1f6>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_GPIO_Init+0x300>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_GPIO_Init+0x1f2>
 80010da:	2304      	movs	r3, #4
 80010dc:	e008      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010de:	2307      	movs	r3, #7
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e2:	2303      	movs	r3, #3
 80010e4:	e004      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ee:	2300      	movs	r3, #0
 80010f0:	69fa      	ldr	r2, [r7, #28]
 80010f2:	f002 0203 	and.w	r2, r2, #3
 80010f6:	0092      	lsls	r2, r2, #2
 80010f8:	4093      	lsls	r3, r2
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001100:	4935      	ldr	r1, [pc, #212]	@ (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3302      	adds	r3, #2
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800110e:	4b38      	ldr	r3, [pc, #224]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001132:	4a2f      	ldr	r2, [pc, #188]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001138:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800115c:	4a24      	ldr	r2, [pc, #144]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001162:	4b23      	ldr	r3, [pc, #140]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001186:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011b0:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	3301      	adds	r3, #1
 80011ba:	61fb      	str	r3, [r7, #28]
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	2b0f      	cmp	r3, #15
 80011c0:	f67f aea2 	bls.w	8000f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3724      	adds	r7, #36	@ 0x24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40013800 	.word	0x40013800
 80011dc:	40020000 	.word	0x40020000
 80011e0:	40020400 	.word	0x40020400
 80011e4:	40020800 	.word	0x40020800
 80011e8:	40020c00 	.word	0x40020c00
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40013c00 	.word	0x40013c00

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001210:	e003      	b.n	800121a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001212:	887b      	ldrh	r3, [r7, #2]
 8001214:	041a      	lsls	r2, r3, #16
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	619a      	str	r2, [r3, #24]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001226:	b480      	push	{r7}
 8001228:	b085      	sub	sp, #20
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001238:	887a      	ldrh	r2, [r7, #2]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4013      	ands	r3, r2
 800123e:	041a      	lsls	r2, r3, #16
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	43d9      	mvns	r1, r3
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	400b      	ands	r3, r1
 8001248:	431a      	orrs	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af02      	add	r7, sp, #8
 8001260:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e101      	b.n	8001470 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d106      	bne.n	800128c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f009 f888 	bl	800a39c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2203      	movs	r2, #3
 8001290:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800129a:	d102      	bne.n	80012a2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 fe69 	bl	8003f7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6818      	ldr	r0, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	7c1a      	ldrb	r2, [r3, #16]
 80012b4:	f88d 2000 	strb.w	r2, [sp]
 80012b8:	3304      	adds	r3, #4
 80012ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012bc:	f002 fd48 	bl	8003d50 <USB_CoreInit>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2202      	movs	r2, #2
 80012ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e0ce      	b.n	8001470 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f002 fe61 	bl	8003fa0 <USB_SetCurrentMode>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d005      	beq.n	80012f0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2202      	movs	r2, #2
 80012e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e0bf      	b.n	8001470 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]
 80012f4:	e04a      	b.n	800138c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80012f6:	7bfa      	ldrb	r2, [r7, #15]
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	4613      	mov	r3, r2
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	4413      	add	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	440b      	add	r3, r1
 8001304:	3315      	adds	r3, #21
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800130a:	7bfa      	ldrb	r2, [r7, #15]
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	4613      	mov	r3, r2
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	4413      	add	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	440b      	add	r3, r1
 8001318:	3314      	adds	r3, #20
 800131a:	7bfa      	ldrb	r2, [r7, #15]
 800131c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800131e:	7bfa      	ldrb	r2, [r7, #15]
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	b298      	uxth	r0, r3
 8001324:	6879      	ldr	r1, [r7, #4]
 8001326:	4613      	mov	r3, r2
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	4413      	add	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	332e      	adds	r3, #46	@ 0x2e
 8001332:	4602      	mov	r2, r0
 8001334:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001336:	7bfa      	ldrb	r2, [r7, #15]
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	4613      	mov	r3, r2
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	4413      	add	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	3318      	adds	r3, #24
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800134a:	7bfa      	ldrb	r2, [r7, #15]
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	4613      	mov	r3, r2
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	331c      	adds	r3, #28
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800135e:	7bfa      	ldrb	r2, [r7, #15]
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	4413      	add	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	3320      	adds	r3, #32
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001372:	7bfa      	ldrb	r2, [r7, #15]
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	3324      	adds	r3, #36	@ 0x24
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	3301      	adds	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	7bfa      	ldrb	r2, [r7, #15]
 8001392:	429a      	cmp	r2, r3
 8001394:	d3af      	bcc.n	80012f6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001396:	2300      	movs	r3, #0
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	e044      	b.n	8001426 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800139c:	7bfa      	ldrb	r2, [r7, #15]
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	4613      	mov	r3, r2
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	440b      	add	r3, r1
 80013aa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013b2:	7bfa      	ldrb	r2, [r7, #15]
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4413      	add	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80013c4:	7bfa      	ldrb	r2, [r7, #15]
 80013c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013c8:	7bfa      	ldrb	r2, [r7, #15]
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	4613      	mov	r3, r2
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	4413      	add	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	440b      	add	r3, r1
 80013d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013de:	7bfa      	ldrb	r2, [r7, #15]
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	4613      	mov	r3, r2
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80013f4:	7bfa      	ldrb	r2, [r7, #15]
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	4613      	mov	r3, r2
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4413      	add	r3, r2
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	440b      	add	r3, r1
 8001402:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800140a:	7bfa      	ldrb	r2, [r7, #15]
 800140c:	6879      	ldr	r1, [r7, #4]
 800140e:	4613      	mov	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4413      	add	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	440b      	add	r3, r1
 8001418:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	3301      	adds	r3, #1
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	791b      	ldrb	r3, [r3, #4]
 800142a:	7bfa      	ldrb	r2, [r7, #15]
 800142c:	429a      	cmp	r2, r3
 800142e:	d3b5      	bcc.n	800139c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6818      	ldr	r0, [r3, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7c1a      	ldrb	r2, [r3, #16]
 8001438:	f88d 2000 	strb.w	r2, [sp]
 800143c:	3304      	adds	r3, #4
 800143e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001440:	f002 fdfa 	bl	8004038 <USB_DevInit>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2202      	movs	r2, #2
 800144e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e00c      	b.n	8001470 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f003 fe44 	bl	80050f6 <USB_DevDisconnect>

  return HAL_OK;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800148c:	2b01      	cmp	r3, #1
 800148e:	d101      	bne.n	8001494 <HAL_PCD_Start+0x1c>
 8001490:	2302      	movs	r3, #2
 8001492:	e022      	b.n	80014da <HAL_PCD_Start+0x62>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d009      	beq.n	80014bc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d105      	bne.n	80014bc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 fd4b 	bl	8003f5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 fdf2 	bl	80050b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80014e2:	b590      	push	{r4, r7, lr}
 80014e4:	b08d      	sub	sp, #52	@ 0x34
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f003 feb0 	bl	800525e <USB_GetMode>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	f040 848c 	bne.w	8001e1e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f003 fe14 	bl	8005138 <USB_ReadInterrupts>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	f000 8482 	beq.w	8001e1c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	0a1b      	lsrs	r3, r3, #8
 8001522:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f003 fe01 	bl	8005138 <USB_ReadInterrupts>
 8001536:	4603      	mov	r3, r0
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b02      	cmp	r3, #2
 800153e:	d107      	bne.n	8001550 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	695a      	ldr	r2, [r3, #20]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f002 0202 	and.w	r2, r2, #2
 800154e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f003 fdef 	bl	8005138 <USB_ReadInterrupts>
 800155a:	4603      	mov	r3, r0
 800155c:	f003 0310 	and.w	r3, r3, #16
 8001560:	2b10      	cmp	r3, #16
 8001562:	d161      	bne.n	8001628 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	699a      	ldr	r2, [r3, #24]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0210 	bic.w	r2, r2, #16
 8001572:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001574:	6a3b      	ldr	r3, [r7, #32]
 8001576:	6a1b      	ldr	r3, [r3, #32]
 8001578:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	f003 020f 	and.w	r2, r3, #15
 8001580:	4613      	mov	r3, r2
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	4413      	add	r3, r2
 8001590:	3304      	adds	r3, #4
 8001592:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	0c5b      	lsrs	r3, r3, #17
 8001598:	f003 030f 	and.w	r3, r3, #15
 800159c:	2b02      	cmp	r3, #2
 800159e:	d124      	bne.n	80015ea <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d035      	beq.n	8001618 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	091b      	lsrs	r3, r3, #4
 80015b4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	461a      	mov	r2, r3
 80015be:	6a38      	ldr	r0, [r7, #32]
 80015c0:	f003 fc26 	bl	8004e10 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	091b      	lsrs	r3, r3, #4
 80015cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015d0:	441a      	add	r2, r3
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	695a      	ldr	r2, [r3, #20]
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	091b      	lsrs	r3, r3, #4
 80015de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015e2:	441a      	add	r2, r3
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	615a      	str	r2, [r3, #20]
 80015e8:	e016      	b.n	8001618 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	0c5b      	lsrs	r3, r3, #17
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	2b06      	cmp	r3, #6
 80015f4:	d110      	bne.n	8001618 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80015fc:	2208      	movs	r2, #8
 80015fe:	4619      	mov	r1, r3
 8001600:	6a38      	ldr	r0, [r7, #32]
 8001602:	f003 fc05 	bl	8004e10 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	695a      	ldr	r2, [r3, #20]
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	091b      	lsrs	r3, r3, #4
 800160e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001612:	441a      	add	r2, r3
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	699a      	ldr	r2, [r3, #24]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f042 0210 	orr.w	r2, r2, #16
 8001626:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f003 fd83 	bl	8005138 <USB_ReadInterrupts>
 8001632:	4603      	mov	r3, r0
 8001634:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001638:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800163c:	f040 80a7 	bne.w	800178e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001640:	2300      	movs	r3, #0
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f003 fd88 	bl	800515e <USB_ReadDevAllOutEpInterrupt>
 800164e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001650:	e099      	b.n	8001786 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	2b00      	cmp	r3, #0
 800165a:	f000 808e 	beq.w	800177a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f003 fdac 	bl	80051c6 <USB_ReadDevOutEPInterrupt>
 800166e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d00c      	beq.n	8001694 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800167a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167c:	015a      	lsls	r2, r3, #5
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	4413      	add	r3, r2
 8001682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001686:	461a      	mov	r2, r3
 8001688:	2301      	movs	r3, #1
 800168a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800168c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 fed0 	bl	8002434 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	2b00      	cmp	r3, #0
 800169c:	d00c      	beq.n	80016b8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	015a      	lsls	r2, r3, #5
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	4413      	add	r3, r2
 80016a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016aa:	461a      	mov	r2, r3
 80016ac:	2308      	movs	r3, #8
 80016ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80016b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f000 ffa6 	bl	8002604 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d008      	beq.n	80016d4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	015a      	lsls	r2, r3, #5
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	4413      	add	r3, r2
 80016ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016ce:	461a      	mov	r2, r3
 80016d0:	2310      	movs	r3, #16
 80016d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d030      	beq.n	8001740 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e6:	2b80      	cmp	r3, #128	@ 0x80
 80016e8:	d109      	bne.n	80016fe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	69fa      	ldr	r2, [r7, #28]
 80016f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016fc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80016fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001700:	4613      	mov	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	4413      	add	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	3304      	adds	r3, #4
 8001712:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	78db      	ldrb	r3, [r3, #3]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d108      	bne.n	800172e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	2200      	movs	r2, #0
 8001720:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001724:	b2db      	uxtb	r3, r3
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f008 ff3d 	bl	800a5a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	015a      	lsls	r2, r3, #5
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	4413      	add	r3, r2
 8001736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800173a:	461a      	mov	r2, r3
 800173c:	2302      	movs	r3, #2
 800173e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	f003 0320 	and.w	r3, r3, #32
 8001746:	2b00      	cmp	r3, #0
 8001748:	d008      	beq.n	800175c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174c:	015a      	lsls	r2, r3, #5
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	4413      	add	r3, r2
 8001752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001756:	461a      	mov	r2, r3
 8001758:	2320      	movs	r3, #32
 800175a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d009      	beq.n	800177a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	015a      	lsls	r2, r3, #5
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	4413      	add	r3, r2
 800176e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001772:	461a      	mov	r2, r3
 8001774:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001778:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	3301      	adds	r3, #1
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001788:	2b00      	cmp	r3, #0
 800178a:	f47f af62 	bne.w	8001652 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f003 fcd0 	bl	8005138 <USB_ReadInterrupts>
 8001798:	4603      	mov	r3, r0
 800179a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800179e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017a2:	f040 80db 	bne.w	800195c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f003 fcf1 	bl	8005192 <USB_ReadDevAllInEpInterrupt>
 80017b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80017b6:	e0cd      	b.n	8001954 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80017b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 80c2 	beq.w	8001948 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	4611      	mov	r1, r2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f003 fd17 	bl	8005202 <USB_ReadDevInEPInterrupt>
 80017d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d057      	beq.n	8001890 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80017e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	2201      	movs	r2, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	43db      	mvns	r3, r3
 80017fa:	69f9      	ldr	r1, [r7, #28]
 80017fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001800:	4013      	ands	r3, r2
 8001802:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001806:	015a      	lsls	r2, r3, #5
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	4413      	add	r3, r2
 800180c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001810:	461a      	mov	r2, r3
 8001812:	2301      	movs	r3, #1
 8001814:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	799b      	ldrb	r3, [r3, #6]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d132      	bne.n	8001884 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001822:	4613      	mov	r3, r2
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	4413      	add	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	440b      	add	r3, r1
 800182c:	3320      	adds	r3, #32
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001834:	4613      	mov	r3, r2
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	4413      	add	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4403      	add	r3, r0
 800183e:	331c      	adds	r3, #28
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4419      	add	r1, r3
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	4613      	mov	r3, r2
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4403      	add	r3, r0
 8001852:	3320      	adds	r3, #32
 8001854:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	2b00      	cmp	r3, #0
 800185a:	d113      	bne.n	8001884 <HAL_PCD_IRQHandler+0x3a2>
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001860:	4613      	mov	r3, r2
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4413      	add	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	3324      	adds	r3, #36	@ 0x24
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d108      	bne.n	8001884 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800187c:	461a      	mov	r2, r3
 800187e:	2101      	movs	r1, #1
 8001880:	f003 fd1e 	bl	80052c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4619      	mov	r1, r3
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f008 fe07 	bl	800a49e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	2b00      	cmp	r3, #0
 8001898:	d008      	beq.n	80018ac <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	015a      	lsls	r2, r3, #5
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	4413      	add	r3, r2
 80018a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018a6:	461a      	mov	r2, r3
 80018a8:	2308      	movs	r3, #8
 80018aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	f003 0310 	and.w	r3, r3, #16
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d008      	beq.n	80018c8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80018b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b8:	015a      	lsls	r2, r3, #5
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	4413      	add	r3, r2
 80018be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018c2:	461a      	mov	r2, r3
 80018c4:	2310      	movs	r3, #16
 80018c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d008      	beq.n	80018e4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80018d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d4:	015a      	lsls	r2, r3, #5
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	4413      	add	r3, r2
 80018da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018de:	461a      	mov	r2, r3
 80018e0:	2340      	movs	r3, #64	@ 0x40
 80018e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d023      	beq.n	8001936 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80018ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018f0:	6a38      	ldr	r0, [r7, #32]
 80018f2:	f002 fd05 	bl	8004300 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80018f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f8:	4613      	mov	r3, r2
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	4413      	add	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	3310      	adds	r3, #16
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	3304      	adds	r3, #4
 8001908:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	78db      	ldrb	r3, [r3, #3]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d108      	bne.n	8001924 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	2200      	movs	r2, #0
 8001916:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191a:	b2db      	uxtb	r3, r3
 800191c:	4619      	mov	r1, r3
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f008 fe54 	bl	800a5cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001926:	015a      	lsls	r2, r3, #5
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	4413      	add	r3, r2
 800192c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001930:	461a      	mov	r2, r3
 8001932:	2302      	movs	r3, #2
 8001934:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001940:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fcea 	bl	800231c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194a:	3301      	adds	r3, #1
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800194e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001950:	085b      	lsrs	r3, r3, #1
 8001952:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001956:	2b00      	cmp	r3, #0
 8001958:	f47f af2e 	bne.w	80017b8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f003 fbe9 	bl	8005138 <USB_ReadInterrupts>
 8001966:	4603      	mov	r3, r0
 8001968:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800196c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001970:	d122      	bne.n	80019b8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	69fa      	ldr	r2, [r7, #28]
 800197c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001980:	f023 0301 	bic.w	r3, r3, #1
 8001984:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800198c:	2b01      	cmp	r3, #1
 800198e:	d108      	bne.n	80019a2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001998:	2100      	movs	r1, #0
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 fed0 	bl	8002740 <HAL_PCDEx_LPM_Callback>
 80019a0:	e002      	b.n	80019a8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f008 fdf2 	bl	800a58c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	695a      	ldr	r2, [r3, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80019b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f003 fbbb 	bl	8005138 <USB_ReadInterrupts>
 80019c2:	4603      	mov	r3, r0
 80019c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019cc:	d112      	bne.n	80019f4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d102      	bne.n	80019e4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f008 fdae 	bl	800a540 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	695a      	ldr	r2, [r3, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80019f2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f003 fb9d 	bl	8005138 <USB_ReadInterrupts>
 80019fe:	4603      	mov	r3, r0
 8001a00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a08:	f040 80b7 	bne.w	8001b7a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	69fa      	ldr	r2, [r7, #28]
 8001a16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a1a:	f023 0301 	bic.w	r3, r3, #1
 8001a1e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2110      	movs	r1, #16
 8001a26:	4618      	mov	r0, r3
 8001a28:	f002 fc6a 	bl	8004300 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a30:	e046      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a34:	015a      	lsls	r2, r3, #5
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	4413      	add	r3, r2
 8001a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a3e:	461a      	mov	r2, r3
 8001a40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a44:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a48:	015a      	lsls	r2, r3, #5
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a56:	0151      	lsls	r1, r2, #5
 8001a58:	69fa      	ldr	r2, [r7, #28]
 8001a5a:	440a      	add	r2, r1
 8001a5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001a60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a68:	015a      	lsls	r2, r3, #5
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a72:	461a      	mov	r2, r3
 8001a74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001a78:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7c:	015a      	lsls	r2, r3, #5
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	4413      	add	r3, r2
 8001a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a8a:	0151      	lsls	r1, r2, #5
 8001a8c:	69fa      	ldr	r2, [r7, #28]
 8001a8e:	440a      	add	r2, r1
 8001a90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a94:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9c:	015a      	lsls	r2, r3, #5
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aaa:	0151      	lsls	r1, r2, #5
 8001aac:	69fa      	ldr	r2, [r7, #28]
 8001aae:	440a      	add	r2, r1
 8001ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001ab4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001ab8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001abc:	3301      	adds	r3, #1
 8001abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	791b      	ldrb	r3, [r3, #4]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d3b2      	bcc.n	8001a32 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ada:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001ade:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7bdb      	ldrb	r3, [r3, #15]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d016      	beq.n	8001b16 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001af2:	69fa      	ldr	r2, [r7, #28]
 8001af4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001af8:	f043 030b 	orr.w	r3, r3, #11
 8001afc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b08:	69fa      	ldr	r2, [r7, #28]
 8001b0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b0e:	f043 030b 	orr.w	r3, r3, #11
 8001b12:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b14:	e015      	b.n	8001b42 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	69fa      	ldr	r2, [r7, #28]
 8001b20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b28:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001b2c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	69fa      	ldr	r2, [r7, #28]
 8001b38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b3c:	f043 030b 	orr.w	r3, r3, #11
 8001b40:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b50:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001b54:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b64:	461a      	mov	r2, r3
 8001b66:	f003 fbab 	bl	80052c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001b78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 fada 	bl	8005138 <USB_ReadInterrupts>
 8001b84:	4603      	mov	r3, r0
 8001b86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b8e:	d123      	bne.n	8001bd8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f003 fb70 	bl	800527a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 fc27 	bl	80043f2 <USB_GetDevSpeed>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681c      	ldr	r4, [r3, #0]
 8001bb0:	f001 fa36 	bl	8003020 <HAL_RCC_GetHCLKFreq>
 8001bb4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	f002 f92b 	bl	8003e18 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f008 fc93 	bl	800a4ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	695a      	ldr	r2, [r3, #20]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001bd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 faab 	bl	8005138 <USB_ReadInterrupts>
 8001be2:	4603      	mov	r3, r0
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d10a      	bne.n	8001c02 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f008 fc70 	bl	800a4d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695a      	ldr	r2, [r3, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f002 0208 	and.w	r2, r2, #8
 8001c00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f003 fa96 	bl	8005138 <USB_ReadInterrupts>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c12:	2b80      	cmp	r3, #128	@ 0x80
 8001c14:	d123      	bne.n	8001c5e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c22:	2301      	movs	r3, #1
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c26:	e014      	b.n	8001c52 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	440b      	add	r3, r1
 8001c36:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d105      	bne.n	8001c4c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	4619      	mov	r1, r3
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 fb0a 	bl	8002260 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4e:	3301      	adds	r3, #1
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	791b      	ldrb	r3, [r3, #4]
 8001c56:	461a      	mov	r2, r3
 8001c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d3e4      	bcc.n	8001c28 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f003 fa68 	bl	8005138 <USB_ReadInterrupts>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c72:	d13c      	bne.n	8001cee <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c74:	2301      	movs	r3, #1
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c78:	e02b      	b.n	8001cd2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	015a      	lsls	r2, r3, #5
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	4413      	add	r3, r2
 8001c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c8e:	4613      	mov	r3, r2
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	4413      	add	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	440b      	add	r3, r1
 8001c98:	3318      	adds	r3, #24
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d115      	bne.n	8001ccc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001ca0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	da12      	bge.n	8001ccc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001caa:	4613      	mov	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	3317      	adds	r3, #23
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 faca 	bl	8002260 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	3301      	adds	r3, #1
 8001cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	791b      	ldrb	r3, [r3, #4]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d3cd      	bcc.n	8001c7a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001cec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f003 fa20 	bl	8005138 <USB_ReadInterrupts>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d02:	d156      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d04:	2301      	movs	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d08:	e045      	b.n	8001d96 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	015a      	lsls	r2, r3, #5
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	4413      	add	r3, r2
 8001d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d1e:	4613      	mov	r3, r2
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4413      	add	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	440b      	add	r3, r1
 8001d28:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d12e      	bne.n	8001d90 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	da2b      	bge.n	8001d90 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	0c1a      	lsrs	r2, r3, #16
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001d42:	4053      	eors	r3, r2
 8001d44:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d121      	bne.n	8001d90 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d50:	4613      	mov	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001d62:	6a3b      	ldr	r3, [r7, #32]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d6a:	6a3b      	ldr	r3, [r7, #32]
 8001d6c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	695b      	ldr	r3, [r3, #20]
 8001d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10a      	bne.n	8001d90 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d8c:	6053      	str	r3, [r2, #4]
            break;
 8001d8e:	e008      	b.n	8001da2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d92:	3301      	adds	r3, #1
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	791b      	ldrb	r3, [r3, #4]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d3b3      	bcc.n	8001d0a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	695a      	ldr	r2, [r3, #20]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001db0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f003 f9be 	bl	8005138 <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc6:	d10a      	bne.n	8001dde <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f008 fc11 	bl	800a5f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	695a      	ldr	r2, [r3, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001ddc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 f9a8 	bl	8005138 <USB_ReadInterrupts>
 8001de8:	4603      	mov	r3, r0
 8001dea:	f003 0304 	and.w	r3, r3, #4
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	d115      	bne.n	8001e1e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f008 fc01 	bl	800a60c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6859      	ldr	r1, [r3, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	e000      	b.n	8001e1e <HAL_PCD_IRQHandler+0x93c>
      return;
 8001e1c:	bf00      	nop
    }
  }
}
 8001e1e:	3734      	adds	r7, #52	@ 0x34
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd90      	pop	{r4, r7, pc}

08001e24 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d101      	bne.n	8001e3e <HAL_PCD_SetAddress+0x1a>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e012      	b.n	8001e64 <HAL_PCD_SetAddress+0x40>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	78fa      	ldrb	r2, [r7, #3]
 8001e4a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	78fa      	ldrb	r2, [r7, #3]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f003 f907 	bl	8005068 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	4608      	mov	r0, r1
 8001e76:	4611      	mov	r1, r2
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	70fb      	strb	r3, [r7, #3]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	803b      	strh	r3, [r7, #0]
 8001e82:	4613      	mov	r3, r2
 8001e84:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	da0f      	bge.n	8001eb2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e92:	78fb      	ldrb	r3, [r7, #3]
 8001e94:	f003 020f 	and.w	r2, r3, #15
 8001e98:	4613      	mov	r3, r2
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	3310      	adds	r3, #16
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2201      	movs	r2, #1
 8001eae:	705a      	strb	r2, [r3, #1]
 8001eb0:	e00f      	b.n	8001ed2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001eb2:	78fb      	ldrb	r3, [r7, #3]
 8001eb4:	f003 020f 	and.w	r2, r3, #15
 8001eb8:	4613      	mov	r3, r2
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3304      	adds	r3, #4
 8001eca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	f003 030f 	and.w	r3, r3, #15
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001ede:	883b      	ldrh	r3, [r7, #0]
 8001ee0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	78ba      	ldrb	r2, [r7, #2]
 8001eec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	785b      	ldrb	r3, [r3, #1]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d004      	beq.n	8001f00 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f00:	78bb      	ldrb	r3, [r7, #2]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d102      	bne.n	8001f0c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_PCD_EP_Open+0xae>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e00e      	b.n	8001f38 <HAL_PCD_EP_Open+0xcc>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68f9      	ldr	r1, [r7, #12]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f002 fa87 	bl	800443c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001f36:	7afb      	ldrb	r3, [r7, #11]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	da0f      	bge.n	8001f74 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	f003 020f 	and.w	r2, r3, #15
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	4413      	add	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	3310      	adds	r3, #16
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	4413      	add	r3, r2
 8001f68:	3304      	adds	r3, #4
 8001f6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	705a      	strb	r2, [r3, #1]
 8001f72:	e00f      	b.n	8001f94 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f74:	78fb      	ldrb	r3, [r7, #3]
 8001f76:	f003 020f 	and.w	r2, r3, #15
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f94:	78fb      	ldrb	r3, [r7, #3]
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_PCD_EP_Close+0x6e>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e00e      	b.n	8001fcc <HAL_PCD_EP_Close+0x8c>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68f9      	ldr	r1, [r7, #12]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f002 fac5 	bl	800454c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	607a      	str	r2, [r7, #4]
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fe4:	7afb      	ldrb	r3, [r7, #11]
 8001fe6:	f003 020f 	and.w	r2, r3, #15
 8001fea:	4613      	mov	r3, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4413      	add	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	3304      	adds	r3, #4
 8001ffc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	2200      	movs	r2, #0
 800200e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	2200      	movs	r2, #0
 8002014:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002016:	7afb      	ldrb	r3, [r7, #11]
 8002018:	f003 030f 	and.w	r3, r3, #15
 800201c:	b2da      	uxtb	r2, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	799b      	ldrb	r3, [r3, #6]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d102      	bne.n	8002030 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	799b      	ldrb	r3, [r3, #6]
 8002038:	461a      	mov	r2, r3
 800203a:	6979      	ldr	r1, [r7, #20]
 800203c:	f002 fb62 	bl	8004704 <USB_EPStartXfer>

  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	f003 020f 	and.w	r2, r3, #15
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800206c:	681b      	ldr	r3, [r3, #0]
}
 800206e:	4618      	mov	r0, r3
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
 8002086:	460b      	mov	r3, r1
 8002088:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800208a:	7afb      	ldrb	r3, [r7, #11]
 800208c:	f003 020f 	and.w	r2, r3, #15
 8002090:	4613      	mov	r3, r2
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	4413      	add	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	3310      	adds	r3, #16
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4413      	add	r3, r2
 800209e:	3304      	adds	r3, #4
 80020a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	2200      	movs	r2, #0
 80020b2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	2201      	movs	r2, #1
 80020b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020ba:	7afb      	ldrb	r3, [r7, #11]
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	b2da      	uxtb	r2, r3
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	799b      	ldrb	r3, [r3, #6]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d102      	bne.n	80020d4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	799b      	ldrb	r3, [r3, #6]
 80020dc:	461a      	mov	r2, r3
 80020de:	6979      	ldr	r1, [r7, #20]
 80020e0:	f002 fb10 	bl	8004704 <USB_EPStartXfer>

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b084      	sub	sp, #16
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	460b      	mov	r3, r1
 80020f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	7912      	ldrb	r2, [r2, #4]
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e04f      	b.n	80021ac <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800210c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002110:	2b00      	cmp	r3, #0
 8002112:	da0f      	bge.n	8002134 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	f003 020f 	and.w	r2, r3, #15
 800211a:	4613      	mov	r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	3310      	adds	r3, #16
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	3304      	adds	r3, #4
 800212a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2201      	movs	r2, #1
 8002130:	705a      	strb	r2, [r3, #1]
 8002132:	e00d      	b.n	8002150 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	3304      	adds	r3, #4
 8002148:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2201      	movs	r2, #1
 8002154:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	b2da      	uxtb	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_PCD_EP_SetStall+0x82>
 800216c:	2302      	movs	r3, #2
 800216e:	e01d      	b.n	80021ac <HAL_PCD_EP_SetStall+0xbe>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68f9      	ldr	r1, [r7, #12]
 800217e:	4618      	mov	r0, r3
 8002180:	f002 fe9e 	bl	8004ec0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6818      	ldr	r0, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	7999      	ldrb	r1, [r3, #6]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800219c:	461a      	mov	r2, r3
 800219e:	f003 f88f 	bl	80052c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80021c0:	78fb      	ldrb	r3, [r7, #3]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	7912      	ldrb	r2, [r2, #4]
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e042      	b.n	8002258 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80021d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	da0f      	bge.n	80021fa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	f003 020f 	and.w	r2, r3, #15
 80021e0:	4613      	mov	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	3310      	adds	r3, #16
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	3304      	adds	r3, #4
 80021f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2201      	movs	r2, #1
 80021f6:	705a      	strb	r2, [r3, #1]
 80021f8:	e00f      	b.n	800221a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021fa:	78fb      	ldrb	r3, [r7, #3]
 80021fc:	f003 020f 	and.w	r2, r3, #15
 8002200:	4613      	mov	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2200      	movs	r2, #0
 800221e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	b2da      	uxtb	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_PCD_EP_ClrStall+0x86>
 8002236:	2302      	movs	r3, #2
 8002238:	e00e      	b.n	8002258 <HAL_PCD_EP_ClrStall+0xa4>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68f9      	ldr	r1, [r7, #12]
 8002248:	4618      	mov	r0, r3
 800224a:	f002 fea7 	bl	8004f9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	460b      	mov	r3, r1
 800226a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800226c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002270:	2b00      	cmp	r3, #0
 8002272:	da0c      	bge.n	800228e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	f003 020f 	and.w	r2, r3, #15
 800227a:	4613      	mov	r3, r2
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4413      	add	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	3310      	adds	r3, #16
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	4413      	add	r3, r2
 8002288:	3304      	adds	r3, #4
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	e00c      	b.n	80022a8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	f003 020f 	and.w	r2, r3, #15
 8002294:	4613      	mov	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	3304      	adds	r3, #4
 80022a6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68f9      	ldr	r1, [r7, #12]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f002 fcc6 	bl	8004c40 <USB_EPStopXfer>
 80022b4:	4603      	mov	r3, r0
 80022b6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80022b8:	7afb      	ldrb	r3, [r7, #11]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	460b      	mov	r3, r1
 80022cc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_PCD_EP_Flush+0x1a>
 80022d8:	2302      	movs	r3, #2
 80022da:	e01b      	b.n	8002314 <HAL_PCD_EP_Flush+0x52>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 80022e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	da09      	bge.n	8002300 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	4619      	mov	r1, r3
 80022f8:	4610      	mov	r0, r2
 80022fa:	f002 f801 	bl	8004300 <USB_FlushTxFifo>
 80022fe:	e004      	b.n	800230a <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f002 f82d 	bl	8004364 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	@ 0x28
 8002320:	af02      	add	r7, sp, #8
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	4613      	mov	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	3310      	adds	r3, #16
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	4413      	add	r3, r2
 8002340:	3304      	adds	r3, #4
 8002342:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	695a      	ldr	r2, [r3, #20]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	429a      	cmp	r2, r3
 800234e:	d901      	bls.n	8002354 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e06b      	b.n	800242c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	69fa      	ldr	r2, [r7, #28]
 8002366:	429a      	cmp	r2, r3
 8002368:	d902      	bls.n	8002370 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	3303      	adds	r3, #3
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002378:	e02a      	b.n	80023d0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	691a      	ldr	r2, [r3, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	69fa      	ldr	r2, [r7, #28]
 800238c:	429a      	cmp	r2, r3
 800238e:	d902      	bls.n	8002396 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3303      	adds	r3, #3
 800239a:	089b      	lsrs	r3, r3, #2
 800239c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	68d9      	ldr	r1, [r3, #12]
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	4603      	mov	r3, r0
 80023b2:	6978      	ldr	r0, [r7, #20]
 80023b4:	f002 fcee 	bl	8004d94 <USB_WritePacket>

    ep->xfer_buff  += len;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	68da      	ldr	r2, [r3, #12]
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	441a      	add	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	695a      	ldr	r2, [r3, #20]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	441a      	add	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	015a      	lsls	r2, r3, #5
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	4413      	add	r3, r2
 80023d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d809      	bhi.n	80023fa <PCD_WriteEmptyTxFifo+0xde>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	695a      	ldr	r2, [r3, #20]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d203      	bcs.n	80023fa <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1bf      	bne.n	800237a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	691a      	ldr	r2, [r3, #16]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	429a      	cmp	r2, r3
 8002404:	d811      	bhi.n	800242a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	2201      	movs	r2, #1
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800241a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	43db      	mvns	r3, r3
 8002420:	6939      	ldr	r1, [r7, #16]
 8002422:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002426:	4013      	ands	r3, r2
 8002428:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3720      	adds	r7, #32
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	333c      	adds	r3, #60	@ 0x3c
 800244c:	3304      	adds	r3, #4
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	015a      	lsls	r2, r3, #5
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	4413      	add	r3, r2
 800245a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	799b      	ldrb	r3, [r3, #6]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d17b      	bne.n	8002562 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	f003 0308 	and.w	r3, r3, #8
 8002470:	2b00      	cmp	r3, #0
 8002472:	d015      	beq.n	80024a0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	4a61      	ldr	r2, [pc, #388]	@ (80025fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	f240 80b9 	bls.w	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002484:	2b00      	cmp	r3, #0
 8002486:	f000 80b3 	beq.w	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	015a      	lsls	r2, r3, #5
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4413      	add	r3, r2
 8002492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002496:	461a      	mov	r2, r3
 8002498:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800249c:	6093      	str	r3, [r2, #8]
 800249e:	e0a7      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	f003 0320 	and.w	r3, r3, #32
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d009      	beq.n	80024be <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	015a      	lsls	r2, r3, #5
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	4413      	add	r3, r2
 80024b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b6:	461a      	mov	r2, r3
 80024b8:	2320      	movs	r3, #32
 80024ba:	6093      	str	r3, [r2, #8]
 80024bc:	e098      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f040 8093 	bne.w	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	4a4b      	ldr	r2, [pc, #300]	@ (80025fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d90f      	bls.n	80024f2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00a      	beq.n	80024f2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	015a      	lsls	r2, r3, #5
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	4413      	add	r3, r2
 80024e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024e8:	461a      	mov	r2, r3
 80024ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024ee:	6093      	str	r3, [r2, #8]
 80024f0:	e07e      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4413      	add	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	4413      	add	r3, r2
 8002504:	3304      	adds	r3, #4
 8002506:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a1a      	ldr	r2, [r3, #32]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	0159      	lsls	r1, r3, #5
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	440b      	add	r3, r1
 8002514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800251e:	1ad2      	subs	r2, r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d114      	bne.n	8002554 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d109      	bne.n	8002546 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800253c:	461a      	mov	r2, r3
 800253e:	2101      	movs	r1, #1
 8002540:	f002 febe 	bl	80052c0 <USB_EP0_OutStart>
 8002544:	e006      	b.n	8002554 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	441a      	add	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	b2db      	uxtb	r3, r3
 8002558:	4619      	mov	r1, r3
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f007 ff84 	bl	800a468 <HAL_PCD_DataOutStageCallback>
 8002560:	e046      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	4a26      	ldr	r2, [pc, #152]	@ (8002600 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d124      	bne.n	80025b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	4413      	add	r3, r2
 800257c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002580:	461a      	mov	r2, r3
 8002582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002586:	6093      	str	r3, [r2, #8]
 8002588:	e032      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	f003 0320 	and.w	r3, r3, #32
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	4413      	add	r3, r2
 800259c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025a0:	461a      	mov	r2, r3
 80025a2:	2320      	movs	r3, #32
 80025a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	4619      	mov	r1, r3
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f007 ff5b 	bl	800a468 <HAL_PCD_DataOutStageCallback>
 80025b2:	e01d      	b.n	80025f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d114      	bne.n	80025e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d108      	bne.n	80025e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6818      	ldr	r0, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025dc:	461a      	mov	r2, r3
 80025de:	2100      	movs	r1, #0
 80025e0:	f002 fe6e 	bl	80052c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f007 ff3c 	bl	800a468 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3720      	adds	r7, #32
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	4f54300a 	.word	0x4f54300a
 8002600:	4f54310a 	.word	0x4f54310a

08002604 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	333c      	adds	r3, #60	@ 0x3c
 800261c:	3304      	adds	r3, #4
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	015a      	lsls	r2, r3, #5
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	4413      	add	r3, r2
 800262a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4a15      	ldr	r2, [pc, #84]	@ (800268c <PCD_EP_OutSetupPacket_int+0x88>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d90e      	bls.n	8002658 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	4413      	add	r3, r2
 800264c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002650:	461a      	mov	r2, r3
 8002652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002656:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f007 fef3 	bl	800a444 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <PCD_EP_OutSetupPacket_int+0x88>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d90c      	bls.n	8002680 <PCD_EP_OutSetupPacket_int+0x7c>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	799b      	ldrb	r3, [r3, #6]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d108      	bne.n	8002680 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6818      	ldr	r0, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002678:	461a      	mov	r2, r3
 800267a:	2101      	movs	r1, #1
 800267c:	f002 fe20 	bl	80052c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	4f54300a 	.word	0x4f54300a

08002690 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	70fb      	strb	r3, [r7, #3]
 800269c:	4613      	mov	r3, r2
 800269e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80026a8:	78fb      	ldrb	r3, [r7, #3]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d107      	bne.n	80026be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80026ae:	883b      	ldrh	r3, [r7, #0]
 80026b0:	0419      	lsls	r1, r3, #16
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80026bc:	e028      	b.n	8002710 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	0c1b      	lsrs	r3, r3, #16
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	4413      	add	r3, r2
 80026ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026cc:	2300      	movs	r3, #0
 80026ce:	73fb      	strb	r3, [r7, #15]
 80026d0:	e00d      	b.n	80026ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	3340      	adds	r3, #64	@ 0x40
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	0c1b      	lsrs	r3, r3, #16
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4413      	add	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	3301      	adds	r3, #1
 80026ec:	73fb      	strb	r3, [r7, #15]
 80026ee:	7bfa      	ldrb	r2, [r7, #15]
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d3ec      	bcc.n	80026d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80026f8:	883b      	ldrh	r3, [r7, #0]
 80026fa:	0418      	lsls	r0, r3, #16
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6819      	ldr	r1, [r3, #0]
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	3b01      	subs	r3, #1
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	4302      	orrs	r2, r0
 8002708:	3340      	adds	r3, #64	@ 0x40
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e267      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	d075      	beq.n	8002862 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002776:	4b88      	ldr	r3, [pc, #544]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
 800277e:	2b04      	cmp	r3, #4
 8002780:	d00c      	beq.n	800279c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002782:	4b85      	ldr	r3, [pc, #532]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800278a:	2b08      	cmp	r3, #8
 800278c:	d112      	bne.n	80027b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800278e:	4b82      	ldr	r3, [pc, #520]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002796:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800279a:	d10b      	bne.n	80027b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279c:	4b7e      	ldr	r3, [pc, #504]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d05b      	beq.n	8002860 <HAL_RCC_OscConfig+0x108>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d157      	bne.n	8002860 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e242      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027bc:	d106      	bne.n	80027cc <HAL_RCC_OscConfig+0x74>
 80027be:	4b76      	ldr	r3, [pc, #472]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a75      	ldr	r2, [pc, #468]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	e01d      	b.n	8002808 <HAL_RCC_OscConfig+0xb0>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027d4:	d10c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x98>
 80027d6:	4b70      	ldr	r3, [pc, #448]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a6f      	ldr	r2, [pc, #444]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a6c      	ldr	r2, [pc, #432]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	e00b      	b.n	8002808 <HAL_RCC_OscConfig+0xb0>
 80027f0:	4b69      	ldr	r3, [pc, #420]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a68      	ldr	r2, [pc, #416]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	4b66      	ldr	r3, [pc, #408]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a65      	ldr	r2, [pc, #404]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002802:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002806:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d013      	beq.n	8002838 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7fe fa5a 	bl	8000cc8 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002818:	f7fe fa56 	bl	8000cc8 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b64      	cmp	r3, #100	@ 0x64
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e207      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800282a:	4b5b      	ldr	r3, [pc, #364]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0f0      	beq.n	8002818 <HAL_RCC_OscConfig+0xc0>
 8002836:	e014      	b.n	8002862 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002838:	f7fe fa46 	bl	8000cc8 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002840:	f7fe fa42 	bl	8000cc8 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	@ 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e1f3      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002852:	4b51      	ldr	r3, [pc, #324]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f0      	bne.n	8002840 <HAL_RCC_OscConfig+0xe8>
 800285e:	e000      	b.n	8002862 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d063      	beq.n	8002936 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800286e:	4b4a      	ldr	r3, [pc, #296]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00b      	beq.n	8002892 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800287a:	4b47      	ldr	r3, [pc, #284]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002882:	2b08      	cmp	r3, #8
 8002884:	d11c      	bne.n	80028c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002886:	4b44      	ldr	r3, [pc, #272]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d116      	bne.n	80028c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002892:	4b41      	ldr	r3, [pc, #260]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d005      	beq.n	80028aa <HAL_RCC_OscConfig+0x152>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d001      	beq.n	80028aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e1c7      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	4937      	ldr	r1, [pc, #220]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028be:	e03a      	b.n	8002936 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d020      	beq.n	800290a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028c8:	4b34      	ldr	r3, [pc, #208]	@ (800299c <HAL_RCC_OscConfig+0x244>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ce:	f7fe f9fb 	bl	8000cc8 <HAL_GetTick>
 80028d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d6:	f7fe f9f7 	bl	8000cc8 <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e1a8      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0f0      	beq.n	80028d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f4:	4b28      	ldr	r3, [pc, #160]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4925      	ldr	r1, [pc, #148]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 8002904:	4313      	orrs	r3, r2
 8002906:	600b      	str	r3, [r1, #0]
 8002908:	e015      	b.n	8002936 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800290a:	4b24      	ldr	r3, [pc, #144]	@ (800299c <HAL_RCC_OscConfig+0x244>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002910:	f7fe f9da 	bl	8000cc8 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002918:	f7fe f9d6 	bl	8000cc8 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e187      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800292a:	4b1b      	ldr	r3, [pc, #108]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f0      	bne.n	8002918 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d036      	beq.n	80029b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d016      	beq.n	8002978 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800294a:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <HAL_RCC_OscConfig+0x248>)
 800294c:	2201      	movs	r2, #1
 800294e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002950:	f7fe f9ba 	bl	8000cc8 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002958:	f7fe f9b6 	bl	8000cc8 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e167      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <HAL_RCC_OscConfig+0x240>)
 800296c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0x200>
 8002976:	e01b      	b.n	80029b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002978:	4b09      	ldr	r3, [pc, #36]	@ (80029a0 <HAL_RCC_OscConfig+0x248>)
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297e:	f7fe f9a3 	bl	8000cc8 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002984:	e00e      	b.n	80029a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002986:	f7fe f99f 	bl	8000cc8 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d907      	bls.n	80029a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e150      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
 8002998:	40023800 	.word	0x40023800
 800299c:	42470000 	.word	0x42470000
 80029a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a4:	4b88      	ldr	r3, [pc, #544]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 80029a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1ea      	bne.n	8002986 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 8097 	beq.w	8002aec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029be:	2300      	movs	r3, #0
 80029c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c2:	4b81      	ldr	r3, [pc, #516]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10f      	bne.n	80029ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	60bb      	str	r3, [r7, #8]
 80029d2:	4b7d      	ldr	r3, [pc, #500]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d6:	4a7c      	ldr	r2, [pc, #496]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 80029d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029de:	4b7a      	ldr	r3, [pc, #488]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ea:	2301      	movs	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ee:	4b77      	ldr	r3, [pc, #476]	@ (8002bcc <HAL_RCC_OscConfig+0x474>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d118      	bne.n	8002a2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029fa:	4b74      	ldr	r3, [pc, #464]	@ (8002bcc <HAL_RCC_OscConfig+0x474>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a73      	ldr	r2, [pc, #460]	@ (8002bcc <HAL_RCC_OscConfig+0x474>)
 8002a00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a06:	f7fe f95f 	bl	8000cc8 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a0e:	f7fe f95b 	bl	8000cc8 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e10c      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a20:	4b6a      	ldr	r3, [pc, #424]	@ (8002bcc <HAL_RCC_OscConfig+0x474>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d106      	bne.n	8002a42 <HAL_RCC_OscConfig+0x2ea>
 8002a34:	4b64      	ldr	r3, [pc, #400]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a38:	4a63      	ldr	r2, [pc, #396]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a40:	e01c      	b.n	8002a7c <HAL_RCC_OscConfig+0x324>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2b05      	cmp	r3, #5
 8002a48:	d10c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x30c>
 8002a4a:	4b5f      	ldr	r3, [pc, #380]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4e:	4a5e      	ldr	r2, [pc, #376]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a50:	f043 0304 	orr.w	r3, r3, #4
 8002a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a56:	4b5c      	ldr	r3, [pc, #368]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5a:	4a5b      	ldr	r2, [pc, #364]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a62:	e00b      	b.n	8002a7c <HAL_RCC_OscConfig+0x324>
 8002a64:	4b58      	ldr	r3, [pc, #352]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a68:	4a57      	ldr	r2, [pc, #348]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a6a:	f023 0301 	bic.w	r3, r3, #1
 8002a6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a70:	4b55      	ldr	r3, [pc, #340]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a74:	4a54      	ldr	r2, [pc, #336]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002a76:	f023 0304 	bic.w	r3, r3, #4
 8002a7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d015      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a84:	f7fe f920 	bl	8000cc8 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a8a:	e00a      	b.n	8002aa2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8c:	f7fe f91c 	bl	8000cc8 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e0cb      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa2:	4b49      	ldr	r3, [pc, #292]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0ee      	beq.n	8002a8c <HAL_RCC_OscConfig+0x334>
 8002aae:	e014      	b.n	8002ada <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab0:	f7fe f90a 	bl	8000cc8 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ab6:	e00a      	b.n	8002ace <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab8:	f7fe f906 	bl	8000cc8 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e0b5      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ace:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1ee      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ada:	7dfb      	ldrb	r3, [r7, #23]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae0:	4b39      	ldr	r3, [pc, #228]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae4:	4a38      	ldr	r2, [pc, #224]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002ae6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 80a1 	beq.w	8002c38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002af6:	4b34      	ldr	r3, [pc, #208]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d05c      	beq.n	8002bbc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d141      	bne.n	8002b8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0a:	4b31      	ldr	r3, [pc, #196]	@ (8002bd0 <HAL_RCC_OscConfig+0x478>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7fe f8da 	bl	8000cc8 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe f8d6 	bl	8000cc8 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e087      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b2a:	4b27      	ldr	r3, [pc, #156]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69da      	ldr	r2, [r3, #28]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b44:	019b      	lsls	r3, r3, #6
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4c:	085b      	lsrs	r3, r3, #1
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	041b      	lsls	r3, r3, #16
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b58:	061b      	lsls	r3, r3, #24
 8002b5a:	491b      	ldr	r1, [pc, #108]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b60:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd0 <HAL_RCC_OscConfig+0x478>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b66:	f7fe f8af 	bl	8000cc8 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b6e:	f7fe f8ab 	bl	8000cc8 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e05c      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b80:	4b11      	ldr	r3, [pc, #68]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x416>
 8002b8c:	e054      	b.n	8002c38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b8e:	4b10      	ldr	r3, [pc, #64]	@ (8002bd0 <HAL_RCC_OscConfig+0x478>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7fe f898 	bl	8000cc8 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9c:	f7fe f894 	bl	8000cc8 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e045      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bae:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <HAL_RCC_OscConfig+0x470>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0x444>
 8002bba:	e03d      	b.n	8002c38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d107      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e038      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c44 <HAL_RCC_OscConfig+0x4ec>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d028      	beq.n	8002c34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d121      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d11a      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c04:	4013      	ands	r3, r2
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d111      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1a:	085b      	lsrs	r3, r3, #1
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d107      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e000      	b.n	8002c3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800

08002c48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e0cc      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c5c:	4b68      	ldr	r3, [pc, #416]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d90c      	bls.n	8002c84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6a:	4b65      	ldr	r3, [pc, #404]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c72:	4b63      	ldr	r3, [pc, #396]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0b8      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d020      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c9c:	4b59      	ldr	r3, [pc, #356]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4a58      	ldr	r2, [pc, #352]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ca6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cb4:	4b53      	ldr	r3, [pc, #332]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	4a52      	ldr	r2, [pc, #328]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc0:	4b50      	ldr	r3, [pc, #320]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	494d      	ldr	r1, [pc, #308]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d044      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d107      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce6:	4b47      	ldr	r3, [pc, #284]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d119      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e07f      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d003      	beq.n	8002d06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d107      	bne.n	8002d16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d06:	4b3f      	ldr	r3, [pc, #252]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d109      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e06f      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d16:	4b3b      	ldr	r3, [pc, #236]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e067      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d26:	4b37      	ldr	r3, [pc, #220]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f023 0203 	bic.w	r2, r3, #3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	4934      	ldr	r1, [pc, #208]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d38:	f7fd ffc6 	bl	8000cc8 <HAL_GetTick>
 8002d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d40:	f7fd ffc2 	bl	8000cc8 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e04f      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d56:	4b2b      	ldr	r3, [pc, #172]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 020c 	and.w	r2, r3, #12
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d1eb      	bne.n	8002d40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d68:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d20c      	bcs.n	8002d90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d76:	4b22      	ldr	r3, [pc, #136]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7e:	4b20      	ldr	r3, [pc, #128]	@ (8002e00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e032      	b.n	8002df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d008      	beq.n	8002dae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d9c:	4b19      	ldr	r3, [pc, #100]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	4916      	ldr	r1, [pc, #88]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0308 	and.w	r3, r3, #8
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d009      	beq.n	8002dce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dba:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	490e      	ldr	r1, [pc, #56]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dce:	f000 f821 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	490a      	ldr	r1, [pc, #40]	@ (8002e08 <HAL_RCC_ClockConfig+0x1c0>)
 8002de0:	5ccb      	ldrb	r3, [r1, r3]
 8002de2:	fa22 f303 	lsr.w	r3, r2, r3
 8002de6:	4a09      	ldr	r2, [pc, #36]	@ (8002e0c <HAL_RCC_ClockConfig+0x1c4>)
 8002de8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dea:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <HAL_RCC_ClockConfig+0x1c8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fd fe48 	bl	8000a84 <HAL_InitTick>

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40023c00 	.word	0x40023c00
 8002e04:	40023800 	.word	0x40023800
 8002e08:	0800ac88 	.word	0x0800ac88
 8002e0c:	20000000 	.word	0x20000000
 8002e10:	20000004 	.word	0x20000004

08002e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e18:	b094      	sub	sp, #80	@ 0x50
 8002e1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e2c:	4b79      	ldr	r3, [pc, #484]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 030c 	and.w	r3, r3, #12
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d00d      	beq.n	8002e54 <HAL_RCC_GetSysClockFreq+0x40>
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	f200 80e1 	bhi.w	8003000 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d002      	beq.n	8002e48 <HAL_RCC_GetSysClockFreq+0x34>
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d003      	beq.n	8002e4e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e46:	e0db      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e48:	4b73      	ldr	r3, [pc, #460]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e4c:	e0db      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e4e:	4b73      	ldr	r3, [pc, #460]	@ (800301c <HAL_RCC_GetSysClockFreq+0x208>)
 8002e50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e52:	e0d8      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e54:	4b6f      	ldr	r3, [pc, #444]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e5e:	4b6d      	ldr	r3, [pc, #436]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d063      	beq.n	8002f32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	099b      	lsrs	r3, r3, #6
 8002e70:	2200      	movs	r2, #0
 8002e72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e7e:	2300      	movs	r3, #0
 8002e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e86:	4622      	mov	r2, r4
 8002e88:	462b      	mov	r3, r5
 8002e8a:	f04f 0000 	mov.w	r0, #0
 8002e8e:	f04f 0100 	mov.w	r1, #0
 8002e92:	0159      	lsls	r1, r3, #5
 8002e94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e98:	0150      	lsls	r0, r2, #5
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	1a51      	subs	r1, r2, r1
 8002ea2:	6139      	str	r1, [r7, #16]
 8002ea4:	4629      	mov	r1, r5
 8002ea6:	eb63 0301 	sbc.w	r3, r3, r1
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	f04f 0300 	mov.w	r3, #0
 8002eb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002eb8:	4659      	mov	r1, fp
 8002eba:	018b      	lsls	r3, r1, #6
 8002ebc:	4651      	mov	r1, sl
 8002ebe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ec2:	4651      	mov	r1, sl
 8002ec4:	018a      	lsls	r2, r1, #6
 8002ec6:	4651      	mov	r1, sl
 8002ec8:	ebb2 0801 	subs.w	r8, r2, r1
 8002ecc:	4659      	mov	r1, fp
 8002ece:	eb63 0901 	sbc.w	r9, r3, r1
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	f04f 0300 	mov.w	r3, #0
 8002eda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ede:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ee2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ee6:	4690      	mov	r8, r2
 8002ee8:	4699      	mov	r9, r3
 8002eea:	4623      	mov	r3, r4
 8002eec:	eb18 0303 	adds.w	r3, r8, r3
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	462b      	mov	r3, r5
 8002ef4:	eb49 0303 	adc.w	r3, r9, r3
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f06:	4629      	mov	r1, r5
 8002f08:	024b      	lsls	r3, r1, #9
 8002f0a:	4621      	mov	r1, r4
 8002f0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f10:	4621      	mov	r1, r4
 8002f12:	024a      	lsls	r2, r1, #9
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f24:	f7fd f95c 	bl	80001e0 <__aeabi_uldivmod>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f30:	e058      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f32:	4b38      	ldr	r3, [pc, #224]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	099b      	lsrs	r3, r3, #6
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f42:	623b      	str	r3, [r7, #32]
 8002f44:	2300      	movs	r3, #0
 8002f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f4c:	4642      	mov	r2, r8
 8002f4e:	464b      	mov	r3, r9
 8002f50:	f04f 0000 	mov.w	r0, #0
 8002f54:	f04f 0100 	mov.w	r1, #0
 8002f58:	0159      	lsls	r1, r3, #5
 8002f5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f5e:	0150      	lsls	r0, r2, #5
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	4641      	mov	r1, r8
 8002f66:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f6a:	4649      	mov	r1, r9
 8002f6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f84:	ebb2 040a 	subs.w	r4, r2, sl
 8002f88:	eb63 050b 	sbc.w	r5, r3, fp
 8002f8c:	f04f 0200 	mov.w	r2, #0
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	00eb      	lsls	r3, r5, #3
 8002f96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f9a:	00e2      	lsls	r2, r4, #3
 8002f9c:	4614      	mov	r4, r2
 8002f9e:	461d      	mov	r5, r3
 8002fa0:	4643      	mov	r3, r8
 8002fa2:	18e3      	adds	r3, r4, r3
 8002fa4:	603b      	str	r3, [r7, #0]
 8002fa6:	464b      	mov	r3, r9
 8002fa8:	eb45 0303 	adc.w	r3, r5, r3
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fba:	4629      	mov	r1, r5
 8002fbc:	028b      	lsls	r3, r1, #10
 8002fbe:	4621      	mov	r1, r4
 8002fc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	028a      	lsls	r2, r1, #10
 8002fc8:	4610      	mov	r0, r2
 8002fca:	4619      	mov	r1, r3
 8002fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fce:	2200      	movs	r2, #0
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	61fa      	str	r2, [r7, #28]
 8002fd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fd8:	f7fd f902 	bl	80001e0 <__aeabi_uldivmod>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	0c1b      	lsrs	r3, r3, #16
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ff4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ffe:	e002      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x204>)
 8003002:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003008:	4618      	mov	r0, r3
 800300a:	3750      	adds	r7, #80	@ 0x50
 800300c:	46bd      	mov	sp, r7
 800300e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003012:	bf00      	nop
 8003014:	40023800 	.word	0x40023800
 8003018:	00f42400 	.word	0x00f42400
 800301c:	007a1200 	.word	0x007a1200

08003020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003024:	4b03      	ldr	r3, [pc, #12]	@ (8003034 <HAL_RCC_GetHCLKFreq+0x14>)
 8003026:	681b      	ldr	r3, [r3, #0]
}
 8003028:	4618      	mov	r0, r3
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	20000000 	.word	0x20000000

08003038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800303c:	f7ff fff0 	bl	8003020 <HAL_RCC_GetHCLKFreq>
 8003040:	4602      	mov	r2, r0
 8003042:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	0b5b      	lsrs	r3, r3, #13
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	4903      	ldr	r1, [pc, #12]	@ (800305c <HAL_RCC_GetPCLK2Freq+0x24>)
 800304e:	5ccb      	ldrb	r3, [r1, r3]
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40023800 	.word	0x40023800
 800305c:	0800ac98 	.word	0x0800ac98

08003060 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	220f      	movs	r2, #15
 800306e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003070:	4b12      	ldr	r3, [pc, #72]	@ (80030bc <HAL_RCC_GetClockConfig+0x5c>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0203 	and.w	r2, r3, #3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800307c:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <HAL_RCC_GetClockConfig+0x5c>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <HAL_RCC_GetClockConfig+0x5c>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003094:	4b09      	ldr	r3, [pc, #36]	@ (80030bc <HAL_RCC_GetClockConfig+0x5c>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030a2:	4b07      	ldr	r3, [pc, #28]	@ (80030c0 <HAL_RCC_GetClockConfig+0x60>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0207 	and.w	r2, r3, #7
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	601a      	str	r2, [r3, #0]
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	40023800 	.word	0x40023800
 80030c0:	40023c00 	.word	0x40023c00

080030c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e041      	b.n	800315a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fd fc6a 	bl	80009c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3304      	adds	r3, #4
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f000 fb6a 	bl	80037dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b01      	cmp	r3, #1
 8003176:	d001      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e044      	b.n	8003206 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a1e      	ldr	r2, [pc, #120]	@ (8003214 <HAL_TIM_Base_Start_IT+0xb0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d018      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x6c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a6:	d013      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x6c>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003218 <HAL_TIM_Base_Start_IT+0xb4>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00e      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x6c>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a19      	ldr	r2, [pc, #100]	@ (800321c <HAL_TIM_Base_Start_IT+0xb8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d009      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x6c>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a17      	ldr	r2, [pc, #92]	@ (8003220 <HAL_TIM_Base_Start_IT+0xbc>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d004      	beq.n	80031d0 <HAL_TIM_Base_Start_IT+0x6c>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a16      	ldr	r2, [pc, #88]	@ (8003224 <HAL_TIM_Base_Start_IT+0xc0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d111      	bne.n	80031f4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2b06      	cmp	r3, #6
 80031e0:	d010      	beq.n	8003204 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0201 	orr.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f2:	e007      	b.n	8003204 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 0201 	orr.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40010000 	.word	0x40010000
 8003218:	40000400 	.word	0x40000400
 800321c:	40000800 	.word	0x40000800
 8003220:	40000c00 	.word	0x40000c00
 8003224:	40014000 	.word	0x40014000

08003228 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e041      	b.n	80032be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d106      	bne.n	8003254 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fd fb92 	bl	8000978 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	3304      	adds	r3, #4
 8003264:	4619      	mov	r1, r3
 8003266:	4610      	mov	r0, r2
 8003268:	f000 fab8 	bl	80037dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <HAL_TIM_PWM_Start+0x24>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e022      	b.n	8003332 <HAL_TIM_PWM_Start+0x6a>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d109      	bne.n	8003306 <HAL_TIM_PWM_Start+0x3e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	bf14      	ite	ne
 80032fe:	2301      	movne	r3, #1
 8003300:	2300      	moveq	r3, #0
 8003302:	b2db      	uxtb	r3, r3
 8003304:	e015      	b.n	8003332 <HAL_TIM_PWM_Start+0x6a>
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	2b08      	cmp	r3, #8
 800330a:	d109      	bne.n	8003320 <HAL_TIM_PWM_Start+0x58>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b01      	cmp	r3, #1
 8003316:	bf14      	ite	ne
 8003318:	2301      	movne	r3, #1
 800331a:	2300      	moveq	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	e008      	b.n	8003332 <HAL_TIM_PWM_Start+0x6a>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b01      	cmp	r3, #1
 800332a:	bf14      	ite	ne
 800332c:	2301      	movne	r3, #1
 800332e:	2300      	moveq	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e068      	b.n	800340c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d104      	bne.n	800334a <HAL_TIM_PWM_Start+0x82>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003348:	e013      	b.n	8003372 <HAL_TIM_PWM_Start+0xaa>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2b04      	cmp	r3, #4
 800334e:	d104      	bne.n	800335a <HAL_TIM_PWM_Start+0x92>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2202      	movs	r2, #2
 8003354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003358:	e00b      	b.n	8003372 <HAL_TIM_PWM_Start+0xaa>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b08      	cmp	r3, #8
 800335e:	d104      	bne.n	800336a <HAL_TIM_PWM_Start+0xa2>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003368:	e003      	b.n	8003372 <HAL_TIM_PWM_Start+0xaa>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2202      	movs	r2, #2
 800336e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2201      	movs	r2, #1
 8003378:	6839      	ldr	r1, [r7, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f000 fc40 	bl	8003c00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a23      	ldr	r2, [pc, #140]	@ (8003414 <HAL_TIM_PWM_Start+0x14c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d107      	bne.n	800339a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003398:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1d      	ldr	r2, [pc, #116]	@ (8003414 <HAL_TIM_PWM_Start+0x14c>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d018      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x10e>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ac:	d013      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x10e>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a19      	ldr	r2, [pc, #100]	@ (8003418 <HAL_TIM_PWM_Start+0x150>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00e      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x10e>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a17      	ldr	r2, [pc, #92]	@ (800341c <HAL_TIM_PWM_Start+0x154>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x10e>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a16      	ldr	r2, [pc, #88]	@ (8003420 <HAL_TIM_PWM_Start+0x158>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d004      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x10e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a14      	ldr	r2, [pc, #80]	@ (8003424 <HAL_TIM_PWM_Start+0x15c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d111      	bne.n	80033fa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 0307 	and.w	r3, r3, #7
 80033e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b06      	cmp	r3, #6
 80033e6:	d010      	beq.n	800340a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f8:	e007      	b.n	800340a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40010000 	.word	0x40010000
 8003418:	40000400 	.word	0x40000400
 800341c:	40000800 	.word	0x40000800
 8003420:	40000c00 	.word	0x40000c00
 8003424:	40014000 	.word	0x40014000

08003428 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d020      	beq.n	800348c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d01b      	beq.n	800348c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0202 	mvn.w	r2, #2
 800345c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f994 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 8003478:	e005      	b.n	8003486 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f986 	bl	800378c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f997 	bl	80037b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d020      	beq.n	80034d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	d01b      	beq.n	80034d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f06f 0204 	mvn.w	r2, #4
 80034a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d003      	beq.n	80034c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f96e 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 80034c4:	e005      	b.n	80034d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f960 	bl	800378c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f971 	bl	80037b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d020      	beq.n	8003524 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01b      	beq.n	8003524 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0208 	mvn.w	r2, #8
 80034f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2204      	movs	r2, #4
 80034fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f948 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 8003510:	e005      	b.n	800351e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f93a 	bl	800378c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f94b 	bl	80037b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b00      	cmp	r3, #0
 800352c:	d020      	beq.n	8003570 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0310 	and.w	r3, r3, #16
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01b      	beq.n	8003570 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0210 	mvn.w	r2, #16
 8003540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2208      	movs	r2, #8
 8003546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f922 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 800355c:	e005      	b.n	800356a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f914 	bl	800378c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 f925 	bl	80037b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00c      	beq.n	8003594 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f06f 0201 	mvn.w	r2, #1
 800358c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7fd f9ae 	bl	80008f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00c      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d007      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fbc2 	bl	8003d3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00c      	beq.n	80035dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d007      	beq.n	80035dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f8f6 	bl	80037c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00c      	beq.n	8003600 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f003 0320 	and.w	r3, r3, #32
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f06f 0220 	mvn.w	r2, #32
 80035f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 fb94 	bl	8003d28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003600:	bf00      	nop
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003614:	2300      	movs	r3, #0
 8003616:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800361e:	2b01      	cmp	r3, #1
 8003620:	d101      	bne.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003622:	2302      	movs	r3, #2
 8003624:	e0ae      	b.n	8003784 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b0c      	cmp	r3, #12
 8003632:	f200 809f 	bhi.w	8003774 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003636:	a201      	add	r2, pc, #4	@ (adr r2, 800363c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	08003671 	.word	0x08003671
 8003640:	08003775 	.word	0x08003775
 8003644:	08003775 	.word	0x08003775
 8003648:	08003775 	.word	0x08003775
 800364c:	080036b1 	.word	0x080036b1
 8003650:	08003775 	.word	0x08003775
 8003654:	08003775 	.word	0x08003775
 8003658:	08003775 	.word	0x08003775
 800365c:	080036f3 	.word	0x080036f3
 8003660:	08003775 	.word	0x08003775
 8003664:	08003775 	.word	0x08003775
 8003668:	08003775 	.word	0x08003775
 800366c:	08003733 	.word	0x08003733
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68b9      	ldr	r1, [r7, #8]
 8003676:	4618      	mov	r0, r3
 8003678:	f000 f936 	bl	80038e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699a      	ldr	r2, [r3, #24]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0208 	orr.w	r2, r2, #8
 800368a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	699a      	ldr	r2, [r3, #24]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0204 	bic.w	r2, r2, #4
 800369a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6999      	ldr	r1, [r3, #24]
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	691a      	ldr	r2, [r3, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	619a      	str	r2, [r3, #24]
      break;
 80036ae:	e064      	b.n	800377a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 f97c 	bl	80039b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	699a      	ldr	r2, [r3, #24]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	699a      	ldr	r2, [r3, #24]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6999      	ldr	r1, [r3, #24]
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	021a      	lsls	r2, r3, #8
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	619a      	str	r2, [r3, #24]
      break;
 80036f0:	e043      	b.n	800377a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f9c7 	bl	8003a8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	69da      	ldr	r2, [r3, #28]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f042 0208 	orr.w	r2, r2, #8
 800370c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	69da      	ldr	r2, [r3, #28]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0204 	bic.w	r2, r2, #4
 800371c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	69d9      	ldr	r1, [r3, #28]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	61da      	str	r2, [r3, #28]
      break;
 8003730:	e023      	b.n	800377a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68b9      	ldr	r1, [r7, #8]
 8003738:	4618      	mov	r0, r3
 800373a:	f000 fa11 	bl	8003b60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	69da      	ldr	r2, [r3, #28]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800374c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	69da      	ldr	r2, [r3, #28]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800375c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	69d9      	ldr	r1, [r3, #28]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	021a      	lsls	r2, r3, #8
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	61da      	str	r2, [r3, #28]
      break;
 8003772:	e002      	b.n	800377a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	75fb      	strb	r3, [r7, #23]
      break;
 8003778:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003782:	7dfb      	ldrb	r3, [r7, #23]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3718      	adds	r7, #24
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a37      	ldr	r2, [pc, #220]	@ (80038cc <TIM_Base_SetConfig+0xf0>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d00f      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037fa:	d00b      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a34      	ldr	r2, [pc, #208]	@ (80038d0 <TIM_Base_SetConfig+0xf4>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d007      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a33      	ldr	r2, [pc, #204]	@ (80038d4 <TIM_Base_SetConfig+0xf8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d003      	beq.n	8003814 <TIM_Base_SetConfig+0x38>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a32      	ldr	r2, [pc, #200]	@ (80038d8 <TIM_Base_SetConfig+0xfc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d108      	bne.n	8003826 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a28      	ldr	r2, [pc, #160]	@ (80038cc <TIM_Base_SetConfig+0xf0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d01b      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003834:	d017      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a25      	ldr	r2, [pc, #148]	@ (80038d0 <TIM_Base_SetConfig+0xf4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d013      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a24      	ldr	r2, [pc, #144]	@ (80038d4 <TIM_Base_SetConfig+0xf8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d00f      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a23      	ldr	r2, [pc, #140]	@ (80038d8 <TIM_Base_SetConfig+0xfc>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d00b      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a22      	ldr	r2, [pc, #136]	@ (80038dc <TIM_Base_SetConfig+0x100>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d007      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a21      	ldr	r2, [pc, #132]	@ (80038e0 <TIM_Base_SetConfig+0x104>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d003      	beq.n	8003866 <TIM_Base_SetConfig+0x8a>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a20      	ldr	r2, [pc, #128]	@ (80038e4 <TIM_Base_SetConfig+0x108>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d108      	bne.n	8003878 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800386c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	4313      	orrs	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a0c      	ldr	r2, [pc, #48]	@ (80038cc <TIM_Base_SetConfig+0xf0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d103      	bne.n	80038a6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	691a      	ldr	r2, [r3, #16]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f043 0204 	orr.w	r2, r3, #4
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	601a      	str	r2, [r3, #0]
}
 80038be:	bf00      	nop
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40010000 	.word	0x40010000
 80038d0:	40000400 	.word	0x40000400
 80038d4:	40000800 	.word	0x40000800
 80038d8:	40000c00 	.word	0x40000c00
 80038dc:	40014000 	.word	0x40014000
 80038e0:	40014400 	.word	0x40014400
 80038e4:	40014800 	.word	0x40014800

080038e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f023 0201 	bic.w	r2, r3, #1
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 0303 	bic.w	r3, r3, #3
 800391e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	4313      	orrs	r3, r2
 8003928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f023 0302 	bic.w	r3, r3, #2
 8003930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a1c      	ldr	r2, [pc, #112]	@ (80039b0 <TIM_OC1_SetConfig+0xc8>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d10c      	bne.n	800395e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f023 0308 	bic.w	r3, r3, #8
 800394a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 0304 	bic.w	r3, r3, #4
 800395c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a13      	ldr	r2, [pc, #76]	@ (80039b0 <TIM_OC1_SetConfig+0xc8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d111      	bne.n	800398a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800396c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	621a      	str	r2, [r3, #32]
}
 80039a4:	bf00      	nop
 80039a6:	371c      	adds	r7, #28
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	40010000 	.word	0x40010000

080039b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	f023 0210 	bic.w	r2, r3, #16
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	021b      	lsls	r3, r3, #8
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f023 0320 	bic.w	r3, r3, #32
 80039fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a88 <TIM_OC2_SetConfig+0xd4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d10d      	bne.n	8003a30 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a15      	ldr	r2, [pc, #84]	@ (8003a88 <TIM_OC2_SetConfig+0xd4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d113      	bne.n	8003a60 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40010000 	.word	0x40010000

08003a8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b087      	sub	sp, #28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0303 	bic.w	r3, r3, #3
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	021b      	lsls	r3, r3, #8
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b5c <TIM_OC3_SetConfig+0xd0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d10d      	bne.n	8003b06 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003af0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a14      	ldr	r2, [pc, #80]	@ (8003b5c <TIM_OC3_SetConfig+0xd0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d113      	bne.n	8003b36 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	621a      	str	r2, [r3, #32]
}
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	40010000 	.word	0x40010000

08003b60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003baa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	031b      	lsls	r3, r3, #12
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a10      	ldr	r2, [pc, #64]	@ (8003bfc <TIM_OC4_SetConfig+0x9c>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d109      	bne.n	8003bd4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	019b      	lsls	r3, r3, #6
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	621a      	str	r2, [r3, #32]
}
 8003bee:	bf00      	nop
 8003bf0:	371c      	adds	r7, #28
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40010000 	.word	0x40010000

08003c00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b087      	sub	sp, #28
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 031f 	and.w	r3, r3, #31
 8003c12:	2201      	movs	r2, #1
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a1a      	ldr	r2, [r3, #32]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	43db      	mvns	r3, r3
 8003c22:	401a      	ands	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a1a      	ldr	r2, [r3, #32]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f003 031f 	and.w	r3, r3, #31
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	fa01 f303 	lsl.w	r3, r1, r3
 8003c38:	431a      	orrs	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	621a      	str	r2, [r3, #32]
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d101      	bne.n	8003c64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c60:	2302      	movs	r3, #2
 8003c62:	e050      	b.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d018      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb0:	d013      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a18      	ldr	r2, [pc, #96]	@ (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00e      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a16      	ldr	r2, [pc, #88]	@ (8003d1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d009      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a15      	ldr	r2, [pc, #84]	@ (8003d20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d004      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a13      	ldr	r2, [pc, #76]	@ (8003d24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d10c      	bne.n	8003cf4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ce0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	40010000 	.word	0x40010000
 8003d18:	40000400 	.word	0x40000400
 8003d1c:	40000800 	.word	0x40000800
 8003d20:	40000c00 	.word	0x40000c00
 8003d24:	40014000 	.word	0x40014000

08003d28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d50:	b084      	sub	sp, #16
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	f107 001c 	add.w	r0, r7, #28
 8003d5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d62:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d123      	bne.n	8003db2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d105      	bne.n	8003da6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f001 fae8 	bl	800537c <USB_CoreReset>
 8003dac:	4603      	mov	r3, r0
 8003dae:	73fb      	strb	r3, [r7, #15]
 8003db0:	e01b      	b.n	8003dea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f001 fadc 	bl	800537c <USB_CoreReset>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003dc8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d106      	bne.n	8003dde <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	639a      	str	r2, [r3, #56]	@ 0x38
 8003ddc:	e005      	b.n	8003dea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003dea:	7fbb      	ldrb	r3, [r7, #30]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d10b      	bne.n	8003e08 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f043 0206 	orr.w	r2, r3, #6
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f043 0220 	orr.w	r2, r3, #32
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e14:	b004      	add	sp, #16
 8003e16:	4770      	bx	lr

08003e18 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	4613      	mov	r3, r2
 8003e24:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d165      	bne.n	8003ef8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	4a41      	ldr	r2, [pc, #260]	@ (8003f34 <USB_SetTurnaroundTime+0x11c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d906      	bls.n	8003e42 <USB_SetTurnaroundTime+0x2a>
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	4a40      	ldr	r2, [pc, #256]	@ (8003f38 <USB_SetTurnaroundTime+0x120>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d202      	bcs.n	8003e42 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003e3c:	230f      	movs	r3, #15
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	e062      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	4a3c      	ldr	r2, [pc, #240]	@ (8003f38 <USB_SetTurnaroundTime+0x120>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d306      	bcc.n	8003e58 <USB_SetTurnaroundTime+0x40>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f3c <USB_SetTurnaroundTime+0x124>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d202      	bcs.n	8003e58 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003e52:	230e      	movs	r3, #14
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	e057      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4a38      	ldr	r2, [pc, #224]	@ (8003f3c <USB_SetTurnaroundTime+0x124>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d306      	bcc.n	8003e6e <USB_SetTurnaroundTime+0x56>
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	4a37      	ldr	r2, [pc, #220]	@ (8003f40 <USB_SetTurnaroundTime+0x128>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d202      	bcs.n	8003e6e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003e68:	230d      	movs	r3, #13
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	e04c      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	4a33      	ldr	r2, [pc, #204]	@ (8003f40 <USB_SetTurnaroundTime+0x128>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d306      	bcc.n	8003e84 <USB_SetTurnaroundTime+0x6c>
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	4a32      	ldr	r2, [pc, #200]	@ (8003f44 <USB_SetTurnaroundTime+0x12c>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d802      	bhi.n	8003e84 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003e7e:	230c      	movs	r3, #12
 8003e80:	617b      	str	r3, [r7, #20]
 8003e82:	e041      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4a2f      	ldr	r2, [pc, #188]	@ (8003f44 <USB_SetTurnaroundTime+0x12c>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d906      	bls.n	8003e9a <USB_SetTurnaroundTime+0x82>
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4a2e      	ldr	r2, [pc, #184]	@ (8003f48 <USB_SetTurnaroundTime+0x130>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d802      	bhi.n	8003e9a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003e94:	230b      	movs	r3, #11
 8003e96:	617b      	str	r3, [r7, #20]
 8003e98:	e036      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f48 <USB_SetTurnaroundTime+0x130>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d906      	bls.n	8003eb0 <USB_SetTurnaroundTime+0x98>
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	4a29      	ldr	r2, [pc, #164]	@ (8003f4c <USB_SetTurnaroundTime+0x134>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d802      	bhi.n	8003eb0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003eaa:	230a      	movs	r3, #10
 8003eac:	617b      	str	r3, [r7, #20]
 8003eae:	e02b      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4a26      	ldr	r2, [pc, #152]	@ (8003f4c <USB_SetTurnaroundTime+0x134>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d906      	bls.n	8003ec6 <USB_SetTurnaroundTime+0xae>
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	4a25      	ldr	r2, [pc, #148]	@ (8003f50 <USB_SetTurnaroundTime+0x138>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d202      	bcs.n	8003ec6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003ec0:	2309      	movs	r3, #9
 8003ec2:	617b      	str	r3, [r7, #20]
 8003ec4:	e020      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	4a21      	ldr	r2, [pc, #132]	@ (8003f50 <USB_SetTurnaroundTime+0x138>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d306      	bcc.n	8003edc <USB_SetTurnaroundTime+0xc4>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	4a20      	ldr	r2, [pc, #128]	@ (8003f54 <USB_SetTurnaroundTime+0x13c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d802      	bhi.n	8003edc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003ed6:	2308      	movs	r3, #8
 8003ed8:	617b      	str	r3, [r7, #20]
 8003eda:	e015      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	4a1d      	ldr	r2, [pc, #116]	@ (8003f54 <USB_SetTurnaroundTime+0x13c>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d906      	bls.n	8003ef2 <USB_SetTurnaroundTime+0xda>
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8003f58 <USB_SetTurnaroundTime+0x140>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d202      	bcs.n	8003ef2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003eec:	2307      	movs	r3, #7
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	e00a      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003ef2:	2306      	movs	r3, #6
 8003ef4:	617b      	str	r3, [r7, #20]
 8003ef6:	e007      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003ef8:	79fb      	ldrb	r3, [r7, #7]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d102      	bne.n	8003f04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003efe:	2309      	movs	r3, #9
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	e001      	b.n	8003f08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003f04:	2309      	movs	r3, #9
 8003f06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	029b      	lsls	r3, r3, #10
 8003f1c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003f20:	431a      	orrs	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	371c      	adds	r7, #28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	00d8acbf 	.word	0x00d8acbf
 8003f38:	00e4e1c0 	.word	0x00e4e1c0
 8003f3c:	00f42400 	.word	0x00f42400
 8003f40:	01067380 	.word	0x01067380
 8003f44:	011a499f 	.word	0x011a499f
 8003f48:	01312cff 	.word	0x01312cff
 8003f4c:	014ca43f 	.word	0x014ca43f
 8003f50:	016e3600 	.word	0x016e3600
 8003f54:	01a6ab1f 	.word	0x01a6ab1f
 8003f58:	01e84800 	.word	0x01e84800

08003f5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f043 0201 	orr.w	r2, r3, #1
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f023 0201 	bic.w	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d115      	bne.n	8003fee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003fce:	200a      	movs	r0, #10
 8003fd0:	f7fc fe86 	bl	8000ce0 <HAL_Delay>
      ms += 10U;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	330a      	adds	r3, #10
 8003fd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f001 f93f 	bl	800525e <USB_GetMode>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d01e      	beq.n	8004024 <USB_SetCurrentMode+0x84>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2bc7      	cmp	r3, #199	@ 0xc7
 8003fea:	d9f0      	bls.n	8003fce <USB_SetCurrentMode+0x2e>
 8003fec:	e01a      	b.n	8004024 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003fee:	78fb      	ldrb	r3, [r7, #3]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d115      	bne.n	8004020 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004000:	200a      	movs	r0, #10
 8004002:	f7fc fe6d 	bl	8000ce0 <HAL_Delay>
      ms += 10U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	330a      	adds	r3, #10
 800400a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f001 f926 	bl	800525e <USB_GetMode>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d005      	beq.n	8004024 <USB_SetCurrentMode+0x84>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2bc7      	cmp	r3, #199	@ 0xc7
 800401c:	d9f0      	bls.n	8004000 <USB_SetCurrentMode+0x60>
 800401e:	e001      	b.n	8004024 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e005      	b.n	8004030 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2bc8      	cmp	r3, #200	@ 0xc8
 8004028:	d101      	bne.n	800402e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004038:	b084      	sub	sp, #16
 800403a:	b580      	push	{r7, lr}
 800403c:	b086      	sub	sp, #24
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
 8004042:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004046:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	e009      	b.n	800406c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	3340      	adds	r3, #64	@ 0x40
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	2200      	movs	r2, #0
 8004064:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	3301      	adds	r3, #1
 800406a:	613b      	str	r3, [r7, #16]
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	2b0e      	cmp	r3, #14
 8004070:	d9f2      	bls.n	8004058 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004072:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004076:	2b00      	cmp	r3, #0
 8004078:	d11c      	bne.n	80040b4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004088:	f043 0302 	orr.w	r3, r3, #2
 800408c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040aa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80040b2:	e00b      	b.n	80040cc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80040d2:	461a      	mov	r2, r3
 80040d4:	2300      	movs	r3, #0
 80040d6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d10d      	bne.n	80040fc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80040e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d104      	bne.n	80040f2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80040e8:	2100      	movs	r1, #0
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f968 	bl	80043c0 <USB_SetDevSpeed>
 80040f0:	e008      	b.n	8004104 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80040f2:	2101      	movs	r1, #1
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 f963 	bl	80043c0 <USB_SetDevSpeed>
 80040fa:	e003      	b.n	8004104 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80040fc:	2103      	movs	r1, #3
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f95e 	bl	80043c0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004104:	2110      	movs	r1, #16
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f8fa 	bl	8004300 <USB_FlushTxFifo>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 f924 	bl	8004364 <USB_FlushRxFifo>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800412c:	461a      	mov	r2, r3
 800412e:	2300      	movs	r3, #0
 8004130:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004138:	461a      	mov	r2, r3
 800413a:	2300      	movs	r3, #0
 800413c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004144:	461a      	mov	r2, r3
 8004146:	2300      	movs	r3, #0
 8004148:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800414a:	2300      	movs	r3, #0
 800414c:	613b      	str	r3, [r7, #16]
 800414e:	e043      	b.n	80041d8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	4413      	add	r3, r2
 8004158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004162:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004166:	d118      	bne.n	800419a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10a      	bne.n	8004184 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	015a      	lsls	r2, r3, #5
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	4413      	add	r3, r2
 8004176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800417a:	461a      	mov	r2, r3
 800417c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	e013      	b.n	80041ac <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4413      	add	r3, r2
 800418c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004190:	461a      	mov	r2, r3
 8004192:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	e008      	b.n	80041ac <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	015a      	lsls	r2, r3, #5
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	4413      	add	r3, r2
 80041a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041a6:	461a      	mov	r2, r3
 80041a8:	2300      	movs	r3, #0
 80041aa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041b8:	461a      	mov	r2, r3
 80041ba:	2300      	movs	r3, #0
 80041bc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	015a      	lsls	r2, r3, #5
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4413      	add	r3, r2
 80041c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ca:	461a      	mov	r2, r3
 80041cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80041d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	3301      	adds	r3, #1
 80041d6:	613b      	str	r3, [r7, #16]
 80041d8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80041dc:	461a      	mov	r2, r3
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d3b5      	bcc.n	8004150 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041e4:	2300      	movs	r3, #0
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	e043      	b.n	8004272 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4413      	add	r3, r2
 80041f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004200:	d118      	bne.n	8004234 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10a      	bne.n	800421e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	015a      	lsls	r2, r3, #5
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004214:	461a      	mov	r2, r3
 8004216:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	e013      	b.n	8004246 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	015a      	lsls	r2, r3, #5
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	4413      	add	r3, r2
 8004226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800422a:	461a      	mov	r2, r3
 800422c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	e008      	b.n	8004246 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4413      	add	r3, r2
 800423c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004240:	461a      	mov	r2, r3
 8004242:	2300      	movs	r3, #0
 8004244:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	015a      	lsls	r2, r3, #5
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4413      	add	r3, r2
 800424e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004252:	461a      	mov	r2, r3
 8004254:	2300      	movs	r3, #0
 8004256:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	015a      	lsls	r2, r3, #5
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4413      	add	r3, r2
 8004260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004264:	461a      	mov	r2, r3
 8004266:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800426a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	3301      	adds	r3, #1
 8004270:	613b      	str	r3, [r7, #16]
 8004272:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004276:	461a      	mov	r2, r3
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4293      	cmp	r3, r2
 800427c:	d3b5      	bcc.n	80041ea <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800428c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004290:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800429e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80042a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d105      	bne.n	80042b4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f043 0210 	orr.w	r2, r3, #16
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699a      	ldr	r2, [r3, #24]
 80042b8:	4b10      	ldr	r3, [pc, #64]	@ (80042fc <USB_DevInit+0x2c4>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80042c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	f043 0208 	orr.w	r2, r3, #8
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80042d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d107      	bne.n	80042ec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80042e4:	f043 0304 	orr.w	r3, r3, #4
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80042ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042f8:	b004      	add	sp, #16
 80042fa:	4770      	bx	lr
 80042fc:	803c3800 	.word	0x803c3800

08004300 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3301      	adds	r3, #1
 8004312:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800431a:	d901      	bls.n	8004320 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e01b      	b.n	8004358 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	2b00      	cmp	r3, #0
 8004326:	daf2      	bge.n	800430e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	019b      	lsls	r3, r3, #6
 8004330:	f043 0220 	orr.w	r2, r3, #32
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3301      	adds	r3, #1
 800433c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004344:	d901      	bls.n	800434a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e006      	b.n	8004358 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b20      	cmp	r3, #32
 8004354:	d0f0      	beq.n	8004338 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3714      	adds	r7, #20
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3301      	adds	r3, #1
 8004374:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800437c:	d901      	bls.n	8004382 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e018      	b.n	80043b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	daf2      	bge.n	8004370 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800438a:	2300      	movs	r3, #0
 800438c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2210      	movs	r2, #16
 8004392:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3301      	adds	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043a0:	d901      	bls.n	80043a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e006      	b.n	80043b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	2b10      	cmp	r3, #16
 80043b0:	d0f0      	beq.n	8004394 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	78fb      	ldrb	r3, [r7, #3]
 80043da:	68f9      	ldr	r1, [r7, #12]
 80043dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80043e0:	4313      	orrs	r3, r2
 80043e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b087      	sub	sp, #28
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 0306 	and.w	r3, r3, #6
 800440a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d102      	bne.n	8004418 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004412:	2300      	movs	r3, #0
 8004414:	75fb      	strb	r3, [r7, #23]
 8004416:	e00a      	b.n	800442e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b02      	cmp	r3, #2
 800441c:	d002      	beq.n	8004424 <USB_GetDevSpeed+0x32>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b06      	cmp	r3, #6
 8004422:	d102      	bne.n	800442a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004424:	2302      	movs	r3, #2
 8004426:	75fb      	strb	r3, [r7, #23]
 8004428:	e001      	b.n	800442e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800442a:	230f      	movs	r3, #15
 800442c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800442e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004430:	4618      	mov	r0, r3
 8004432:	371c      	adds	r7, #28
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	785b      	ldrb	r3, [r3, #1]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d13a      	bne.n	80044ce <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	f003 030f 	and.w	r3, r3, #15
 8004468:	2101      	movs	r1, #1
 800446a:	fa01 f303 	lsl.w	r3, r1, r3
 800446e:	b29b      	uxth	r3, r3
 8004470:	68f9      	ldr	r1, [r7, #12]
 8004472:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004476:	4313      	orrs	r3, r2
 8004478:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	015a      	lsls	r2, r3, #5
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4413      	add	r3, r2
 8004482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d155      	bne.n	800453c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4413      	add	r3, r2
 8004498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	791b      	ldrb	r3, [r3, #4]
 80044aa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044ac:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	059b      	lsls	r3, r3, #22
 80044b2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044b4:	4313      	orrs	r3, r2
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	0151      	lsls	r1, r2, #5
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	440a      	add	r2, r1
 80044be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80044c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ca:	6013      	str	r3, [r2, #0]
 80044cc:	e036      	b.n	800453c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044d4:	69da      	ldr	r2, [r3, #28]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	2101      	movs	r1, #1
 80044e0:	fa01 f303 	lsl.w	r3, r1, r3
 80044e4:	041b      	lsls	r3, r3, #16
 80044e6:	68f9      	ldr	r1, [r7, #12]
 80044e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044ec:	4313      	orrs	r3, r2
 80044ee:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d11a      	bne.n	800453c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4413      	add	r3, r2
 800450e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	791b      	ldrb	r3, [r3, #4]
 8004520:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004522:	430b      	orrs	r3, r1
 8004524:	4313      	orrs	r3, r2
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	0151      	lsls	r1, r2, #5
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	440a      	add	r2, r1
 800452e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800453a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
	...

0800454c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	785b      	ldrb	r3, [r3, #1]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d161      	bne.n	800462c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4413      	add	r3, r2
 8004570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800457a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800457e:	d11f      	bne.n	80045c0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4413      	add	r3, r2
 8004588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	0151      	lsls	r1, r2, #5
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	440a      	add	r2, r1
 8004596:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800459a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800459e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	0151      	lsls	r1, r2, #5
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	440a      	add	r2, r1
 80045b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	f003 030f 	and.w	r3, r3, #15
 80045d0:	2101      	movs	r1, #1
 80045d2:	fa01 f303 	lsl.w	r3, r1, r3
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	68f9      	ldr	r1, [r7, #12]
 80045dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045e0:	4013      	ands	r3, r2
 80045e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ea:	69da      	ldr	r2, [r3, #28]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	2101      	movs	r1, #1
 80045f6:	fa01 f303 	lsl.w	r3, r1, r3
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	43db      	mvns	r3, r3
 80045fe:	68f9      	ldr	r1, [r7, #12]
 8004600:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004604:	4013      	ands	r3, r2
 8004606:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4413      	add	r3, r2
 8004610:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	0159      	lsls	r1, r3, #5
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	440b      	add	r3, r1
 800461e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004622:	4619      	mov	r1, r3
 8004624:	4b35      	ldr	r3, [pc, #212]	@ (80046fc <USB_DeactivateEndpoint+0x1b0>)
 8004626:	4013      	ands	r3, r2
 8004628:	600b      	str	r3, [r1, #0]
 800462a:	e060      	b.n	80046ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	015a      	lsls	r2, r3, #5
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800463e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004642:	d11f      	bne.n	8004684 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4413      	add	r3, r2
 800464c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	0151      	lsls	r1, r2, #5
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	440a      	add	r2, r1
 800465a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800465e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004662:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	0151      	lsls	r1, r2, #5
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	440a      	add	r2, r1
 800467a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800467e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004682:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800468a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	f003 030f 	and.w	r3, r3, #15
 8004694:	2101      	movs	r1, #1
 8004696:	fa01 f303 	lsl.w	r3, r1, r3
 800469a:	041b      	lsls	r3, r3, #16
 800469c:	43db      	mvns	r3, r3
 800469e:	68f9      	ldr	r1, [r7, #12]
 80046a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046a4:	4013      	ands	r3, r2
 80046a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ae:	69da      	ldr	r2, [r3, #28]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	2101      	movs	r1, #1
 80046ba:	fa01 f303 	lsl.w	r3, r1, r3
 80046be:	041b      	lsls	r3, r3, #16
 80046c0:	43db      	mvns	r3, r3
 80046c2:	68f9      	ldr	r1, [r7, #12]
 80046c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046c8:	4013      	ands	r3, r2
 80046ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	015a      	lsls	r2, r3, #5
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4413      	add	r3, r2
 80046d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	0159      	lsls	r1, r3, #5
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	440b      	add	r3, r1
 80046e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046e6:	4619      	mov	r1, r3
 80046e8:	4b05      	ldr	r3, [pc, #20]	@ (8004700 <USB_DeactivateEndpoint+0x1b4>)
 80046ea:	4013      	ands	r3, r2
 80046ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	ec337800 	.word	0xec337800
 8004700:	eff37800 	.word	0xeff37800

08004704 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b08a      	sub	sp, #40	@ 0x28
 8004708:	af02      	add	r7, sp, #8
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	4613      	mov	r3, r2
 8004710:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	785b      	ldrb	r3, [r3, #1]
 8004720:	2b01      	cmp	r3, #1
 8004722:	f040 817f 	bne.w	8004a24 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d132      	bne.n	8004794 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	4413      	add	r3, r2
 8004736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	0151      	lsls	r1, r2, #5
 8004740:	69fa      	ldr	r2, [r7, #28]
 8004742:	440a      	add	r2, r1
 8004744:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004748:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800474c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004750:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	4413      	add	r3, r2
 800475a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	0151      	lsls	r1, r2, #5
 8004764:	69fa      	ldr	r2, [r7, #28]
 8004766:	440a      	add	r2, r1
 8004768:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800476c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004770:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	015a      	lsls	r2, r3, #5
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	4413      	add	r3, r2
 800477a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	0151      	lsls	r1, r2, #5
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	440a      	add	r2, r1
 8004788:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800478c:	0cdb      	lsrs	r3, r3, #19
 800478e:	04db      	lsls	r3, r3, #19
 8004790:	6113      	str	r3, [r2, #16]
 8004792:	e097      	b.n	80048c4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	015a      	lsls	r2, r3, #5
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	4413      	add	r3, r2
 800479c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	0151      	lsls	r1, r2, #5
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	440a      	add	r2, r1
 80047aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047ae:	0cdb      	lsrs	r3, r3, #19
 80047b0:	04db      	lsls	r3, r3, #19
 80047b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	015a      	lsls	r2, r3, #5
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	4413      	add	r3, r2
 80047bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	0151      	lsls	r1, r2, #5
 80047c6:	69fa      	ldr	r2, [r7, #28]
 80047c8:	440a      	add	r2, r1
 80047ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047ce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80047d2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80047d6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d11a      	bne.n	8004814 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	691a      	ldr	r2, [r3, #16]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d903      	bls.n	80047f2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	015a      	lsls	r2, r3, #5
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	4413      	add	r3, r2
 80047fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	0151      	lsls	r1, r2, #5
 8004804:	69fa      	ldr	r2, [r7, #28]
 8004806:	440a      	add	r2, r1
 8004808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800480c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004810:	6113      	str	r3, [r2, #16]
 8004812:	e044      	b.n	800489e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4413      	add	r3, r2
 800481e:	1e5a      	subs	r2, r3, #1
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	fbb2 f3f3 	udiv	r3, r2, r3
 8004828:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	4413      	add	r3, r2
 8004832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004836:	691a      	ldr	r2, [r3, #16]
 8004838:	8afb      	ldrh	r3, [r7, #22]
 800483a:	04d9      	lsls	r1, r3, #19
 800483c:	4ba4      	ldr	r3, [pc, #656]	@ (8004ad0 <USB_EPStartXfer+0x3cc>)
 800483e:	400b      	ands	r3, r1
 8004840:	69b9      	ldr	r1, [r7, #24]
 8004842:	0148      	lsls	r0, r1, #5
 8004844:	69f9      	ldr	r1, [r7, #28]
 8004846:	4401      	add	r1, r0
 8004848:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800484c:	4313      	orrs	r3, r2
 800484e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	791b      	ldrb	r3, [r3, #4]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d122      	bne.n	800489e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	4413      	add	r3, r2
 8004860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	0151      	lsls	r1, r2, #5
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	440a      	add	r2, r1
 800486e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004872:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004876:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	015a      	lsls	r2, r3, #5
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	4413      	add	r3, r2
 8004880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004884:	691a      	ldr	r2, [r3, #16]
 8004886:	8afb      	ldrh	r3, [r7, #22]
 8004888:	075b      	lsls	r3, r3, #29
 800488a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800488e:	69b9      	ldr	r1, [r7, #24]
 8004890:	0148      	lsls	r0, r1, #5
 8004892:	69f9      	ldr	r1, [r7, #28]
 8004894:	4401      	add	r1, r0
 8004896:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800489a:	4313      	orrs	r3, r2
 800489c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	015a      	lsls	r2, r3, #5
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	4413      	add	r3, r2
 80048a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048b4:	69b9      	ldr	r1, [r7, #24]
 80048b6:	0148      	lsls	r0, r1, #5
 80048b8:	69f9      	ldr	r1, [r7, #28]
 80048ba:	4401      	add	r1, r0
 80048bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80048c0:	4313      	orrs	r3, r2
 80048c2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d14b      	bne.n	8004962 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d009      	beq.n	80048e6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048de:	461a      	mov	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	791b      	ldrb	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d128      	bne.n	8004940 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d110      	bne.n	8004920 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	0151      	lsls	r1, r2, #5
 8004910:	69fa      	ldr	r2, [r7, #28]
 8004912:	440a      	add	r2, r1
 8004914:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004918:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e00f      	b.n	8004940 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	015a      	lsls	r2, r3, #5
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	4413      	add	r3, r2
 8004928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	0151      	lsls	r1, r2, #5
 8004932:	69fa      	ldr	r2, [r7, #28]
 8004934:	440a      	add	r2, r1
 8004936:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	4413      	add	r3, r2
 8004948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	0151      	lsls	r1, r2, #5
 8004952:	69fa      	ldr	r2, [r7, #28]
 8004954:	440a      	add	r2, r1
 8004956:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800495a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	e166      	b.n	8004c30 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	4413      	add	r3, r2
 800496a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	0151      	lsls	r1, r2, #5
 8004974:	69fa      	ldr	r2, [r7, #28]
 8004976:	440a      	add	r2, r1
 8004978:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800497c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004980:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	791b      	ldrb	r3, [r3, #4]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d015      	beq.n	80049b6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 814e 	beq.w	8004c30 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800499a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	f003 030f 	and.w	r3, r3, #15
 80049a4:	2101      	movs	r1, #1
 80049a6:	fa01 f303 	lsl.w	r3, r1, r3
 80049aa:	69f9      	ldr	r1, [r7, #28]
 80049ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049b0:	4313      	orrs	r3, r2
 80049b2:	634b      	str	r3, [r1, #52]	@ 0x34
 80049b4:	e13c      	b.n	8004c30 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d110      	bne.n	80049e8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	015a      	lsls	r2, r3, #5
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	4413      	add	r3, r2
 80049ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	0151      	lsls	r1, r2, #5
 80049d8:	69fa      	ldr	r2, [r7, #28]
 80049da:	440a      	add	r2, r1
 80049dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e00f      	b.n	8004a08 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	0151      	lsls	r1, r2, #5
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	440a      	add	r2, r1
 80049fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a06:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	68d9      	ldr	r1, [r3, #12]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	781a      	ldrb	r2, [r3, #0]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	b298      	uxth	r0, r3
 8004a16:	79fb      	ldrb	r3, [r7, #7]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f9b9 	bl	8004d94 <USB_WritePacket>
 8004a22:	e105      	b.n	8004c30 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	015a      	lsls	r2, r3, #5
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	0151      	lsls	r1, r2, #5
 8004a36:	69fa      	ldr	r2, [r7, #28]
 8004a38:	440a      	add	r2, r1
 8004a3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a3e:	0cdb      	lsrs	r3, r3, #19
 8004a40:	04db      	lsls	r3, r3, #19
 8004a42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	0151      	lsls	r1, r2, #5
 8004a56:	69fa      	ldr	r2, [r7, #28]
 8004a58:	440a      	add	r2, r1
 8004a5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a5e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004a62:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004a66:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d132      	bne.n	8004ad4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	689a      	ldr	r2, [r3, #8]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a92:	691a      	ldr	r2, [r3, #16]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a9c:	69b9      	ldr	r1, [r7, #24]
 8004a9e:	0148      	lsls	r0, r1, #5
 8004aa0:	69f9      	ldr	r1, [r7, #28]
 8004aa2:	4401      	add	r1, r0
 8004aa4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	0151      	lsls	r1, r2, #5
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	440a      	add	r2, r1
 8004ac2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ac6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004aca:	6113      	str	r3, [r2, #16]
 8004acc:	e062      	b.n	8004b94 <USB_EPStartXfer+0x490>
 8004ace:	bf00      	nop
 8004ad0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d123      	bne.n	8004b24 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae8:	691a      	ldr	r2, [r3, #16]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af2:	69b9      	ldr	r1, [r7, #24]
 8004af4:	0148      	lsls	r0, r1, #5
 8004af6:	69f9      	ldr	r1, [r7, #28]
 8004af8:	4401      	add	r1, r0
 8004afa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004afe:	4313      	orrs	r3, r2
 8004b00:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	015a      	lsls	r2, r3, #5
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	4413      	add	r3, r2
 8004b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	0151      	lsls	r1, r2, #5
 8004b14:	69fa      	ldr	r2, [r7, #28]
 8004b16:	440a      	add	r2, r1
 8004b18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b20:	6113      	str	r3, [r2, #16]
 8004b22:	e037      	b.n	8004b94 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	691a      	ldr	r2, [r3, #16]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	1e5a      	subs	r2, r3, #1
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	8afa      	ldrh	r2, [r7, #22]
 8004b40:	fb03 f202 	mul.w	r2, r3, r2
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	015a      	lsls	r2, r3, #5
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	4413      	add	r3, r2
 8004b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	8afb      	ldrh	r3, [r7, #22]
 8004b58:	04d9      	lsls	r1, r3, #19
 8004b5a:	4b38      	ldr	r3, [pc, #224]	@ (8004c3c <USB_EPStartXfer+0x538>)
 8004b5c:	400b      	ands	r3, r1
 8004b5e:	69b9      	ldr	r1, [r7, #24]
 8004b60:	0148      	lsls	r0, r1, #5
 8004b62:	69f9      	ldr	r1, [r7, #28]
 8004b64:	4401      	add	r1, r0
 8004b66:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b84:	69b9      	ldr	r1, [r7, #24]
 8004b86:	0148      	lsls	r0, r1, #5
 8004b88:	69f9      	ldr	r1, [r7, #28]
 8004b8a:	4401      	add	r1, r0
 8004b8c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b90:	4313      	orrs	r3, r2
 8004b92:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004b94:	79fb      	ldrb	r3, [r7, #7]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d10d      	bne.n	8004bb6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d009      	beq.n	8004bb6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	68d9      	ldr	r1, [r3, #12]
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	015a      	lsls	r2, r3, #5
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	4413      	add	r3, r2
 8004bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb2:	460a      	mov	r2, r1
 8004bb4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	791b      	ldrb	r3, [r3, #4]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d128      	bne.n	8004c10 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d110      	bne.n	8004bf0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	015a      	lsls	r2, r3, #5
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	0151      	lsls	r1, r2, #5
 8004be0:	69fa      	ldr	r2, [r7, #28]
 8004be2:	440a      	add	r2, r1
 8004be4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004be8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	e00f      	b.n	8004c10 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	015a      	lsls	r2, r3, #5
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	0151      	lsls	r1, r2, #5
 8004c02:	69fa      	ldr	r2, [r7, #28]
 8004c04:	440a      	add	r2, r1
 8004c06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c0e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	015a      	lsls	r2, r3, #5
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	0151      	lsls	r1, r2, #5
 8004c22:	69fa      	ldr	r2, [r7, #28]
 8004c24:	440a      	add	r2, r1
 8004c26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c2a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3720      	adds	r7, #32
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	1ff80000 	.word	0x1ff80000

08004c40 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	785b      	ldrb	r3, [r3, #1]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d14a      	bne.n	8004cf4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	015a      	lsls	r2, r3, #5
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	4413      	add	r3, r2
 8004c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c76:	f040 8086 	bne.w	8004d86 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	015a      	lsls	r2, r3, #5
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	4413      	add	r3, r2
 8004c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	7812      	ldrb	r2, [r2, #0]
 8004c8e:	0151      	lsls	r1, r2, #5
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	440a      	add	r2, r1
 8004c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c9c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	015a      	lsls	r2, r3, #5
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	7812      	ldrb	r2, [r2, #0]
 8004cb2:	0151      	lsls	r1, r2, #5
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	440a      	add	r2, r1
 8004cb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004cc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d902      	bls.n	8004cd8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	75fb      	strb	r3, [r7, #23]
          break;
 8004cd6:	e056      	b.n	8004d86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	015a      	lsls	r2, r3, #5
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cf0:	d0e7      	beq.n	8004cc2 <USB_EPStopXfer+0x82>
 8004cf2:	e048      	b.n	8004d86 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	015a      	lsls	r2, r3, #5
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d0c:	d13b      	bne.n	8004d86 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	7812      	ldrb	r2, [r2, #0]
 8004d22:	0151      	lsls	r1, r2, #5
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	440a      	add	r2, r1
 8004d28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d30:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	015a      	lsls	r2, r3, #5
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	7812      	ldrb	r2, [r2, #0]
 8004d46:	0151      	lsls	r1, r2, #5
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	440a      	add	r2, r1
 8004d4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d902      	bls.n	8004d6c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	75fb      	strb	r3, [r7, #23]
          break;
 8004d6a:	e00c      	b.n	8004d86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d84:	d0e7      	beq.n	8004d56 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	371c      	adds	r7, #28
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b089      	sub	sp, #36	@ 0x24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	4611      	mov	r1, r2
 8004da0:	461a      	mov	r2, r3
 8004da2:	460b      	mov	r3, r1
 8004da4:	71fb      	strb	r3, [r7, #7]
 8004da6:	4613      	mov	r3, r2
 8004da8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004db2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d123      	bne.n	8004e02 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004dba:	88bb      	ldrh	r3, [r7, #4]
 8004dbc:	3303      	adds	r3, #3
 8004dbe:	089b      	lsrs	r3, r3, #2
 8004dc0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	61bb      	str	r3, [r7, #24]
 8004dc6:	e018      	b.n	8004dfa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	031a      	lsls	r2, r3, #12
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	3301      	adds	r3, #1
 8004de0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	3301      	adds	r3, #1
 8004de6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	3301      	adds	r3, #1
 8004dec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	3301      	adds	r3, #1
 8004df2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	3301      	adds	r3, #1
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d3e2      	bcc.n	8004dc8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3724      	adds	r7, #36	@ 0x24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b08b      	sub	sp, #44	@ 0x2c
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004e26:	88fb      	ldrh	r3, [r7, #6]
 8004e28:	089b      	lsrs	r3, r3, #2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004e2e:	88fb      	ldrh	r3, [r7, #6]
 8004e30:	f003 0303 	and.w	r3, r3, #3
 8004e34:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004e36:	2300      	movs	r3, #0
 8004e38:	623b      	str	r3, [r7, #32]
 8004e3a:	e014      	b.n	8004e66 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e46:	601a      	str	r2, [r3, #0]
    pDest++;
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e50:	3301      	adds	r3, #1
 8004e52:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e56:	3301      	adds	r3, #1
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	3301      	adds	r3, #1
 8004e64:	623b      	str	r3, [r7, #32]
 8004e66:	6a3a      	ldr	r2, [r7, #32]
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d3e6      	bcc.n	8004e3c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004e6e:	8bfb      	ldrh	r3, [r7, #30]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01e      	beq.n	8004eb2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e7e:	461a      	mov	r2, r3
 8004e80:	f107 0310 	add.w	r3, r7, #16
 8004e84:	6812      	ldr	r2, [r2, #0]
 8004e86:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	fa22 f303 	lsr.w	r3, r2, r3
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	701a      	strb	r2, [r3, #0]
      i++;
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004ea6:	8bfb      	ldrh	r3, [r7, #30]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004eac:	8bfb      	ldrh	r3, [r7, #30]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1ea      	bne.n	8004e88 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	372c      	adds	r7, #44	@ 0x2c
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	785b      	ldrb	r3, [r3, #1]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d12c      	bne.n	8004f36 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	015a      	lsls	r2, r3, #5
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	db12      	blt.n	8004f14 <USB_EPSetStall+0x54>
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00f      	beq.n	8004f14 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	015a      	lsls	r2, r3, #5
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4413      	add	r3, r2
 8004efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	0151      	lsls	r1, r2, #5
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	440a      	add	r2, r1
 8004f0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f12:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	0151      	lsls	r1, r2, #5
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	440a      	add	r2, r1
 8004f2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f32:	6013      	str	r3, [r2, #0]
 8004f34:	e02b      	b.n	8004f8e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	015a      	lsls	r2, r3, #5
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	db12      	blt.n	8004f6e <USB_EPSetStall+0xae>
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00f      	beq.n	8004f6e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	015a      	lsls	r2, r3, #5
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	4413      	add	r3, r2
 8004f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	0151      	lsls	r1, r2, #5
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	440a      	add	r2, r1
 8004f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f68:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f6c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	015a      	lsls	r2, r3, #5
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4413      	add	r3, r2
 8004f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	0151      	lsls	r1, r2, #5
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	440a      	add	r2, r1
 8004f84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	785b      	ldrb	r3, [r3, #1]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d128      	bne.n	800500a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	0151      	lsls	r1, r2, #5
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	440a      	add	r2, r1
 8004fce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fd2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004fd6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	791b      	ldrb	r3, [r3, #4]
 8004fdc:	2b03      	cmp	r3, #3
 8004fde:	d003      	beq.n	8004fe8 <USB_EPClearStall+0x4c>
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	791b      	ldrb	r3, [r3, #4]
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d138      	bne.n	800505a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	0151      	lsls	r1, r2, #5
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	440a      	add	r2, r1
 8004ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005006:	6013      	str	r3, [r2, #0]
 8005008:	e027      	b.n	800505a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	015a      	lsls	r2, r3, #5
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4413      	add	r3, r2
 8005012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	0151      	lsls	r1, r2, #5
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	440a      	add	r2, r1
 8005020:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005024:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005028:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	791b      	ldrb	r3, [r3, #4]
 800502e:	2b03      	cmp	r3, #3
 8005030:	d003      	beq.n	800503a <USB_EPClearStall+0x9e>
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	791b      	ldrb	r3, [r3, #4]
 8005036:	2b02      	cmp	r3, #2
 8005038:	d10f      	bne.n	800505a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	015a      	lsls	r2, r3, #5
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4413      	add	r3, r2
 8005042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	0151      	lsls	r1, r2, #5
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	440a      	add	r2, r1
 8005050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005058:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005086:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800508a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800509c:	68f9      	ldr	r1, [r7, #12]
 800509e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050a2:	4313      	orrs	r3, r2
 80050a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80050ce:	f023 0303 	bic.w	r3, r3, #3
 80050d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050e2:	f023 0302 	bic.w	r3, r3, #2
 80050e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b085      	sub	sp, #20
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005110:	f023 0303 	bic.w	r3, r3, #3
 8005114:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005124:	f043 0302 	orr.w	r3, r3, #2
 8005128:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4013      	ands	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005150:	68fb      	ldr	r3, [r7, #12]
}
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800515e:	b480      	push	{r7}
 8005160:	b085      	sub	sp, #20
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4013      	ands	r3, r2
 8005180:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	0c1b      	lsrs	r3, r3, #16
}
 8005186:	4618      	mov	r0, r3
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005192:	b480      	push	{r7}
 8005194:	b085      	sub	sp, #20
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	4013      	ands	r3, r2
 80051b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	b29b      	uxth	r3, r3
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b085      	sub	sp, #20
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	460b      	mov	r3, r1
 80051d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051ec:	695b      	ldr	r3, [r3, #20]
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	4013      	ands	r3, r2
 80051f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80051f4:	68bb      	ldr	r3, [r7, #8]
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr

08005202 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005202:	b480      	push	{r7}
 8005204:	b087      	sub	sp, #28
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
 800520a:	460b      	mov	r3, r1
 800520c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005224:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005226:	78fb      	ldrb	r3, [r7, #3]
 8005228:	f003 030f 	and.w	r3, r3, #15
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	fa22 f303 	lsr.w	r3, r2, r3
 8005232:	01db      	lsls	r3, r3, #7
 8005234:	b2db      	uxtb	r3, r3
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	4313      	orrs	r3, r2
 800523a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800523c:	78fb      	ldrb	r3, [r7, #3]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	4013      	ands	r3, r2
 800524e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005250:	68bb      	ldr	r3, [r7, #8]
}
 8005252:	4618      	mov	r0, r3
 8005254:	371c      	adds	r7, #28
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	f003 0301 	and.w	r3, r3, #1
}
 800526e:	4618      	mov	r0, r3
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800527a:	b480      	push	{r7}
 800527c:	b085      	sub	sp, #20
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005294:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005298:	f023 0307 	bic.w	r3, r3, #7
 800529c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	460b      	mov	r3, r1
 80052ca:	607a      	str	r2, [r7, #4]
 80052cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	333c      	adds	r3, #60	@ 0x3c
 80052d6:	3304      	adds	r3, #4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	4a26      	ldr	r2, [pc, #152]	@ (8005378 <USB_EP0_OutStart+0xb8>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d90a      	bls.n	80052fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052f4:	d101      	bne.n	80052fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80052f6:	2300      	movs	r3, #0
 80052f8:	e037      	b.n	800536a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005300:	461a      	mov	r2, r3
 8005302:	2300      	movs	r3, #0
 8005304:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005314:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005318:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005328:	f043 0318 	orr.w	r3, r3, #24
 800532c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800533c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005340:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005342:	7afb      	ldrb	r3, [r7, #11]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d10f      	bne.n	8005368 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534e:	461a      	mov	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005362:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005366:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	371c      	adds	r7, #28
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	4f54300a 	.word	0x4f54300a

0800537c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	3301      	adds	r3, #1
 800538c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005394:	d901      	bls.n	800539a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e022      	b.n	80053e0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	daf2      	bge.n	8005388 <USB_CoreReset+0xc>

  count = 10U;
 80053a2:	230a      	movs	r3, #10
 80053a4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80053a6:	e002      	b.n	80053ae <USB_CoreReset+0x32>
  {
    count--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3b01      	subs	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1f9      	bne.n	80053a8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	3301      	adds	r3, #1
 80053c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053cc:	d901      	bls.n	80053d2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e006      	b.n	80053e0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d0f0      	beq.n	80053c0 <USB_CoreReset+0x44>

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3714      	adds	r7, #20
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	460b      	mov	r3, r1
 80053f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 80053f8:	f44f 7021 	mov.w	r0, #644	@ 0x284
 80053fc:	f005 fabe 	bl	800a97c <USBD_static_malloc>
 8005400:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d109      	bne.n	800541c <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	32b0      	adds	r2, #176	@ 0xb0
 8005412:	2100      	movs	r1, #0
 8005414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005418:	2302      	movs	r3, #2
 800541a:	e06e      	b.n	80054fa <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	32b0      	adds	r2, #176	@ 0xb0
 8005426:	68f9      	ldr	r1, [r7, #12]
 8005428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	32b0      	adds	r2, #176	@ 0xb0
 8005436:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	7c1b      	ldrb	r3, [r3, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d12b      	bne.n	80054a0 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8005448:	4b2e      	ldr	r3, [pc, #184]	@ (8005504 <USBD_MSC_Init+0x118>)
 800544a:	7819      	ldrb	r1, [r3, #0]
 800544c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005450:	2202      	movs	r2, #2
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f005 f94f 	bl	800a6f6 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8005458:	4b2a      	ldr	r3, [pc, #168]	@ (8005504 <USBD_MSC_Init+0x118>)
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	f003 020f 	and.w	r2, r3, #15
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4613      	mov	r3, r2
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	440b      	add	r3, r1
 800546c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8005474:	4b24      	ldr	r3, [pc, #144]	@ (8005508 <USBD_MSC_Init+0x11c>)
 8005476:	7819      	ldrb	r1, [r3, #0]
 8005478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800547c:	2202      	movs	r2, #2
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f005 f939 	bl	800a6f6 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8005484:	4b20      	ldr	r3, [pc, #128]	@ (8005508 <USBD_MSC_Init+0x11c>)
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	f003 020f 	and.w	r2, r3, #15
 800548c:	6879      	ldr	r1, [r7, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	4413      	add	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	440b      	add	r3, r1
 8005498:	3323      	adds	r3, #35	@ 0x23
 800549a:	2201      	movs	r2, #1
 800549c:	701a      	strb	r2, [r3, #0]
 800549e:	e028      	b.n	80054f2 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80054a0:	4b18      	ldr	r3, [pc, #96]	@ (8005504 <USBD_MSC_Init+0x118>)
 80054a2:	7819      	ldrb	r1, [r3, #0]
 80054a4:	2340      	movs	r3, #64	@ 0x40
 80054a6:	2202      	movs	r2, #2
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f005 f924 	bl	800a6f6 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80054ae:	4b15      	ldr	r3, [pc, #84]	@ (8005504 <USBD_MSC_Init+0x118>)
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	f003 020f 	and.w	r2, r3, #15
 80054b6:	6879      	ldr	r1, [r7, #4]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80054ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <USBD_MSC_Init+0x11c>)
 80054cc:	7819      	ldrb	r1, [r3, #0]
 80054ce:	2340      	movs	r3, #64	@ 0x40
 80054d0:	2202      	movs	r2, #2
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f005 f90f 	bl	800a6f6 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <USBD_MSC_Init+0x11c>)
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	f003 020f 	and.w	r2, r3, #15
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	440b      	add	r3, r1
 80054ec:	3323      	adds	r3, #35	@ 0x23
 80054ee:	2201      	movs	r2, #1
 80054f0:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fa30 	bl	8005958 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	2000006f 	.word	0x2000006f
 8005508:	2000006e 	.word	0x2000006e

0800550c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	460b      	mov	r3, r1
 8005516:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8005518:	4b26      	ldr	r3, [pc, #152]	@ (80055b4 <USBD_MSC_DeInit+0xa8>)
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	4619      	mov	r1, r3
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f005 f90f 	bl	800a742 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8005524:	4b23      	ldr	r3, [pc, #140]	@ (80055b4 <USBD_MSC_DeInit+0xa8>)
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	f003 020f 	and.w	r2, r3, #15
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	4613      	mov	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800553c:	2200      	movs	r2, #0
 800553e:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8005540:	4b1d      	ldr	r3, [pc, #116]	@ (80055b8 <USBD_MSC_DeInit+0xac>)
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	4619      	mov	r1, r3
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f005 f8fb 	bl	800a742 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800554c:	4b1a      	ldr	r3, [pc, #104]	@ (80055b8 <USBD_MSC_DeInit+0xac>)
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	f003 020f 	and.w	r2, r3, #15
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	440b      	add	r3, r1
 8005560:	3323      	adds	r3, #35	@ 0x23
 8005562:	2200      	movs	r2, #0
 8005564:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	32b0      	adds	r2, #176	@ 0xb0
 8005570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d018      	beq.n	80055aa <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 fa6b 	bl	8005a54 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	32b0      	adds	r2, #176	@ 0xb0
 8005588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800558c:	4618      	mov	r0, r3
 800558e:	f005 fa03 	bl	800a998 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	32b0      	adds	r2, #176	@ 0xb0
 800559c:	2100      	movs	r1, #0
 800559e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3708      	adds	r7, #8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	2000006f 	.word	0x2000006f
 80055b8:	2000006e 	.word	0x2000006e

080055bc <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	32b0      	adds	r2, #176	@ 0xb0
 80055d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055d4:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 80055da:	2300      	movs	r3, #0
 80055dc:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e0e5      	b.n	80057b4 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d058      	beq.n	80056a6 <USBD_MSC_Setup+0xea>
 80055f4:	2b20      	cmp	r3, #32
 80055f6:	f040 80d5 	bne.w	80057a4 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	785b      	ldrb	r3, [r3, #1]
 80055fe:	2bfe      	cmp	r3, #254	@ 0xfe
 8005600:	d002      	beq.n	8005608 <USBD_MSC_Setup+0x4c>
 8005602:	2bff      	cmp	r3, #255	@ 0xff
 8005604:	d02f      	beq.n	8005666 <USBD_MSC_Setup+0xaa>
 8005606:	e046      	b.n	8005696 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	885b      	ldrh	r3, [r3, #2]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d123      	bne.n	8005658 <USBD_MSC_Setup+0x9c>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	88db      	ldrh	r3, [r3, #6]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d11f      	bne.n	8005658 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800561e:	2b00      	cmp	r3, #0
 8005620:	da1a      	bge.n	8005658 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	33b0      	adds	r3, #176	@ 0xb0
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4413      	add	r3, r2
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	4798      	blx	r3
 8005636:	4603      	mov	r3, r0
 8005638:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2b02      	cmp	r3, #2
 800563e:	bf28      	it	cs
 8005640:	2302      	movcs	r3, #2
 8005642:	461a      	mov	r2, r3
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	2201      	movs	r2, #1
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f003 fa0a 	bl	8008a68 <USBD_CtlSendData>
 8005654:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005656:	e025      	b.n	80056a4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 8005658:	6839      	ldr	r1, [r7, #0]
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f003 f987 	bl	800896e <USBD_CtlError>
            ret = USBD_FAIL;
 8005660:	2303      	movs	r3, #3
 8005662:	75fb      	strb	r3, [r7, #23]
          break;
 8005664:	e01e      	b.n	80056a4 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	885b      	ldrh	r3, [r3, #2]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10c      	bne.n	8005688 <USBD_MSC_Setup+0xcc>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	88db      	ldrh	r3, [r3, #6]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d108      	bne.n	8005688 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800567c:	2b00      	cmp	r3, #0
 800567e:	db03      	blt.n	8005688 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 f9b3 	bl	80059ec <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005686:	e00d      	b.n	80056a4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 8005688:	6839      	ldr	r1, [r7, #0]
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f003 f96f 	bl	800896e <USBD_CtlError>
            ret = USBD_FAIL;
 8005690:	2303      	movs	r3, #3
 8005692:	75fb      	strb	r3, [r7, #23]
          break;
 8005694:	e006      	b.n	80056a4 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 8005696:	6839      	ldr	r1, [r7, #0]
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f003 f968 	bl	800896e <USBD_CtlError>
          ret = USBD_FAIL;
 800569e:	2303      	movs	r3, #3
 80056a0:	75fb      	strb	r3, [r7, #23]
          break;
 80056a2:	bf00      	nop
      }
      break;
 80056a4:	e085      	b.n	80057b2 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	785b      	ldrb	r3, [r3, #1]
 80056aa:	2b0b      	cmp	r3, #11
 80056ac:	d871      	bhi.n	8005792 <USBD_MSC_Setup+0x1d6>
 80056ae:	a201      	add	r2, pc, #4	@ (adr r2, 80056b4 <USBD_MSC_Setup+0xf8>)
 80056b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b4:	080056e5 	.word	0x080056e5
 80056b8:	08005761 	.word	0x08005761
 80056bc:	08005793 	.word	0x08005793
 80056c0:	08005793 	.word	0x08005793
 80056c4:	08005793 	.word	0x08005793
 80056c8:	08005793 	.word	0x08005793
 80056cc:	08005793 	.word	0x08005793
 80056d0:	08005793 	.word	0x08005793
 80056d4:	08005793 	.word	0x08005793
 80056d8:	08005793 	.word	0x08005793
 80056dc:	0800570f 	.word	0x0800570f
 80056e0:	08005739 	.word	0x08005739
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b03      	cmp	r3, #3
 80056ee:	d107      	bne.n	8005700 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80056f0:	f107 030a 	add.w	r3, r7, #10
 80056f4:	2202      	movs	r2, #2
 80056f6:	4619      	mov	r1, r3
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f003 f9b5 	bl	8008a68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056fe:	e050      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8005700:	6839      	ldr	r1, [r7, #0]
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f003 f933 	bl	800896e <USBD_CtlError>
            ret = USBD_FAIL;
 8005708:	2303      	movs	r3, #3
 800570a:	75fb      	strb	r3, [r7, #23]
          break;
 800570c:	e049      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b03      	cmp	r3, #3
 8005718:	d107      	bne.n	800572a <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	3304      	adds	r3, #4
 800571e:	2201      	movs	r2, #1
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f003 f9a0 	bl	8008a68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005728:	e03b      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800572a:	6839      	ldr	r1, [r7, #0]
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f003 f91e 	bl	800896e <USBD_CtlError>
            ret = USBD_FAIL;
 8005732:	2303      	movs	r3, #3
 8005734:	75fb      	strb	r3, [r7, #23]
          break;
 8005736:	e034      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b03      	cmp	r3, #3
 8005742:	d106      	bne.n	8005752 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	885b      	ldrh	r3, [r3, #2]
 8005748:	b2db      	uxtb	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005750:	e027      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8005752:	6839      	ldr	r1, [r7, #0]
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f003 f90a 	bl	800896e <USBD_CtlError>
            ret = USBD_FAIL;
 800575a:	2303      	movs	r3, #3
 800575c:	75fb      	strb	r3, [r7, #23]
          break;
 800575e:	e020      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b03      	cmp	r3, #3
 800576a:	d119      	bne.n	80057a0 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	885b      	ldrh	r3, [r3, #2]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d115      	bne.n	80057a0 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	889b      	ldrh	r3, [r3, #4]
 8005778:	b2db      	uxtb	r3, r3
 800577a:	4619      	mov	r1, r3
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f004 ffff 	bl	800a780 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	889b      	ldrh	r3, [r3, #4]
 8005786:	b2db      	uxtb	r3, r3
 8005788:	4619      	mov	r1, r3
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fb30 	bl	8005df0 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8005790:	e006      	b.n	80057a0 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 8005792:	6839      	ldr	r1, [r7, #0]
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f003 f8ea 	bl	800896e <USBD_CtlError>
          ret = USBD_FAIL;
 800579a:	2303      	movs	r3, #3
 800579c:	75fb      	strb	r3, [r7, #23]
          break;
 800579e:	e000      	b.n	80057a2 <USBD_MSC_Setup+0x1e6>
          break;
 80057a0:	bf00      	nop
      }
      break;
 80057a2:	e006      	b.n	80057b2 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 80057a4:	6839      	ldr	r1, [r7, #0]
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f003 f8e1 	bl	800896e <USBD_CtlError>
      ret = USBD_FAIL;
 80057ac:	2303      	movs	r3, #3
 80057ae:	75fb      	strb	r3, [r7, #23]
      break;
 80057b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80057b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3718      	adds	r7, #24
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	460b      	mov	r3, r1
 80057c6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 80057c8:	78fb      	ldrb	r3, [r7, #3]
 80057ca:	4619      	mov	r1, r3
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f959 	bl	8005a84 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3708      	adds	r7, #8
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	460b      	mov	r3, r1
 80057e6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 80057e8:	78fb      	ldrb	r3, [r7, #3]
 80057ea:	4619      	mov	r1, r3
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f983 	bl	8005af8 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005804:	2181      	movs	r1, #129	@ 0x81
 8005806:	4812      	ldr	r0, [pc, #72]	@ (8005850 <USBD_MSC_GetHSCfgDesc+0x54>)
 8005808:	f002 fa79 	bl	8007cfe <USBD_GetEpDesc>
 800580c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800580e:	2101      	movs	r1, #1
 8005810:	480f      	ldr	r0, [pc, #60]	@ (8005850 <USBD_MSC_GetHSCfgDesc+0x54>)
 8005812:	f002 fa74 	bl	8007cfe <USBD_GetEpDesc>
 8005816:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d006      	beq.n	800582c <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	711a      	strb	r2, [r3, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f042 0202 	orr.w	r2, r2, #2
 800582a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d006      	beq.n	8005840 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2200      	movs	r2, #0
 8005836:	711a      	strb	r2, [r3, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f042 0202 	orr.w	r2, r2, #2
 800583e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8005846:	4b02      	ldr	r3, [pc, #8]	@ (8005850 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 8005848:	4618      	mov	r0, r3
 800584a:	3710      	adds	r7, #16
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	20000044 	.word	0x20000044

08005854 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800585c:	2181      	movs	r1, #129	@ 0x81
 800585e:	4812      	ldr	r0, [pc, #72]	@ (80058a8 <USBD_MSC_GetFSCfgDesc+0x54>)
 8005860:	f002 fa4d 	bl	8007cfe <USBD_GetEpDesc>
 8005864:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8005866:	2101      	movs	r1, #1
 8005868:	480f      	ldr	r0, [pc, #60]	@ (80058a8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800586a:	f002 fa48 	bl	8007cfe <USBD_GetEpDesc>
 800586e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d006      	beq.n	8005884 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800587e:	711a      	strb	r2, [r3, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d006      	beq.n	8005898 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	2200      	movs	r2, #0
 800588e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005892:	711a      	strb	r2, [r3, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2220      	movs	r2, #32
 800589c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800589e:	4b02      	ldr	r3, [pc, #8]	@ (80058a8 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20000044 	.word	0x20000044

080058ac <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80058b4:	2181      	movs	r1, #129	@ 0x81
 80058b6:	4812      	ldr	r0, [pc, #72]	@ (8005900 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 80058b8:	f002 fa21 	bl	8007cfe <USBD_GetEpDesc>
 80058bc:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80058be:	2101      	movs	r1, #1
 80058c0:	480f      	ldr	r0, [pc, #60]	@ (8005900 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 80058c2:	f002 fa1c 	bl	8007cfe <USBD_GetEpDesc>
 80058c6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d006      	beq.n	80058dc <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058d6:	711a      	strb	r2, [r3, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d006      	beq.n	80058f0 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058ea:	711a      	strb	r2, [r3, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 80058f6:	4b02      	ldr	r3, [pc, #8]	@ (8005900 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	20000044 	.word	0x20000044

08005904 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	220a      	movs	r2, #10
 8005910:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8005912:	4b03      	ldr	r3, [pc, #12]	@ (8005920 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005914:	4618      	mov	r0, r3
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	20000064 	.word	0x20000064

08005924 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005934:	2303      	movs	r3, #3
 8005936:	e009      	b.n	800594c <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	33b0      	adds	r3, #176	@ 0xb0
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	683a      	ldr	r2, [r7, #0]
 8005948:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	32b0      	adds	r2, #176	@ 0xb0
 800596a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800596e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d032      	beq.n	80059dc <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	33b0      	adds	r3, #176	@ 0xb0
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2000      	movs	r0, #0
 80059ae:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 80059b0:	4b0c      	ldr	r3, [pc, #48]	@ (80059e4 <MSC_BOT_Init+0x8c>)
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	4619      	mov	r1, r3
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f004 fee2 	bl	800a780 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 80059bc:	4b0a      	ldr	r3, [pc, #40]	@ (80059e8 <MSC_BOT_Init+0x90>)
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	4619      	mov	r1, r3
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f004 fedc 	bl	800a780 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 80059c8:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <MSC_BOT_Init+0x8c>)
 80059ca:	7819      	ldrb	r1, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 80059d2:	231f      	movs	r3, #31
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f004 ff9c 	bl	800a912 <USBD_LL_PrepareReceive>
 80059da:	e000      	b.n	80059de <MSC_BOT_Init+0x86>
    return;
 80059dc:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	2000006f 	.word	0x2000006f
 80059e8:	2000006e 	.word	0x2000006e

080059ec <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	32b0      	adds	r2, #176	@ 0xb0
 80059fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a02:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d01b      	beq.n	8005a42 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2201      	movs	r2, #1
 8005a14:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8005a16:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <MSC_BOT_Reset+0x60>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f004 feed 	bl	800a7fc <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8005a22:	4b0b      	ldr	r3, [pc, #44]	@ (8005a50 <MSC_BOT_Reset+0x64>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	4619      	mov	r1, r3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f004 fee7 	bl	800a7fc <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005a2e:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <MSC_BOT_Reset+0x64>)
 8005a30:	7819      	ldrb	r1, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8005a38:	231f      	movs	r3, #31
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f004 ff69 	bl	800a912 <USBD_LL_PrepareReceive>
 8005a40:	e000      	b.n	8005a44 <MSC_BOT_Reset+0x58>
    return;
 8005a42:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	2000006e 	.word	0x2000006e
 8005a50:	2000006f 	.word	0x2000006f

08005a54 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	32b0      	adds	r2, #176	@ 0xb0
 8005a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a6a:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d002      	beq.n	8005a78 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	721a      	strb	r2, [r3, #8]
  }
}
 8005a78:	bf00      	nop
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	32b0      	adds	r2, #176	@ 0xb0
 8005a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a9e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d020      	beq.n	8005ae8 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	7a1b      	ldrb	r3, [r3, #8]
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d005      	beq.n	8005aba <MSC_BOT_DataIn+0x36>
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	db1c      	blt.n	8005aec <MSC_BOT_DataIn+0x68>
 8005ab2:	3b03      	subs	r3, #3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d819      	bhi.n	8005aec <MSC_BOT_DataIn+0x68>
 8005ab8:	e011      	b.n	8005ade <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f9cb 	bl	8005e64 <SCSI_ProcessCmd>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	da0d      	bge.n	8005af0 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f90e 	bl	8005cf8 <MSC_BOT_SendCSW>
      }
      break;
 8005adc:	e008      	b.n	8005af0 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005ade:	2100      	movs	r1, #0
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f909 	bl	8005cf8 <MSC_BOT_SendCSW>
      break;
 8005ae6:	e004      	b.n	8005af2 <MSC_BOT_DataIn+0x6e>
    return;
 8005ae8:	bf00      	nop
 8005aea:	e002      	b.n	8005af2 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <MSC_BOT_DataIn+0x6e>
      break;
 8005af0:	bf00      	nop
  }
}
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	32b0      	adds	r2, #176	@ 0xb0
 8005b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b12:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d01c      	beq.n	8005b54 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	7a1b      	ldrb	r3, [r3, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <MSC_BOT_DataOut+0x30>
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d004      	beq.n	8005b30 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8005b26:	e018      	b.n	8005b5a <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f819 	bl	8005b60 <MSC_BOT_CBW_Decode>
      break;
 8005b2e:	e014      	b.n	8005b5a <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f990 	bl	8005e64 <SCSI_ProcessCmd>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	da06      	bge.n	8005b58 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f8d3 	bl	8005cf8 <MSC_BOT_SendCSW>
      break;
 8005b52:	e001      	b.n	8005b58 <MSC_BOT_DataOut+0x60>
    return;
 8005b54:	bf00      	nop
 8005b56:	e000      	b.n	8005b5a <MSC_BOT_DataOut+0x62>
      break;
 8005b58:	bf00      	nop
  }
}
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	32b0      	adds	r2, #176	@ 0xb0
 8005b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b76:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d07c      	beq.n	8005c78 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005b96:	4b3b      	ldr	r3, [pc, #236]	@ (8005c84 <MSC_BOT_CBW_Decode+0x124>)
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f004 fed9 	bl	800a954 <USBD_LL_GetRxDataSize>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b1f      	cmp	r3, #31
 8005ba6:	d117      	bne.n	8005bd8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005bae:	4a36      	ldr	r2, [pc, #216]	@ (8005c88 <MSC_BOT_CBW_Decode+0x128>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d111      	bne.n	8005bd8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 8005bba:	461a      	mov	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d809      	bhi.n	8005bd8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d004      	beq.n	8005bd8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d90e      	bls.n	8005bf6 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005bde:	2320      	movs	r3, #32
 8005be0:	2205      	movs	r2, #5
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 fe85 	bl	80068f2 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2202      	movs	r2, #2
 8005bec:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f8bc 	bl	8005d6c <MSC_BOT_Abort>
 8005bf4:	e043      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005c02:	461a      	mov	r2, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f92d 	bl	8005e64 <SCSI_ProcessCmd>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	da0c      	bge.n	8005c2a <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	7a1b      	ldrb	r3, [r3, #8]
 8005c14:	2b05      	cmp	r3, #5
 8005c16:	d104      	bne.n	8005c22 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005c18:	2101      	movs	r1, #1
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f86c 	bl	8005cf8 <MSC_BOT_SendCSW>
 8005c20:	e02d      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f8a2 	bl	8005d6c <MSC_BOT_Abort>
 8005c28:	e029      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	7a1b      	ldrb	r3, [r3, #8]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d024      	beq.n	8005c7c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d020      	beq.n	8005c7c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	d01c      	beq.n	8005c7c <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d009      	beq.n	8005c5e <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f103 0110 	add.w	r1, r3, #16
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	461a      	mov	r2, r3
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f818 	bl	8005c8c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8005c5c:	e00f      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d104      	bne.n	8005c70 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005c66:	2100      	movs	r1, #0
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f845 	bl	8005cf8 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8005c6e:	e006      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f87b 	bl	8005d6c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8005c76:	e002      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
    return;
 8005c78:	bf00      	nop
 8005c7a:	e000      	b.n	8005c7e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 8005c7c:	bf00      	nop
    }
  }
}
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	2000006f 	.word	0x2000006f
 8005c88:	43425355 	.word	0x43425355

08005c8c <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	32b0      	adds	r2, #176	@ 0xb0
 8005ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ca6:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d01e      	beq.n	8005cec <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	bf28      	it	cs
 8005cba:	4613      	movcs	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	1ad2      	subs	r2, r2, r3
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2204      	movs	r2, #4
 8005cda:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <MSC_BOT_SendData+0x68>)
 8005cde:	7819      	ldrb	r1, [r3, #0]
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f004 fdf3 	bl	800a8d0 <USBD_LL_Transmit>
 8005cea:	e000      	b.n	8005cee <MSC_BOT_SendData+0x62>
    return;
 8005cec:	bf00      	nop
}
 8005cee:	3718      	adds	r7, #24
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	2000006e 	.word	0x2000006e

08005cf8 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	460b      	mov	r3, r1
 8005d02:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	32b0      	adds	r2, #176	@ 0xb0
 8005d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d12:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d01d      	beq.n	8005d56 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a10      	ldr	r2, [pc, #64]	@ (8005d60 <MSC_BOT_SendCSW+0x68>)
 8005d1e:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	78fa      	ldrb	r2, [r7, #3]
 8005d26:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8005d30:	4b0c      	ldr	r3, [pc, #48]	@ (8005d64 <MSC_BOT_SendCSW+0x6c>)
 8005d32:	7819      	ldrb	r1, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 8005d3a:	230d      	movs	r3, #13
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f004 fdc7 	bl	800a8d0 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005d42:	4b09      	ldr	r3, [pc, #36]	@ (8005d68 <MSC_BOT_SendCSW+0x70>)
 8005d44:	7819      	ldrb	r1, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8005d4c:	231f      	movs	r3, #31
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f004 fddf 	bl	800a912 <USBD_LL_PrepareReceive>
 8005d54:	e000      	b.n	8005d58 <MSC_BOT_SendCSW+0x60>
    return;
 8005d56:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	53425355 	.word	0x53425355
 8005d64:	2000006e 	.word	0x2000006e
 8005d68:	2000006f 	.word	0x2000006f

08005d6c <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	32b0      	adds	r2, #176	@ 0xb0
 8005d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d82:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d02a      	beq.n	8005de0 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10e      	bne.n	8005db2 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d009      	beq.n	8005db2 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d105      	bne.n	8005db2 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005da6:	4b10      	ldr	r3, [pc, #64]	@ (8005de8 <MSC_BOT_Abort+0x7c>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	4619      	mov	r1, r3
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f004 fd06 	bl	800a7be <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005db2:	4b0e      	ldr	r3, [pc, #56]	@ (8005dec <MSC_BOT_Abort+0x80>)
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	4619      	mov	r1, r3
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f004 fd00 	bl	800a7be <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	7a5b      	ldrb	r3, [r3, #9]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d10d      	bne.n	8005de2 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005dc6:	4b09      	ldr	r3, [pc, #36]	@ (8005dec <MSC_BOT_Abort+0x80>)
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	4619      	mov	r1, r3
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f004 fcf6 	bl	800a7be <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005dd2:	4b05      	ldr	r3, [pc, #20]	@ (8005de8 <MSC_BOT_Abort+0x7c>)
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f004 fcf0 	bl	800a7be <USBD_LL_StallEP>
 8005dde:	e000      	b.n	8005de2 <MSC_BOT_Abort+0x76>
    return;
 8005de0:	bf00      	nop
  }
}
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	2000006f 	.word	0x2000006f
 8005dec:	2000006e 	.word	0x2000006e

08005df0 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	460b      	mov	r3, r1
 8005dfa:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	32b0      	adds	r2, #176	@ 0xb0
 8005e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e0a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d01d      	beq.n	8005e4e <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	7a5b      	ldrb	r3, [r3, #9]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d10c      	bne.n	8005e34 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005e1a:	4b10      	ldr	r3, [pc, #64]	@ (8005e5c <MSC_BOT_CplClrFeature+0x6c>)
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	4619      	mov	r1, r3
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f004 fccc 	bl	800a7be <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005e26:	4b0e      	ldr	r3, [pc, #56]	@ (8005e60 <MSC_BOT_CplClrFeature+0x70>)
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f004 fcc6 	bl	800a7be <USBD_LL_StallEP>
 8005e32:	e00f      	b.n	8005e54 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8005e34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	da0a      	bge.n	8005e52 <MSC_BOT_CplClrFeature+0x62>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	7a5b      	ldrb	r3, [r3, #9]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d006      	beq.n	8005e52 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005e44:	2101      	movs	r1, #1
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7ff ff56 	bl	8005cf8 <MSC_BOT_SendCSW>
 8005e4c:	e002      	b.n	8005e54 <MSC_BOT_CplClrFeature+0x64>
    return;
 8005e4e:	bf00      	nop
 8005e50:	e000      	b.n	8005e54 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8005e52:	bf00      	nop
  }
}
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	2000006e 	.word	0x2000006e
 8005e60:	2000006f 	.word	0x2000006f

08005e64 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	32b0      	adds	r2, #176	@ 0xb0
 8005e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e80:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 8005e88:	f04f 33ff 	mov.w	r3, #4294967295
 8005e8c:	e18f      	b.n	80061ae <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	781b      	ldrb	r3, [r3, #0]
 8005e92:	2b5a      	cmp	r3, #90	@ 0x5a
 8005e94:	f300 80e0 	bgt.w	8006058 <SCSI_ProcessCmd+0x1f4>
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	da21      	bge.n	8005ee0 <SCSI_ProcessCmd+0x7c>
 8005e9c:	e17c      	b.n	8006198 <SCSI_ProcessCmd+0x334>
 8005e9e:	3b9e      	subs	r3, #158	@ 0x9e
 8005ea0:	2b0c      	cmp	r3, #12
 8005ea2:	f200 8179 	bhi.w	8006198 <SCSI_ProcessCmd+0x334>
 8005ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eac <SCSI_ProcessCmd+0x48>)
 8005ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eac:	08006109 	.word	0x08006109
 8005eb0:	08006199 	.word	0x08006199
 8005eb4:	08006175 	.word	0x08006175
 8005eb8:	08006199 	.word	0x08006199
 8005ebc:	08006199 	.word	0x08006199
 8005ec0:	08006199 	.word	0x08006199
 8005ec4:	08006199 	.word	0x08006199
 8005ec8:	08006199 	.word	0x08006199
 8005ecc:	08006199 	.word	0x08006199
 8005ed0:	08006199 	.word	0x08006199
 8005ed4:	0800612d 	.word	0x0800612d
 8005ed8:	08006199 	.word	0x08006199
 8005edc:	08006151 	.word	0x08006151
 8005ee0:	2b5a      	cmp	r3, #90	@ 0x5a
 8005ee2:	f200 8159 	bhi.w	8006198 <SCSI_ProcessCmd+0x334>
 8005ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eec <SCSI_ProcessCmd+0x88>)
 8005ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eec:	08006067 	.word	0x08006067
 8005ef0:	08006199 	.word	0x08006199
 8005ef4:	08006199 	.word	0x08006199
 8005ef8:	08006079 	.word	0x08006079
 8005efc:	08006199 	.word	0x08006199
 8005f00:	08006199 	.word	0x08006199
 8005f04:	08006199 	.word	0x08006199
 8005f08:	08006199 	.word	0x08006199
 8005f0c:	08006199 	.word	0x08006199
 8005f10:	08006199 	.word	0x08006199
 8005f14:	08006199 	.word	0x08006199
 8005f18:	08006199 	.word	0x08006199
 8005f1c:	08006199 	.word	0x08006199
 8005f20:	08006199 	.word	0x08006199
 8005f24:	08006199 	.word	0x08006199
 8005f28:	08006199 	.word	0x08006199
 8005f2c:	08006199 	.word	0x08006199
 8005f30:	08006199 	.word	0x08006199
 8005f34:	0800608b 	.word	0x0800608b
 8005f38:	08006199 	.word	0x08006199
 8005f3c:	08006199 	.word	0x08006199
 8005f40:	08006199 	.word	0x08006199
 8005f44:	08006199 	.word	0x08006199
 8005f48:	08006199 	.word	0x08006199
 8005f4c:	08006199 	.word	0x08006199
 8005f50:	08006199 	.word	0x08006199
 8005f54:	080060c1 	.word	0x080060c1
 8005f58:	0800609d 	.word	0x0800609d
 8005f5c:	08006187 	.word	0x08006187
 8005f60:	08006199 	.word	0x08006199
 8005f64:	080060af 	.word	0x080060af
 8005f68:	08006199 	.word	0x08006199
 8005f6c:	08006199 	.word	0x08006199
 8005f70:	08006199 	.word	0x08006199
 8005f74:	08006199 	.word	0x08006199
 8005f78:	080060e5 	.word	0x080060e5
 8005f7c:	08006199 	.word	0x08006199
 8005f80:	080060f7 	.word	0x080060f7
 8005f84:	08006199 	.word	0x08006199
 8005f88:	08006199 	.word	0x08006199
 8005f8c:	0800611b 	.word	0x0800611b
 8005f90:	08006199 	.word	0x08006199
 8005f94:	0800613f 	.word	0x0800613f
 8005f98:	08006199 	.word	0x08006199
 8005f9c:	08006199 	.word	0x08006199
 8005fa0:	08006199 	.word	0x08006199
 8005fa4:	08006199 	.word	0x08006199
 8005fa8:	08006163 	.word	0x08006163
 8005fac:	08006199 	.word	0x08006199
 8005fb0:	08006199 	.word	0x08006199
 8005fb4:	08006199 	.word	0x08006199
 8005fb8:	08006199 	.word	0x08006199
 8005fbc:	08006199 	.word	0x08006199
 8005fc0:	08006199 	.word	0x08006199
 8005fc4:	08006199 	.word	0x08006199
 8005fc8:	08006199 	.word	0x08006199
 8005fcc:	08006199 	.word	0x08006199
 8005fd0:	08006199 	.word	0x08006199
 8005fd4:	08006199 	.word	0x08006199
 8005fd8:	08006199 	.word	0x08006199
 8005fdc:	08006199 	.word	0x08006199
 8005fe0:	08006199 	.word	0x08006199
 8005fe4:	08006199 	.word	0x08006199
 8005fe8:	08006199 	.word	0x08006199
 8005fec:	08006199 	.word	0x08006199
 8005ff0:	08006199 	.word	0x08006199
 8005ff4:	08006199 	.word	0x08006199
 8005ff8:	08006199 	.word	0x08006199
 8005ffc:	08006199 	.word	0x08006199
 8006000:	08006199 	.word	0x08006199
 8006004:	08006199 	.word	0x08006199
 8006008:	08006199 	.word	0x08006199
 800600c:	08006199 	.word	0x08006199
 8006010:	08006199 	.word	0x08006199
 8006014:	08006199 	.word	0x08006199
 8006018:	08006199 	.word	0x08006199
 800601c:	08006199 	.word	0x08006199
 8006020:	08006199 	.word	0x08006199
 8006024:	08006199 	.word	0x08006199
 8006028:	08006199 	.word	0x08006199
 800602c:	08006199 	.word	0x08006199
 8006030:	08006199 	.word	0x08006199
 8006034:	08006199 	.word	0x08006199
 8006038:	08006199 	.word	0x08006199
 800603c:	08006199 	.word	0x08006199
 8006040:	08006199 	.word	0x08006199
 8006044:	08006199 	.word	0x08006199
 8006048:	08006199 	.word	0x08006199
 800604c:	08006199 	.word	0x08006199
 8006050:	08006199 	.word	0x08006199
 8006054:	080060d3 	.word	0x080060d3
 8006058:	2baa      	cmp	r3, #170	@ 0xaa
 800605a:	f300 809d 	bgt.w	8006198 <SCSI_ProcessCmd+0x334>
 800605e:	2b9e      	cmp	r3, #158	@ 0x9e
 8006060:	f6bf af1d 	bge.w	8005e9e <SCSI_ProcessCmd+0x3a>
 8006064:	e098      	b.n	8006198 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8006066:	7afb      	ldrb	r3, [r7, #11]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	4619      	mov	r1, r3
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 f8a3 	bl	80061b8 <SCSI_TestUnitReady>
 8006072:	4603      	mov	r3, r0
 8006074:	75fb      	strb	r3, [r7, #23]
      break;
 8006076:	e098      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8006078:	7afb      	ldrb	r3, [r7, #11]
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	4619      	mov	r1, r3
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f000 fbb4 	bl	80067ec <SCSI_RequestSense>
 8006084:	4603      	mov	r3, r0
 8006086:	75fb      	strb	r3, [r7, #23]
      break;
 8006088:	e08f      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800608a:	7afb      	ldrb	r3, [r7, #11]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	4619      	mov	r1, r3
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 f8eb 	bl	800626c <SCSI_Inquiry>
 8006096:	4603      	mov	r3, r0
 8006098:	75fb      	strb	r3, [r7, #23]
      break;
 800609a:	e086      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800609c:	7afb      	ldrb	r3, [r7, #11]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	4619      	mov	r1, r3
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fc70 	bl	8006988 <SCSI_StartStopUnit>
 80060a8:	4603      	mov	r3, r0
 80060aa:	75fb      	strb	r3, [r7, #23]
      break;
 80060ac:	e07d      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 80060ae:	7afb      	ldrb	r3, [r7, #11]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	4619      	mov	r1, r3
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 fcbc 	bl	8006a32 <SCSI_AllowPreventRemovable>
 80060ba:	4603      	mov	r3, r0
 80060bc:	75fb      	strb	r3, [r7, #23]
      break;
 80060be:	e074      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80060c0:	7afb      	ldrb	r3, [r7, #11]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	4619      	mov	r1, r3
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 faf2 	bl	80066b0 <SCSI_ModeSense6>
 80060cc:	4603      	mov	r3, r0
 80060ce:	75fb      	strb	r3, [r7, #23]
      break;
 80060d0:	e06b      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80060d2:	7afb      	ldrb	r3, [r7, #11]
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	4619      	mov	r1, r3
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f000 fb39 	bl	8006750 <SCSI_ModeSense10>
 80060de:	4603      	mov	r3, r0
 80060e0:	75fb      	strb	r3, [r7, #23]
      break;
 80060e2:	e062      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80060e4:	7afb      	ldrb	r3, [r7, #11]
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4619      	mov	r1, r3
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 fa64 	bl	80065b8 <SCSI_ReadFormatCapacity>
 80060f0:	4603      	mov	r3, r0
 80060f2:	75fb      	strb	r3, [r7, #23]
      break;
 80060f4:	e059      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 80060f6:	7afb      	ldrb	r3, [r7, #11]
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	4619      	mov	r1, r3
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 f931 	bl	8006364 <SCSI_ReadCapacity10>
 8006102:	4603      	mov	r3, r0
 8006104:	75fb      	strb	r3, [r7, #23]
      break;
 8006106:	e050      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8006108:	7afb      	ldrb	r3, [r7, #11]
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	4619      	mov	r1, r3
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f000 f9a2 	bl	8006458 <SCSI_ReadCapacity16>
 8006114:	4603      	mov	r3, r0
 8006116:	75fb      	strb	r3, [r7, #23]
      break;
 8006118:	e047      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800611a:	7afb      	ldrb	r3, [r7, #11]
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	4619      	mov	r1, r3
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 fcb3 	bl	8006a8c <SCSI_Read10>
 8006126:	4603      	mov	r3, r0
 8006128:	75fb      	strb	r3, [r7, #23]
      break;
 800612a:	e03e      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800612c:	7afb      	ldrb	r3, [r7, #11]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4619      	mov	r1, r3
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 fd54 	bl	8006be0 <SCSI_Read12>
 8006138:	4603      	mov	r3, r0
 800613a:	75fb      	strb	r3, [r7, #23]
      break;
 800613c:	e035      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800613e:	7afb      	ldrb	r3, [r7, #11]
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	4619      	mov	r1, r3
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 fe01 	bl	8006d4c <SCSI_Write10>
 800614a:	4603      	mov	r3, r0
 800614c:	75fb      	strb	r3, [r7, #23]
      break;
 800614e:	e02c      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8006150:	7afb      	ldrb	r3, [r7, #11]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	4619      	mov	r1, r3
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f000 fed0 	bl	8006efc <SCSI_Write12>
 800615c:	4603      	mov	r3, r0
 800615e:	75fb      	strb	r3, [r7, #23]
      break;
 8006160:	e023      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8006162:	7afb      	ldrb	r3, [r7, #11]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	4619      	mov	r1, r3
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f000 ffaf 	bl	80070cc <SCSI_Verify10>
 800616e:	4603      	mov	r3, r0
 8006170:	75fb      	strb	r3, [r7, #23]
      break;
 8006172:	e01a      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 8006174:	7afb      	ldrb	r3, [r7, #11]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	4619      	mov	r1, r3
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f000 ffe8 	bl	8007150 <SCSI_ReportLuns>
 8006180:	4603      	mov	r3, r0
 8006182:	75fb      	strb	r3, [r7, #23]
      break;
 8006184:	e011      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 8006186:	7afb      	ldrb	r3, [r7, #11]
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	4619      	mov	r1, r3
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f001 f835 	bl	80071fc <SCSI_ReceiveDiagnosticResults>
 8006192:	4603      	mov	r3, r0
 8006194:	75fb      	strb	r3, [r7, #23]
      break;
 8006196:	e008      	b.n	80061aa <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8006198:	7af9      	ldrb	r1, [r7, #11]
 800619a:	2320      	movs	r3, #32
 800619c:	2205      	movs	r2, #5
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f000 fba7 	bl	80068f2 <SCSI_SenseCode>
      ret = -1;
 80061a4:	23ff      	movs	r3, #255	@ 0xff
 80061a6:	75fb      	strb	r3, [r7, #23]
      break;
 80061a8:	bf00      	nop
  }

  return ret;
 80061aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop

080061b8 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	460b      	mov	r3, r1
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	32b0      	adds	r2, #176	@ 0xb0
 80061d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061d4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d102      	bne.n	80061e2 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80061dc:	f04f 33ff 	mov.w	r3, #4294967295
 80061e0:	e03f      	b.n	8006262 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00a      	beq.n	8006202 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80061f2:	2320      	movs	r3, #32
 80061f4:	2205      	movs	r2, #5
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 fb7b 	bl	80068f2 <SCSI_SenseCode>

    return -1;
 80061fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006200:	e02f      	b.n	8006262 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006208:	2b02      	cmp	r3, #2
 800620a:	d10b      	bne.n	8006224 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800620c:	7af9      	ldrb	r1, [r7, #11]
 800620e:	233a      	movs	r3, #58	@ 0x3a
 8006210:	2202      	movs	r2, #2
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f000 fb6d 	bl	80068f2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	2205      	movs	r2, #5
 800621c:	721a      	strb	r2, [r3, #8]
    return -1;
 800621e:	f04f 33ff 	mov.w	r3, #4294967295
 8006222:	e01e      	b.n	8006262 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	33b0      	adds	r3, #176	@ 0xb0
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4413      	add	r3, r2
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	7afa      	ldrb	r2, [r7, #11]
 8006238:	4610      	mov	r0, r2
 800623a:	4798      	blx	r3
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00b      	beq.n	800625a <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006242:	7af9      	ldrb	r1, [r7, #11]
 8006244:	233a      	movs	r3, #58	@ 0x3a
 8006246:	2202      	movs	r2, #2
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 fb52 	bl	80068f2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2205      	movs	r2, #5
 8006252:	721a      	strb	r2, [r3, #8]

    return -1;
 8006254:	f04f 33ff 	mov.w	r3, #4294967295
 8006258:	e003      	b.n	8006262 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2200      	movs	r2, #0
 800625e:	60da      	str	r2, [r3, #12]

  return 0;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3718      	adds	r7, #24
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	460b      	mov	r3, r1
 8006276:	607a      	str	r2, [r7, #4]
 8006278:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	32b0      	adds	r2, #176	@ 0xb0
 8006284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006288:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d102      	bne.n	8006296 <SCSI_Inquiry+0x2a>
  {
    return -1;
 8006290:	f04f 33ff 	mov.w	r3, #4294967295
 8006294:	e05e      	b.n	8006354 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80062a6:	2320      	movs	r3, #32
 80062a8:	2205      	movs	r2, #5
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 fb21 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 80062b0:	f04f 33ff 	mov.w	r3, #4294967295
 80062b4:	e04e      	b.n	8006354 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	3301      	adds	r3, #1
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d020      	beq.n	8006306 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	3302      	adds	r3, #2
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d105      	bne.n	80062da <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80062ce:	2206      	movs	r2, #6
 80062d0:	4922      	ldr	r1, [pc, #136]	@ (800635c <SCSI_Inquiry+0xf0>)
 80062d2:	69b8      	ldr	r0, [r7, #24]
 80062d4:	f001 f908 	bl	80074e8 <SCSI_UpdateBotData>
 80062d8:	e03b      	b.n	8006352 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3302      	adds	r3, #2
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	2b80      	cmp	r3, #128	@ 0x80
 80062e2:	d105      	bne.n	80062f0 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80062e4:	2208      	movs	r2, #8
 80062e6:	491e      	ldr	r1, [pc, #120]	@ (8006360 <SCSI_Inquiry+0xf4>)
 80062e8:	69b8      	ldr	r0, [r7, #24]
 80062ea:	f001 f8fd 	bl	80074e8 <SCSI_UpdateBotData>
 80062ee:	e030      	b.n	8006352 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80062f6:	2324      	movs	r3, #36	@ 0x24
 80062f8:	2205      	movs	r2, #5
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 faf9 	bl	80068f2 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 8006300:	f04f 33ff 	mov.w	r3, #4294967295
 8006304:	e026      	b.n	8006354 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	33b0      	adds	r3, #176	@ 0xb0
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4413      	add	r3, r2
 8006314:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8006316:	69d9      	ldr	r1, [r3, #28]
 8006318:	7afa      	ldrb	r2, [r7, #11]
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8006322:	440b      	add	r3, r1
 8006324:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	3304      	adds	r3, #4
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	3305      	adds	r3, #5
 800632e:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3304      	adds	r3, #4
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	8bfb      	ldrh	r3, [r7, #30]
 800633a:	4293      	cmp	r3, r2
 800633c:	d303      	bcc.n	8006346 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	3304      	adds	r3, #4
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8006346:	8bfb      	ldrh	r3, [r7, #30]
 8006348:	461a      	mov	r2, r3
 800634a:	6979      	ldr	r1, [r7, #20]
 800634c:	69b8      	ldr	r0, [r7, #24]
 800634e:	f001 f8cb 	bl	80074e8 <SCSI_UpdateBotData>
  }

  return 0;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3720      	adds	r7, #32
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20000070 	.word	0x20000070
 8006360:	20000078 	.word	0x20000078

08006364 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	460b      	mov	r3, r1
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	32b0      	adds	r2, #176	@ 0xb0
 800637c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006380:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006382:	7afb      	ldrb	r3, [r7, #11]
 8006384:	3326      	adds	r3, #38	@ 0x26
 8006386:	011b      	lsls	r3, r3, #4
 8006388:	69fa      	ldr	r2, [r7, #28]
 800638a:	4413      	add	r3, r2
 800638c:	3304      	adds	r3, #4
 800638e:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d102      	bne.n	800639c <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 8006396:	f04f 33ff 	mov.w	r3, #4294967295
 800639a:	e059      	b.n	8006450 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	33b0      	adds	r3, #176	@ 0xb0
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	4413      	add	r3, r2
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	1d11      	adds	r1, r2, #4
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	7af8      	ldrb	r0, [r7, #11]
 80063b6:	4798      	blx	r3
 80063b8:	4603      	mov	r3, r0
 80063ba:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80063bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d104      	bne.n	80063ce <SCSI_ReadCapacity10+0x6a>
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d108      	bne.n	80063e0 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80063ce:	7af9      	ldrb	r1, [r7, #11]
 80063d0:	233a      	movs	r3, #58	@ 0x3a
 80063d2:	2202      	movs	r2, #2
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 fa8c 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 80063da:	f04f 33ff 	mov.w	r3, #4294967295
 80063de:	e037      	b.n	8006450 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	3b01      	subs	r3, #1
 80063e6:	0e1b      	lsrs	r3, r3, #24
 80063e8:	b2da      	uxtb	r2, r3
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	3b01      	subs	r3, #1
 80063f4:	0c1b      	lsrs	r3, r3, #16
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	3b01      	subs	r3, #1
 8006402:	0a1b      	lsrs	r3, r3, #8
 8006404:	b2da      	uxtb	r2, r3
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	b2db      	uxtb	r3, r3
 8006410:	3b01      	subs	r3, #1
 8006412:	b2da      	uxtb	r2, r3
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	161b      	asrs	r3, r3, #24
 800641e:	b2da      	uxtb	r2, r3
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	141b      	asrs	r3, r3, #16
 800642a:	b2da      	uxtb	r2, r3
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	0a1b      	lsrs	r3, r3, #8
 8006436:	b29b      	uxth	r3, r3
 8006438:	b2da      	uxtb	r2, r3
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	881b      	ldrh	r3, [r3, #0]
 8006442:	b2da      	uxtb	r2, r3
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	2208      	movs	r2, #8
 800644c:	60da      	str	r2, [r3, #12]

  return 0;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3720      	adds	r7, #32
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b088      	sub	sp, #32
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	460b      	mov	r3, r1
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	32b0      	adds	r2, #176	@ 0xb0
 8006470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006474:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006476:	7afb      	ldrb	r3, [r7, #11]
 8006478:	3326      	adds	r3, #38	@ 0x26
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	4413      	add	r3, r2
 8006480:	3304      	adds	r3, #4
 8006482:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d102      	bne.n	8006490 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800648a:	f04f 33ff 	mov.w	r3, #4294967295
 800648e:	e08f      	b.n	80065b0 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	33b0      	adds	r3, #176	@ 0xb0
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	4413      	add	r3, r2
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	1d11      	adds	r1, r2, #4
 80064a6:	697a      	ldr	r2, [r7, #20]
 80064a8:	7af8      	ldrb	r0, [r7, #11]
 80064aa:	4798      	blx	r3
 80064ac:	4603      	mov	r3, r0
 80064ae:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80064b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d104      	bne.n	80064c2 <SCSI_ReadCapacity16+0x6a>
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d108      	bne.n	80064d4 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80064c2:	7af9      	ldrb	r1, [r7, #11]
 80064c4:	233a      	movs	r3, #58	@ 0x3a
 80064c6:	2202      	movs	r2, #2
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 fa12 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 80064ce:	f04f 33ff 	mov.w	r3, #4294967295
 80064d2:	e06d      	b.n	80065b0 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	330a      	adds	r3, #10
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	330b      	adds	r3, #11
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80064e4:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	330c      	adds	r3, #12
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80064ee:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	320d      	adds	r2, #13
 80064f4:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80064f6:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80064fc:	2300      	movs	r3, #0
 80064fe:	61fb      	str	r3, [r7, #28]
 8006500:	e008      	b.n	8006514 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	4413      	add	r3, r2
 8006508:	3310      	adds	r3, #16
 800650a:	2200      	movs	r2, #0
 800650c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	3301      	adds	r3, #1
 8006512:	61fb      	str	r3, [r7, #28]
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	429a      	cmp	r2, r3
 800651c:	d3f1      	bcc.n	8006502 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	3b01      	subs	r3, #1
 8006524:	0e1b      	lsrs	r3, r3, #24
 8006526:	b2da      	uxtb	r2, r3
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	3b01      	subs	r3, #1
 8006532:	0c1b      	lsrs	r3, r3, #16
 8006534:	b2da      	uxtb	r2, r3
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	3b01      	subs	r3, #1
 8006540:	0a1b      	lsrs	r3, r3, #8
 8006542:	b2da      	uxtb	r2, r3
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	b2db      	uxtb	r3, r3
 800654e:	3b01      	subs	r3, #1
 8006550:	b2da      	uxtb	r2, r3
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	881b      	ldrh	r3, [r3, #0]
 800655a:	161b      	asrs	r3, r3, #24
 800655c:	b2da      	uxtb	r2, r3
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	881b      	ldrh	r3, [r3, #0]
 8006566:	141b      	asrs	r3, r3, #16
 8006568:	b2da      	uxtb	r2, r3
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	0a1b      	lsrs	r3, r3, #8
 8006574:	b29b      	uxth	r3, r3
 8006576:	b2da      	uxtb	r2, r3
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	b2da      	uxtb	r2, r3
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	330a      	adds	r3, #10
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	330b      	adds	r3, #11
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006596:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	330c      	adds	r3, #12
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80065a0:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	320d      	adds	r2, #13
 80065a6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80065a8:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	60da      	str	r2, [r3, #12]

  return 0;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3720      	adds	r7, #32
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	460b      	mov	r3, r1
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	32b0      	adds	r2, #176	@ 0xb0
 80065d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d4:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d102      	bne.n	80065e2 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 80065dc:	f04f 33ff 	mov.w	r3, #4294967295
 80065e0:	e061      	b.n	80066a6 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	33b0      	adds	r3, #176	@ 0xb0
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	4413      	add	r3, r2
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f107 0214 	add.w	r2, r7, #20
 80065f8:	f107 0110 	add.w	r1, r7, #16
 80065fc:	7af8      	ldrb	r0, [r7, #11]
 80065fe:	4798      	blx	r3
 8006600:	4603      	mov	r3, r0
 8006602:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d104      	bne.n	8006616 <SCSI_ReadFormatCapacity+0x5e>
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006612:	2b02      	cmp	r3, #2
 8006614:	d108      	bne.n	8006628 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006616:	7af9      	ldrb	r1, [r7, #11]
 8006618:	233a      	movs	r3, #58	@ 0x3a
 800661a:	2202      	movs	r2, #2
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f968 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 8006622:	f04f 33ff 	mov.w	r3, #4294967295
 8006626:	e03e      	b.n	80066a6 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8006628:	2300      	movs	r3, #0
 800662a:	83fb      	strh	r3, [r7, #30]
 800662c:	e007      	b.n	800663e <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800662e:	8bfb      	ldrh	r3, [r7, #30]
 8006630:	69ba      	ldr	r2, [r7, #24]
 8006632:	4413      	add	r3, r2
 8006634:	2200      	movs	r2, #0
 8006636:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8006638:	8bfb      	ldrh	r3, [r7, #30]
 800663a:	3301      	adds	r3, #1
 800663c:	83fb      	strh	r3, [r7, #30]
 800663e:	8bfb      	ldrh	r3, [r7, #30]
 8006640:	2b0b      	cmp	r3, #11
 8006642:	d9f4      	bls.n	800662e <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	2208      	movs	r2, #8
 8006648:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	3b01      	subs	r3, #1
 800664e:	0e1b      	lsrs	r3, r3, #24
 8006650:	b2da      	uxtb	r2, r3
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	3b01      	subs	r3, #1
 800665a:	0c1b      	lsrs	r3, r3, #16
 800665c:	b2da      	uxtb	r2, r3
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	3b01      	subs	r3, #1
 8006666:	0a1b      	lsrs	r3, r3, #8
 8006668:	b2da      	uxtb	r2, r3
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	b2db      	uxtb	r3, r3
 8006672:	3b01      	subs	r3, #1
 8006674:	b2da      	uxtb	r2, r3
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	2202      	movs	r2, #2
 800667e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8006680:	8abb      	ldrh	r3, [r7, #20]
 8006682:	141b      	asrs	r3, r3, #16
 8006684:	b2da      	uxtb	r2, r3
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800668a:	8abb      	ldrh	r3, [r7, #20]
 800668c:	0a1b      	lsrs	r3, r3, #8
 800668e:	b29b      	uxth	r3, r3
 8006690:	b2da      	uxtb	r2, r3
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8006696:	8abb      	ldrh	r3, [r7, #20]
 8006698:	b2da      	uxtb	r2, r3
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	220c      	movs	r2, #12
 80066a2:	60da      	str	r2, [r3, #12]

  return 0;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	460b      	mov	r3, r1
 80066ba:	607a      	str	r2, [r7, #4]
 80066bc:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	32b0      	adds	r2, #176	@ 0xb0
 80066c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066cc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80066ce:	2304      	movs	r3, #4
 80066d0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d102      	bne.n	80066de <SCSI_ModeSense6+0x2e>
  {
    return -1;
 80066d8:	f04f 33ff 	mov.w	r3, #4294967295
 80066dc:	e02f      	b.n	800673e <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	33b0      	adds	r3, #176	@ 0xb0
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	7afa      	ldrb	r2, [r7, #11]
 80066f2:	4610      	mov	r0, r2
 80066f4:	4798      	blx	r3
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d007      	beq.n	800670c <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 80066fc:	4b12      	ldr	r3, [pc, #72]	@ (8006748 <SCSI_ModeSense6+0x98>)
 80066fe:	789b      	ldrb	r3, [r3, #2]
 8006700:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006704:	b2da      	uxtb	r2, r3
 8006706:	4b10      	ldr	r3, [pc, #64]	@ (8006748 <SCSI_ModeSense6+0x98>)
 8006708:	709a      	strb	r2, [r3, #2]
 800670a:	e006      	b.n	800671a <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800670c:	4b0f      	ldr	r3, [pc, #60]	@ (800674c <SCSI_ModeSense6+0x9c>)
 800670e:	789b      	ldrb	r3, [r3, #2]
 8006710:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006714:	b2da      	uxtb	r2, r3
 8006716:	4b0d      	ldr	r3, [pc, #52]	@ (800674c <SCSI_ModeSense6+0x9c>)
 8006718:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	3304      	adds	r3, #4
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	461a      	mov	r2, r3
 8006722:	8afb      	ldrh	r3, [r7, #22]
 8006724:	4293      	cmp	r3, r2
 8006726:	d303      	bcc.n	8006730 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	3304      	adds	r3, #4
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8006730:	8afb      	ldrh	r3, [r7, #22]
 8006732:	461a      	mov	r2, r3
 8006734:	4904      	ldr	r1, [pc, #16]	@ (8006748 <SCSI_ModeSense6+0x98>)
 8006736:	6938      	ldr	r0, [r7, #16]
 8006738:	f000 fed6 	bl	80074e8 <SCSI_UpdateBotData>

  return 0;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3718      	adds	r7, #24
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	20000080 	.word	0x20000080
 800674c:	20000084 	.word	0x20000084

08006750 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	460b      	mov	r3, r1
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	32b0      	adds	r2, #176	@ 0xb0
 8006768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800676c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800676e:	2308      	movs	r3, #8
 8006770:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d102      	bne.n	800677e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8006778:	f04f 33ff 	mov.w	r3, #4294967295
 800677c:	e02f      	b.n	80067de <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	33b0      	adds	r3, #176	@ 0xb0
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4413      	add	r3, r2
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	7afa      	ldrb	r2, [r7, #11]
 8006792:	4610      	mov	r0, r2
 8006794:	4798      	blx	r3
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800679c:	4b12      	ldr	r3, [pc, #72]	@ (80067e8 <SCSI_ModeSense10+0x98>)
 800679e:	78db      	ldrb	r3, [r3, #3]
 80067a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	4b10      	ldr	r3, [pc, #64]	@ (80067e8 <SCSI_ModeSense10+0x98>)
 80067a8:	70da      	strb	r2, [r3, #3]
 80067aa:	e006      	b.n	80067ba <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 80067ac:	4b0e      	ldr	r3, [pc, #56]	@ (80067e8 <SCSI_ModeSense10+0x98>)
 80067ae:	78db      	ldrb	r3, [r3, #3]
 80067b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b4:	b2da      	uxtb	r2, r3
 80067b6:	4b0c      	ldr	r3, [pc, #48]	@ (80067e8 <SCSI_ModeSense10+0x98>)
 80067b8:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	3308      	adds	r3, #8
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	461a      	mov	r2, r3
 80067c2:	8afb      	ldrh	r3, [r7, #22]
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d303      	bcc.n	80067d0 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	3308      	adds	r3, #8
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 80067d0:	8afb      	ldrh	r3, [r7, #22]
 80067d2:	461a      	mov	r2, r3
 80067d4:	4904      	ldr	r1, [pc, #16]	@ (80067e8 <SCSI_ModeSense10+0x98>)
 80067d6:	6938      	ldr	r0, [r7, #16]
 80067d8:	f000 fe86 	bl	80074e8 <SCSI_UpdateBotData>

  return 0;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3718      	adds	r7, #24
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	20000084 	.word	0x20000084

080067ec <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b086      	sub	sp, #24
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	460b      	mov	r3, r1
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	32b0      	adds	r2, #176	@ 0xb0
 8006804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006808:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d102      	bne.n	8006816 <SCSI_RequestSense+0x2a>
  {
    return -1;
 8006810:	f04f 33ff 	mov.w	r3, #4294967295
 8006814:	e069      	b.n	80068ea <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006826:	2320      	movs	r3, #32
 8006828:	2205      	movs	r2, #5
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f000 f861 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 8006830:	f04f 33ff 	mov.w	r3, #4294967295
 8006834:	e059      	b.n	80068ea <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8006836:	2300      	movs	r3, #0
 8006838:	75fb      	strb	r3, [r7, #23]
 800683a:	e007      	b.n	800684c <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800683c:	7dfb      	ldrb	r3, [r7, #23]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4413      	add	r3, r2
 8006842:	2200      	movs	r2, #0
 8006844:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8006846:	7dfb      	ldrb	r3, [r7, #23]
 8006848:	3301      	adds	r3, #1
 800684a:	75fb      	strb	r3, [r7, #23]
 800684c:	7dfb      	ldrb	r3, [r7, #23]
 800684e:	2b11      	cmp	r3, #17
 8006850:	d9f4      	bls.n	800683c <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	2270      	movs	r2, #112	@ 0x70
 8006856:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	220c      	movs	r2, #12
 800685c:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800686a:	429a      	cmp	r2, r3
 800686c:	d02e      	beq.n	80068cc <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8006874:	461a      	mov	r2, r3
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	3248      	adds	r2, #72	@ 0x48
 800687a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	3348      	adds	r3, #72	@ 0x48
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	4413      	add	r3, r2
 8006890:	791a      	ldrb	r2, [r3, #4]
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	3348      	adds	r3, #72	@ 0x48
 80068a0:	00db      	lsls	r3, r3, #3
 80068a2:	4413      	add	r3, r2
 80068a4:	795a      	ldrb	r2, [r3, #5]
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80068b0:	3301      	adds	r3, #1
 80068b2:	b2da      	uxtb	r2, r3
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	d103      	bne.n	80068cc <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	2212      	movs	r2, #18
 80068d0:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	3304      	adds	r3, #4
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	2b12      	cmp	r3, #18
 80068da:	d805      	bhi.n	80068e8 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	3304      	adds	r3, #4
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	60da      	str	r2, [r3, #12]
  }

  return 0;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3718      	adds	r7, #24
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b085      	sub	sp, #20
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	4608      	mov	r0, r1
 80068fc:	4611      	mov	r1, r2
 80068fe:	461a      	mov	r2, r3
 8006900:	4603      	mov	r3, r0
 8006902:	70fb      	strb	r3, [r7, #3]
 8006904:	460b      	mov	r3, r1
 8006906:	70bb      	strb	r3, [r7, #2]
 8006908:	4613      	mov	r3, r2
 800690a:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	32b0      	adds	r2, #176	@ 0xb0
 8006916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800691a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d02c      	beq.n	800697c <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8006928:	461a      	mov	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	3248      	adds	r2, #72	@ 0x48
 800692e:	78b9      	ldrb	r1, [r7, #2]
 8006930:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	3348      	adds	r3, #72	@ 0x48
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	4413      	add	r3, r2
 8006942:	787a      	ldrb	r2, [r7, #1]
 8006944:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	3348      	adds	r3, #72	@ 0x48
 8006950:	00db      	lsls	r3, r3, #3
 8006952:	4413      	add	r3, r2
 8006954:	2200      	movs	r2, #0
 8006956:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800695e:	3301      	adds	r3, #1
 8006960:	b2da      	uxtb	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800696e:	2b04      	cmp	r3, #4
 8006970:	d105      	bne.n	800697e <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800697a:	e000      	b.n	800697e <SCSI_SenseCode+0x8c>
    return;
 800697c:	bf00      	nop
  }
}
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b086      	sub	sp, #24
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	460b      	mov	r3, r1
 8006992:	607a      	str	r2, [r7, #4]
 8006994:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	32b0      	adds	r2, #176	@ 0xb0
 80069a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069a4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d102      	bne.n	80069b2 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 80069ac:	f04f 33ff 	mov.w	r3, #4294967295
 80069b0:	e03b      	b.n	8006a2a <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d10f      	bne.n	80069dc <SCSI_StartStopUnit+0x54>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	3304      	adds	r3, #4
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d108      	bne.n	80069dc <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 80069ca:	7af9      	ldrb	r1, [r7, #11]
 80069cc:	2324      	movs	r3, #36	@ 0x24
 80069ce:	2205      	movs	r2, #5
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f7ff ff8e 	bl	80068f2 <SCSI_SenseCode>

    return -1;
 80069d6:	f04f 33ff 	mov.w	r3, #4294967295
 80069da:	e026      	b.n	8006a2a <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3304      	adds	r3, #4
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d104      	bne.n	80069f4 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 80069f2:	e016      	b.n	8006a22 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	3304      	adds	r3, #4
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	f003 0303 	and.w	r3, r3, #3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d104      	bne.n	8006a0c <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2202      	movs	r2, #2
 8006a06:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006a0a:	e00a      	b.n	8006a22 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3304      	adds	r3, #4
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	f003 0303 	and.w	r3, r3, #3
 8006a16:	2b03      	cmp	r3, #3
 8006a18:	d103      	bne.n	8006a22 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2200      	movs	r2, #0
 8006a26:	60da      	str	r2, [r3, #12]

  return 0;
 8006a28:	2300      	movs	r3, #0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b087      	sub	sp, #28
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	60f8      	str	r0, [r7, #12]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	607a      	str	r2, [r7, #4]
 8006a3e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	32b0      	adds	r2, #176	@ 0xb0
 8006a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a4e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d102      	bne.n	8006a5c <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8006a56:	f04f 33ff 	mov.w	r3, #4294967295
 8006a5a:	e011      	b.n	8006a80 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d104      	bne.n	8006a70 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006a6e:	e003      	b.n	8006a78 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	60da      	str	r2, [r3, #12]

  return 0;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	371c      	adds	r7, #28
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	460b      	mov	r3, r1
 8006a96:	607a      	str	r2, [r7, #4]
 8006a98:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	32b0      	adds	r2, #176	@ 0xb0
 8006aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa8:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006aaa:	7afb      	ldrb	r3, [r7, #11]
 8006aac:	3326      	adds	r3, #38	@ 0x26
 8006aae:	011b      	lsls	r3, r3, #4
 8006ab0:	697a      	ldr	r2, [r7, #20]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d102      	bne.n	8006ac4 <SCSI_Read10+0x38>
  {
    return -1;
 8006abe:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac2:	e089      	b.n	8006bd8 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	7a1b      	ldrb	r3, [r3, #8]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d17b      	bne.n	8006bc4 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006ad2:	b25b      	sxtb	r3, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	db0a      	blt.n	8006aee <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006ade:	2320      	movs	r3, #32
 8006ae0:	2205      	movs	r2, #5
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	f7ff ff05 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8006aec:	e074      	b.n	8006bd8 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d108      	bne.n	8006b0a <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006af8:	7af9      	ldrb	r1, [r7, #11]
 8006afa:	233a      	movs	r3, #58	@ 0x3a
 8006afc:	2202      	movs	r2, #2
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f7ff fef7 	bl	80068f2 <SCSI_SenseCode>

      return -1;
 8006b04:	f04f 33ff 	mov.w	r3, #4294967295
 8006b08:	e066      	b.n	8006bd8 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	33b0      	adds	r3, #176	@ 0xb0
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4413      	add	r3, r2
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	7afa      	ldrb	r2, [r7, #11]
 8006b1e:	4610      	mov	r0, r2
 8006b20:	4798      	blx	r3
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d008      	beq.n	8006b3a <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006b28:	7af9      	ldrb	r1, [r7, #11]
 8006b2a:	233a      	movs	r3, #58	@ 0x3a
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f7ff fedf 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006b34:	f04f 33ff 	mov.w	r3, #4294967295
 8006b38:	e04e      	b.n	8006bd8 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	3302      	adds	r3, #2
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	3303      	adds	r3, #3
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006b4a:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	3304      	adds	r3, #4
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006b54:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	3205      	adds	r2, #5
 8006b5a:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8006b5c:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	3307      	adds	r3, #7
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	021b      	lsls	r3, r3, #8
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	3208      	adds	r2, #8
 8006b6e:	7812      	ldrb	r2, [r2, #0]
 8006b70:	431a      	orrs	r2, r3
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	689a      	ldr	r2, [r3, #8]
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	7af9      	ldrb	r1, [r7, #11]
 8006b80:	68f8      	ldr	r0, [r7, #12]
 8006b82:	f000 fb6d 	bl	8007260 <SCSI_CheckAddressRange>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	da02      	bge.n	8006b92 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 8006b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b90:	e022      	b.n	8006bd8 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	6939      	ldr	r1, [r7, #16]
 8006b9e:	8809      	ldrh	r1, [r1, #0]
 8006ba0:	fb01 f303 	mul.w	r3, r1, r3
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d00a      	beq.n	8006bbe <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006bae:	2320      	movs	r3, #32
 8006bb0:	2205      	movs	r2, #5
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f7ff fe9d 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bbc:	e00c      	b.n	8006bd8 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bca:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8006bcc:	7afb      	ldrb	r3, [r7, #11]
 8006bce:	4619      	mov	r1, r3
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 fb77 	bl	80072c4 <SCSI_ProcessRead>
 8006bd6:	4603      	mov	r3, r0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	460b      	mov	r3, r1
 8006bea:	607a      	str	r2, [r7, #4]
 8006bec:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	32b0      	adds	r2, #176	@ 0xb0
 8006bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfc:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006bfe:	7afb      	ldrb	r3, [r7, #11]
 8006c00:	3326      	adds	r3, #38	@ 0x26
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4413      	add	r3, r2
 8006c08:	3304      	adds	r3, #4
 8006c0a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d102      	bne.n	8006c18 <SCSI_Read12+0x38>
  {
    return -1;
 8006c12:	f04f 33ff 	mov.w	r3, #4294967295
 8006c16:	e094      	b.n	8006d42 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	7a1b      	ldrb	r3, [r3, #8]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f040 8086 	bne.w	8006d2e <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006c28:	b25b      	sxtb	r3, r3
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	db0a      	blt.n	8006c44 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006c34:	2320      	movs	r3, #32
 8006c36:	2205      	movs	r2, #5
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f7ff fe5a 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c42:	e07e      	b.n	8006d42 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d108      	bne.n	8006c60 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006c4e:	7af9      	ldrb	r1, [r7, #11]
 8006c50:	233a      	movs	r3, #58	@ 0x3a
 8006c52:	2202      	movs	r2, #2
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f7ff fe4c 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c5e:	e070      	b.n	8006d42 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	33b0      	adds	r3, #176	@ 0xb0
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4413      	add	r3, r2
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	7afa      	ldrb	r2, [r7, #11]
 8006c74:	4610      	mov	r0, r2
 8006c76:	4798      	blx	r3
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d008      	beq.n	8006c90 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006c7e:	7af9      	ldrb	r1, [r7, #11]
 8006c80:	233a      	movs	r3, #58	@ 0x3a
 8006c82:	2202      	movs	r2, #2
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f7ff fe34 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c8e:	e058      	b.n	8006d42 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	3302      	adds	r3, #2
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3303      	adds	r3, #3
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006ca0:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006caa:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	3205      	adds	r2, #5
 8006cb0:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8006cb2:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	3306      	adds	r3, #6
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	3307      	adds	r3, #7
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006cc8:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	3308      	adds	r3, #8
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8006cd2:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	3209      	adds	r2, #9
 8006cd8:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8006cda:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	7af9      	ldrb	r1, [r7, #11]
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f000 fab8 	bl	8007260 <SCSI_CheckAddressRange>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	da02      	bge.n	8006cfc <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 8006cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8006cfa:	e022      	b.n	8006d42 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	6939      	ldr	r1, [r7, #16]
 8006d08:	8809      	ldrh	r1, [r1, #0]
 8006d0a:	fb01 f303 	mul.w	r3, r1, r3
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d00a      	beq.n	8006d28 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006d18:	2320      	movs	r3, #32
 8006d1a:	2205      	movs	r2, #5
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f7ff fde8 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006d22:	f04f 33ff 	mov.w	r3, #4294967295
 8006d26:	e00c      	b.n	8006d42 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d34:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8006d36:	7afb      	ldrb	r3, [r7, #11]
 8006d38:	4619      	mov	r1, r3
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f000 fac2 	bl	80072c4 <SCSI_ProcessRead>
 8006d40:	4603      	mov	r3, r0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
	...

08006d4c <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	460b      	mov	r3, r1
 8006d56:	607a      	str	r2, [r7, #4]
 8006d58:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	32b0      	adds	r2, #176	@ 0xb0
 8006d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d68:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006d6a:	7afb      	ldrb	r3, [r7, #11]
 8006d6c:	3326      	adds	r3, #38	@ 0x26
 8006d6e:	011b      	lsls	r3, r3, #4
 8006d70:	69fa      	ldr	r2, [r7, #28]
 8006d72:	4413      	add	r3, r2
 8006d74:	3304      	adds	r3, #4
 8006d76:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d102      	bne.n	8006d84 <SCSI_Write10+0x38>
  {
    return -1;
 8006d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d82:	e0b4      	b.n	8006eee <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	7a1b      	ldrb	r3, [r3, #8]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f040 80aa 	bne.w	8006ee2 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10a      	bne.n	8006dae <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006d9e:	2320      	movs	r3, #32
 8006da0:	2205      	movs	r2, #5
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f7ff fda5 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006da8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dac:	e09f      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006db4:	b25b      	sxtb	r3, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	da0a      	bge.n	8006dd0 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006dc0:	2320      	movs	r3, #32
 8006dc2:	2205      	movs	r2, #5
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f7ff fd94 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006dca:	f04f 33ff 	mov.w	r3, #4294967295
 8006dce:	e08e      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	33b0      	adds	r3, #176	@ 0xb0
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	7afa      	ldrb	r2, [r7, #11]
 8006de4:	4610      	mov	r0, r2
 8006de6:	4798      	blx	r3
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d008      	beq.n	8006e00 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006dee:	7af9      	ldrb	r1, [r7, #11]
 8006df0:	233a      	movs	r3, #58	@ 0x3a
 8006df2:	2202      	movs	r2, #2
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f7ff fd7c 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8006dfe:	e076      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	33b0      	adds	r3, #176	@ 0xb0
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	7afa      	ldrb	r2, [r7, #11]
 8006e14:	4610      	mov	r0, r2
 8006e16:	4798      	blx	r3
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d008      	beq.n	8006e30 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8006e1e:	7af9      	ldrb	r1, [r7, #11]
 8006e20:	2327      	movs	r3, #39	@ 0x27
 8006e22:	2202      	movs	r2, #2
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff fd64 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e2e:	e05e      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	3302      	adds	r3, #2
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	3303      	adds	r3, #3
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006e40:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	3304      	adds	r3, #4
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006e4a:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	3205      	adds	r2, #5
 8006e50:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 8006e52:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	3307      	adds	r3, #7
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	3208      	adds	r2, #8
 8006e64:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8006e66:	431a      	orrs	r2, r3
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	7af9      	ldrb	r1, [r7, #11]
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 f9f2 	bl	8007260 <SCSI_CheckAddressRange>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	da02      	bge.n	8006e88 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 8006e82:	f04f 33ff 	mov.w	r3, #4294967295
 8006e86:	e032      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	8812      	ldrh	r2, [r2, #0]
 8006e90:	fb02 f303 	mul.w	r3, r2, r3
 8006e94:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d00a      	beq.n	8006eb8 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006ea8:	2320      	movs	r3, #32
 8006eaa:	2205      	movs	r2, #5
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f7ff fd20 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8006eb6:	e01a      	b.n	8006eee <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ebe:	bf28      	it	cs
 8006ec0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8006ec4:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8006ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ef8 <SCSI_Write10+0x1ac>)
 8006ece:	7819      	ldrb	r1, [r3, #0]
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	f103 0210 	add.w	r2, r3, #16
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f003 fd1a 	bl	800a912 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	e005      	b.n	8006eee <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 8006ee2:	7afb      	ldrb	r3, [r7, #11]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fa6e 	bl	80073c8 <SCSI_ProcessWrite>
 8006eec:	4603      	mov	r3, r0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3720      	adds	r7, #32
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	2000006f 	.word	0x2000006f

08006efc <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b088      	sub	sp, #32
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	460b      	mov	r3, r1
 8006f06:	607a      	str	r2, [r7, #4]
 8006f08:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	32b0      	adds	r2, #176	@ 0xb0
 8006f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f18:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006f1a:	7afb      	ldrb	r3, [r7, #11]
 8006f1c:	3326      	adds	r3, #38	@ 0x26
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	69fa      	ldr	r2, [r7, #28]
 8006f22:	4413      	add	r3, r2
 8006f24:	3304      	adds	r3, #4
 8006f26:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d102      	bne.n	8006f34 <SCSI_Write12+0x38>
  {
    return -1;
 8006f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f32:	e0c4      	b.n	80070be <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	7a1b      	ldrb	r3, [r3, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f040 80ba 	bne.w	80070b2 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10a      	bne.n	8006f5e <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006f4e:	2320      	movs	r3, #32
 8006f50:	2205      	movs	r2, #5
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f7ff fccd 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006f58:	f04f 33ff 	mov.w	r3, #4294967295
 8006f5c:	e0af      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006f64:	b25b      	sxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	da0a      	bge.n	8006f80 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006f70:	2320      	movs	r3, #32
 8006f72:	2205      	movs	r2, #5
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f7ff fcbc 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8006f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f7e:	e09e      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	33b0      	adds	r3, #176	@ 0xb0
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	7afa      	ldrb	r2, [r7, #11]
 8006f94:	4610      	mov	r0, r2
 8006f96:	4798      	blx	r3
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00b      	beq.n	8006fb6 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006f9e:	7af9      	ldrb	r1, [r7, #11]
 8006fa0:	233a      	movs	r3, #58	@ 0x3a
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f7ff fca4 	bl	80068f2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	2205      	movs	r2, #5
 8006fae:	721a      	strb	r2, [r3, #8]
      return -1;
 8006fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb4:	e083      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	33b0      	adds	r3, #176	@ 0xb0
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	4413      	add	r3, r2
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	7afa      	ldrb	r2, [r7, #11]
 8006fca:	4610      	mov	r0, r2
 8006fcc:	4798      	blx	r3
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00b      	beq.n	8006fec <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8006fd4:	7af9      	ldrb	r1, [r7, #11]
 8006fd6:	2327      	movs	r3, #39	@ 0x27
 8006fd8:	2202      	movs	r2, #2
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f7ff fc89 	bl	80068f2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	2205      	movs	r2, #5
 8006fe4:	721a      	strb	r2, [r3, #8]
      return -1;
 8006fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fea:	e068      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3302      	adds	r3, #2
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	3303      	adds	r3, #3
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006ffc:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	3304      	adds	r3, #4
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8007006:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	3205      	adds	r2, #5
 800700c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800700e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	3306      	adds	r3, #6
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	3307      	adds	r3, #7
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007024:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3308      	adds	r3, #8
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800702e:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	3209      	adds	r2, #9
 8007034:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8007036:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	7af9      	ldrb	r1, [r7, #11]
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 f90a 	bl	8007260 <SCSI_CheckAddressRange>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	da02      	bge.n	8007058 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 8007052:	f04f 33ff 	mov.w	r3, #4294967295
 8007056:	e032      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	69ba      	ldr	r2, [r7, #24]
 800705e:	8812      	ldrh	r2, [r2, #0]
 8007060:	fb02 f303 	mul.w	r3, r2, r3
 8007064:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	429a      	cmp	r2, r3
 8007070:	d00a      	beq.n	8007088 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8007078:	2320      	movs	r3, #32
 800707a:	2205      	movs	r2, #5
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f7ff fc38 	bl	80068f2 <SCSI_SenseCode>
      return -1;
 8007082:	f04f 33ff 	mov.w	r3, #4294967295
 8007086:	e01a      	b.n	80070be <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800708e:	bf28      	it	cs
 8007090:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007094:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	2201      	movs	r2, #1
 800709a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800709c:	4b0a      	ldr	r3, [pc, #40]	@ (80070c8 <SCSI_Write12+0x1cc>)
 800709e:	7819      	ldrb	r1, [r3, #0]
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	f103 0210 	add.w	r2, r3, #16
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f003 fc32 	bl	800a912 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e005      	b.n	80070be <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 80070b2:	7afb      	ldrb	r3, [r7, #11]
 80070b4:	4619      	mov	r1, r3
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 f986 	bl	80073c8 <SCSI_ProcessWrite>
 80070bc:	4603      	mov	r3, r0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3720      	adds	r7, #32
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	2000006f 	.word	0x2000006f

080070cc <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b086      	sub	sp, #24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	460b      	mov	r3, r1
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	32b0      	adds	r2, #176	@ 0xb0
 80070e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e8:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80070ea:	7afb      	ldrb	r3, [r7, #11]
 80070ec:	3326      	adds	r3, #38	@ 0x26
 80070ee:	011b      	lsls	r3, r3, #4
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	4413      	add	r3, r2
 80070f4:	3304      	adds	r3, #4
 80070f6:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d102      	bne.n	8007104 <SCSI_Verify10+0x38>
  {
    return -1;
 80070fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007102:	e021      	b.n	8007148 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3301      	adds	r3, #1
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	f003 0302 	and.w	r3, r3, #2
 800710e:	2b00      	cmp	r3, #0
 8007110:	d008      	beq.n	8007124 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8007112:	7af9      	ldrb	r1, [r7, #11]
 8007114:	2324      	movs	r3, #36	@ 0x24
 8007116:	2205      	movs	r2, #5
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff fbea 	bl	80068f2 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800711e:	f04f 33ff 	mov.w	r3, #4294967295
 8007122:	e011      	b.n	8007148 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	7af9      	ldrb	r1, [r7, #11]
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f896 	bl	8007260 <SCSI_CheckAddressRange>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	da02      	bge.n	8007140 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 800713a:	f04f 33ff 	mov.w	r3, #4294967295
 800713e:	e003      	b.n	8007148 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	2200      	movs	r2, #0
 8007144:	60da      	str	r2, [r3, #12]

  return 0;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3718      	adds	r7, #24
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b088      	sub	sp, #32
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	460b      	mov	r3, r1
 800715a:	607a      	str	r2, [r7, #4]
 800715c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	32b0      	adds	r2, #176	@ 0xb0
 8007168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800716c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d102      	bne.n	800717a <SCSI_ReportLuns+0x2a>
  {
    return -1;
 8007174:	f04f 33ff 	mov.w	r3, #4294967295
 8007178:	e039      	b.n	80071ee <SCSI_ReportLuns+0x9e>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 800717a:	2218      	movs	r2, #24
 800717c:	2100      	movs	r1, #0
 800717e:	481e      	ldr	r0, [pc, #120]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 8007180:	f003 fc40 	bl	800aa04 <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3301      	adds	r3, #1
 800718a:	00db      	lsls	r3, r3, #3
 800718c:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	0e1b      	lsrs	r3, r3, #24
 8007192:	b2da      	uxtb	r2, r3
 8007194:	4b18      	ldr	r3, [pc, #96]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 8007196:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	0c1b      	lsrs	r3, r3, #16
 800719c:	b2da      	uxtb	r2, r3
 800719e:	4b16      	ldr	r3, [pc, #88]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 80071a0:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	0a1b      	lsrs	r3, r3, #8
 80071a6:	b2da      	uxtb	r2, r3
 80071a8:	4b13      	ldr	r3, [pc, #76]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 80071aa:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	b2da      	uxtb	r2, r3
 80071b0:	4b11      	ldr	r3, [pc, #68]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 80071b2:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80071b4:	2300      	movs	r3, #0
 80071b6:	77fb      	strb	r3, [r7, #31]
 80071b8:	e009      	b.n	80071ce <SCSI_ReportLuns+0x7e>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 80071ba:	7ffb      	ldrb	r3, [r7, #31]
 80071bc:	3301      	adds	r3, #1
 80071be:	00db      	lsls	r3, r3, #3
 80071c0:	3301      	adds	r3, #1
 80071c2:	490d      	ldr	r1, [pc, #52]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 80071c4:	7ffa      	ldrb	r2, [r7, #31]
 80071c6:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80071c8:	7ffb      	ldrb	r3, [r7, #31]
 80071ca:	3301      	adds	r3, #1
 80071cc:	77fb      	strb	r3, [r7, #31]
 80071ce:	7ffa      	ldrb	r2, [r7, #31]
 80071d0:	69bb      	ldr	r3, [r7, #24]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d9f0      	bls.n	80071ba <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	3308      	adds	r3, #8
 80071dc:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	461a      	mov	r2, r3
 80071e4:	4904      	ldr	r1, [pc, #16]	@ (80071f8 <SCSI_ReportLuns+0xa8>)
 80071e6:	69b8      	ldr	r0, [r7, #24]
 80071e8:	f000 f97e 	bl	80074e8 <SCSI_UpdateBotData>

  return 0;
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3720      	adds	r7, #32
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	200004fc 	.word	0x200004fc

080071fc <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	460b      	mov	r3, r1
 8007206:	607a      	str	r2, [r7, #4]
 8007208:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	32b0      	adds	r2, #176	@ 0xb0
 8007214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007218:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	3303      	adds	r3, #3
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	021b      	lsls	r3, r3, #8
 8007222:	b21a      	sxth	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	3304      	adds	r3, #4
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	b21b      	sxth	r3, r3
 800722c:	4313      	orrs	r3, r2
 800722e:	b21b      	sxth	r3, r3
 8007230:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 8007232:	8afb      	ldrh	r3, [r7, #22]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <SCSI_ReceiveDiagnosticResults+0x40>
  {
    return 0;
 8007238:	2300      	movs	r3, #0
 800723a:	e00b      	b.n	8007254 <SCSI_ReceiveDiagnosticResults+0x58>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 800723c:	8afb      	ldrh	r3, [r7, #22]
 800723e:	2b08      	cmp	r3, #8
 8007240:	d901      	bls.n	8007246 <SCSI_ReceiveDiagnosticResults+0x4a>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8007242:	2308      	movs	r3, #8
 8007244:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8007246:	8afb      	ldrh	r3, [r7, #22]
 8007248:	461a      	mov	r2, r3
 800724a:	4904      	ldr	r1, [pc, #16]	@ (800725c <SCSI_ReceiveDiagnosticResults+0x60>)
 800724c:	6938      	ldr	r0, [r7, #16]
 800724e:	f000 f94b 	bl	80074e8 <SCSI_UpdateBotData>

  return 0;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	200004f4 	.word	0x200004f4

08007260 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	607a      	str	r2, [r7, #4]
 800726a:	603b      	str	r3, [r7, #0]
 800726c:	460b      	mov	r3, r1
 800726e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	32b0      	adds	r2, #176	@ 0xb0
 800727a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800727e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8007280:	7afb      	ldrb	r3, [r7, #11]
 8007282:	3326      	adds	r3, #38	@ 0x26
 8007284:	011b      	lsls	r3, r3, #4
 8007286:	697a      	ldr	r2, [r7, #20]
 8007288:	4413      	add	r3, r2
 800728a:	3304      	adds	r3, #4
 800728c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d102      	bne.n	800729a <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 8007294:	f04f 33ff 	mov.w	r3, #4294967295
 8007298:	e010      	b.n	80072bc <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	441a      	add	r2, r3
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d908      	bls.n	80072ba <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 80072a8:	7af9      	ldrb	r1, [r7, #11]
 80072aa:	2321      	movs	r3, #33	@ 0x21
 80072ac:	2205      	movs	r2, #5
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f7ff fb1f 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 80072b4:	f04f 33ff 	mov.w	r3, #4294967295
 80072b8:	e000      	b.n	80072bc <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3718      	adds	r7, #24
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80072c4:	b590      	push	{r4, r7, lr}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	460b      	mov	r3, r1
 80072ce:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	32b0      	adds	r2, #176	@ 0xb0
 80072da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072de:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80072e0:	78fb      	ldrb	r3, [r7, #3]
 80072e2:	3326      	adds	r3, #38	@ 0x26
 80072e4:	011b      	lsls	r3, r3, #4
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	4413      	add	r3, r2
 80072ea:	3304      	adds	r3, #4
 80072ec:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d102      	bne.n	80072fa <SCSI_ProcessRead+0x36>
  {
    return -1;
 80072f4:	f04f 33ff 	mov.w	r3, #4294967295
 80072f8:	e05f      	b.n	80073ba <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	8812      	ldrh	r2, [r2, #0]
 8007302:	fb02 f303 	mul.w	r3, r2, r3
 8007306:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800730e:	bf28      	it	cs
 8007310:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007314:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	33b0      	adds	r3, #176	@ 0xb0
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	691c      	ldr	r4, [r3, #16]
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f103 0110 	add.w	r1, r3, #16
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	881b      	ldrh	r3, [r3, #0]
 8007336:	4618      	mov	r0, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800733e:	b29b      	uxth	r3, r3
 8007340:	78f8      	ldrb	r0, [r7, #3]
 8007342:	47a0      	blx	r4
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	da08      	bge.n	800735c <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800734a:	78f9      	ldrb	r1, [r7, #3]
 800734c:	2311      	movs	r3, #17
 800734e:	2204      	movs	r2, #4
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7ff face 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 8007356:	f04f 33ff 	mov.w	r3, #4294967295
 800735a:	e02e      	b.n	80073ba <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800735c:	4b19      	ldr	r3, [pc, #100]	@ (80073c4 <SCSI_ProcessRead+0x100>)
 800735e:	7819      	ldrb	r1, [r3, #0]
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	f103 0210 	add.w	r2, r3, #16
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f003 fab1 	bl	800a8d0 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	4619      	mov	r1, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	fbb3 f3f1 	udiv	r3, r3, r1
 800737e:	441a      	add	r2, r3
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	68da      	ldr	r2, [r3, #12]
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	4619      	mov	r1, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	fbb3 f3f1 	udiv	r3, r3, r1
 8007394:	1ad2      	subs	r2, r2, r3
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	1ad2      	subs	r2, r2, r3
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	2203      	movs	r2, #3
 80073b6:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	371c      	adds	r7, #28
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd90      	pop	{r4, r7, pc}
 80073c2:	bf00      	nop
 80073c4:	2000006e 	.word	0x2000006e

080073c8 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80073c8:	b590      	push	{r4, r7, lr}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	32b0      	adds	r2, #176	@ 0xb0
 80073de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e2:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	3326      	adds	r3, #38	@ 0x26
 80073e8:	011b      	lsls	r3, r3, #4
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	4413      	add	r3, r2
 80073ee:	3304      	adds	r3, #4
 80073f0:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d102      	bne.n	80073fe <SCSI_ProcessWrite+0x36>
  {
    return -1;
 80073f8:	f04f 33ff 	mov.w	r3, #4294967295
 80073fc:	e06d      	b.n	80074da <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	693a      	ldr	r2, [r7, #16]
 8007404:	8812      	ldrh	r2, [r2, #0]
 8007406:	fb02 f303 	mul.w	r3, r2, r3
 800740a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007412:	bf28      	it	cs
 8007414:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007418:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	33b0      	adds	r3, #176	@ 0xb0
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	695c      	ldr	r4, [r3, #20]
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	f103 0110 	add.w	r1, r3, #16
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	4618      	mov	r0, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8007442:	b29b      	uxth	r3, r3
 8007444:	78f8      	ldrb	r0, [r7, #3]
 8007446:	47a0      	blx	r4
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	da08      	bge.n	8007460 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800744e:	78f9      	ldrb	r1, [r7, #3]
 8007450:	2303      	movs	r3, #3
 8007452:	2204      	movs	r2, #4
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff fa4c 	bl	80068f2 <SCSI_SenseCode>
    return -1;
 800745a:	f04f 33ff 	mov.w	r3, #4294967295
 800745e:	e03c      	b.n	80074da <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	689a      	ldr	r2, [r3, #8]
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	4619      	mov	r1, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007470:	441a      	add	r2, r3
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	68da      	ldr	r2, [r3, #12]
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	881b      	ldrh	r3, [r3, #0]
 800747e:	4619      	mov	r1, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	fbb3 f3f1 	udiv	r3, r3, r1
 8007486:	1ad2      	subs	r2, r2, r3
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	1ad2      	subs	r2, r2, r3
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d104      	bne.n	80074ae <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80074a4:	2100      	movs	r1, #0
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7fe fc26 	bl	8005cf8 <MSC_BOT_SendCSW>
 80074ac:	e014      	b.n	80074d8 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	8812      	ldrh	r2, [r2, #0]
 80074b6:	fb02 f303 	mul.w	r3, r2, r3
 80074ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074be:	bf28      	it	cs
 80074c0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80074c4:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80074c6:	4b07      	ldr	r3, [pc, #28]	@ (80074e4 <SCSI_ProcessWrite+0x11c>)
 80074c8:	7819      	ldrb	r1, [r3, #0]
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f103 0210 	add.w	r2, r3, #16
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f003 fa1d 	bl	800a912 <USBD_LL_PrepareReceive>
  }

  return 0;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	371c      	adds	r7, #28
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd90      	pop	{r4, r7, pc}
 80074e2:	bf00      	nop
 80074e4:	2000006f 	.word	0x2000006f

080074e8 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	4613      	mov	r3, r2
 80074f4:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 80074f6:	88fb      	ldrh	r3, [r7, #6]
 80074f8:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8007500:	f04f 33ff 	mov.w	r3, #4294967295
 8007504:	e013      	b.n	800752e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8007506:	8afa      	ldrh	r2, [r7, #22]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800750c:	e00b      	b.n	8007526 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800750e:	8afb      	ldrh	r3, [r7, #22]
 8007510:	3b01      	subs	r3, #1
 8007512:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8007514:	8afb      	ldrh	r3, [r7, #22]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	441a      	add	r2, r3
 800751a:	8afb      	ldrh	r3, [r7, #22]
 800751c:	7811      	ldrb	r1, [r2, #0]
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	4413      	add	r3, r2
 8007522:	460a      	mov	r2, r1
 8007524:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8007526:	8afb      	ldrh	r3, [r7, #22]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1f0      	bne.n	800750e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b086      	sub	sp, #24
 800753e:	af00      	add	r7, sp, #0
 8007540:	60f8      	str	r0, [r7, #12]
 8007542:	60b9      	str	r1, [r7, #8]
 8007544:	4613      	mov	r3, r2
 8007546:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800754e:	2303      	movs	r3, #3
 8007550:	e01f      	b.n	8007592 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d003      	beq.n	8007578 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	79fa      	ldrb	r2, [r7, #7]
 8007584:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f003 f84e 	bl	800a628 <USBD_LL_Init>
 800758c:	4603      	mov	r3, r0
 800758e:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007590:	7dfb      	ldrb	r3, [r7, #23]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3718      	adds	r7, #24
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b084      	sub	sp, #16
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80075a4:	2300      	movs	r3, #0
 80075a6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d101      	bne.n	80075b2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e025      	b.n	80075fe <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	32ae      	adds	r2, #174	@ 0xae
 80075c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00f      	beq.n	80075ee <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	32ae      	adds	r2, #174	@ 0xae
 80075d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075de:	f107 020e 	add.w	r2, r7, #14
 80075e2:	4610      	mov	r0, r2
 80075e4:	4798      	blx	r3
 80075e6:	4602      	mov	r2, r0
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b082      	sub	sp, #8
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f003 f856 	bl	800a6c0 <USBD_LL_Start>
 8007614:	4603      	mov	r3, r0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3708      	adds	r7, #8
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007626:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007628:	4618      	mov	r0, r3
 800762a:	370c      	adds	r7, #12
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr

08007634 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	460b      	mov	r3, r1
 800763e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007640:	2300      	movs	r3, #0
 8007642:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800764a:	2b00      	cmp	r3, #0
 800764c:	d009      	beq.n	8007662 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	78fa      	ldrb	r2, [r7, #3]
 8007658:	4611      	mov	r1, r2
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	4798      	blx	r3
 800765e:	4603      	mov	r3, r0
 8007660:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007662:	7bfb      	ldrb	r3, [r7, #15]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	460b      	mov	r3, r1
 8007676:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	78fa      	ldrb	r2, [r7, #3]
 8007686:	4611      	mov	r1, r2
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	4798      	blx	r3
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d001      	beq.n	8007696 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007692:	2303      	movs	r3, #3
 8007694:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007696:	7bfb      	ldrb	r3, [r7, #15]
}
 8007698:	4618      	mov	r0, r3
 800769a:	3710      	adds	r7, #16
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076b0:	6839      	ldr	r1, [r7, #0]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f001 f921 	bl	80088fa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80076c6:	461a      	mov	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80076d4:	f003 031f 	and.w	r3, r3, #31
 80076d8:	2b02      	cmp	r3, #2
 80076da:	d01a      	beq.n	8007712 <USBD_LL_SetupStage+0x72>
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d822      	bhi.n	8007726 <USBD_LL_SetupStage+0x86>
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d002      	beq.n	80076ea <USBD_LL_SetupStage+0x4a>
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d00a      	beq.n	80076fe <USBD_LL_SetupStage+0x5e>
 80076e8:	e01d      	b.n	8007726 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076f0:	4619      	mov	r1, r3
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fb76 	bl	8007de4 <USBD_StdDevReq>
 80076f8:	4603      	mov	r3, r0
 80076fa:	73fb      	strb	r3, [r7, #15]
      break;
 80076fc:	e020      	b.n	8007740 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007704:	4619      	mov	r1, r3
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fbde 	bl	8007ec8 <USBD_StdItfReq>
 800770c:	4603      	mov	r3, r0
 800770e:	73fb      	strb	r3, [r7, #15]
      break;
 8007710:	e016      	b.n	8007740 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fc40 	bl	8007fa0 <USBD_StdEPReq>
 8007720:	4603      	mov	r3, r0
 8007722:	73fb      	strb	r3, [r7, #15]
      break;
 8007724:	e00c      	b.n	8007740 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800772c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007730:	b2db      	uxtb	r3, r3
 8007732:	4619      	mov	r1, r3
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f003 f842 	bl	800a7be <USBD_LL_StallEP>
 800773a:	4603      	mov	r3, r0
 800773c:	73fb      	strb	r3, [r7, #15]
      break;
 800773e:	bf00      	nop
  }

  return ret;
 8007740:	7bfb      	ldrb	r3, [r7, #15]
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b086      	sub	sp, #24
 800774e:	af00      	add	r7, sp, #0
 8007750:	60f8      	str	r0, [r7, #12]
 8007752:	460b      	mov	r3, r1
 8007754:	607a      	str	r2, [r7, #4]
 8007756:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007758:	2300      	movs	r3, #0
 800775a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800775c:	7afb      	ldrb	r3, [r7, #11]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d177      	bne.n	8007852 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007768:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007770:	2b03      	cmp	r3, #3
 8007772:	f040 80a1 	bne.w	80078b8 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	8992      	ldrh	r2, [r2, #12]
 800777e:	4293      	cmp	r3, r2
 8007780:	d91c      	bls.n	80077bc <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	8992      	ldrh	r2, [r2, #12]
 800778a:	1a9a      	subs	r2, r3, r2
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	693a      	ldr	r2, [r7, #16]
 8007796:	8992      	ldrh	r2, [r2, #12]
 8007798:	441a      	add	r2, r3
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6919      	ldr	r1, [r3, #16]
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	899b      	ldrh	r3, [r3, #12]
 80077a6:	461a      	mov	r2, r3
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	4293      	cmp	r3, r2
 80077ae:	bf38      	it	cc
 80077b0:	4613      	movcc	r3, r2
 80077b2:	461a      	mov	r2, r3
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f001 f986 	bl	8008ac6 <USBD_CtlContinueRx>
 80077ba:	e07d      	b.n	80078b8 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80077c2:	f003 031f 	and.w	r3, r3, #31
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d014      	beq.n	80077f4 <USBD_LL_DataOutStage+0xaa>
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d81d      	bhi.n	800780a <USBD_LL_DataOutStage+0xc0>
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d002      	beq.n	80077d8 <USBD_LL_DataOutStage+0x8e>
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d003      	beq.n	80077de <USBD_LL_DataOutStage+0x94>
 80077d6:	e018      	b.n	800780a <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80077d8:	2300      	movs	r3, #0
 80077da:	75bb      	strb	r3, [r7, #22]
            break;
 80077dc:	e018      	b.n	8007810 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	4619      	mov	r1, r3
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fa6e 	bl	8007cca <USBD_CoreFindIF>
 80077ee:	4603      	mov	r3, r0
 80077f0:	75bb      	strb	r3, [r7, #22]
            break;
 80077f2:	e00d      	b.n	8007810 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	4619      	mov	r1, r3
 80077fe:	68f8      	ldr	r0, [r7, #12]
 8007800:	f000 fa70 	bl	8007ce4 <USBD_CoreFindEP>
 8007804:	4603      	mov	r3, r0
 8007806:	75bb      	strb	r3, [r7, #22]
            break;
 8007808:	e002      	b.n	8007810 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	75bb      	strb	r3, [r7, #22]
            break;
 800780e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007810:	7dbb      	ldrb	r3, [r7, #22]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d119      	bne.n	800784a <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b03      	cmp	r3, #3
 8007820:	d113      	bne.n	800784a <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007822:	7dba      	ldrb	r2, [r7, #22]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	32ae      	adds	r2, #174	@ 0xae
 8007828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00b      	beq.n	800784a <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007832:	7dba      	ldrb	r2, [r7, #22]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800783a:	7dba      	ldrb	r2, [r7, #22]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	32ae      	adds	r2, #174	@ 0xae
 8007840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007844:	691b      	ldr	r3, [r3, #16]
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f001 f94c 	bl	8008ae8 <USBD_CtlSendStatus>
 8007850:	e032      	b.n	80078b8 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007852:	7afb      	ldrb	r3, [r7, #11]
 8007854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007858:	b2db      	uxtb	r3, r3
 800785a:	4619      	mov	r1, r3
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f000 fa41 	bl	8007ce4 <USBD_CoreFindEP>
 8007862:	4603      	mov	r3, r0
 8007864:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007866:	7dbb      	ldrb	r3, [r7, #22]
 8007868:	2bff      	cmp	r3, #255	@ 0xff
 800786a:	d025      	beq.n	80078b8 <USBD_LL_DataOutStage+0x16e>
 800786c:	7dbb      	ldrb	r3, [r7, #22]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d122      	bne.n	80078b8 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b03      	cmp	r3, #3
 800787c:	d117      	bne.n	80078ae <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800787e:	7dba      	ldrb	r2, [r7, #22]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	32ae      	adds	r2, #174	@ 0xae
 8007884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00f      	beq.n	80078ae <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800788e:	7dba      	ldrb	r2, [r7, #22]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007896:	7dba      	ldrb	r2, [r7, #22]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	32ae      	adds	r2, #174	@ 0xae
 800789c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	7afa      	ldrb	r2, [r7, #11]
 80078a4:	4611      	mov	r1, r2
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	4798      	blx	r3
 80078aa:	4603      	mov	r3, r0
 80078ac:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80078ae:	7dfb      	ldrb	r3, [r7, #23]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d001      	beq.n	80078b8 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80078b4:	7dfb      	ldrb	r3, [r7, #23]
 80078b6:	e000      	b.n	80078ba <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3718      	adds	r7, #24
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b086      	sub	sp, #24
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	60f8      	str	r0, [r7, #12]
 80078ca:	460b      	mov	r3, r1
 80078cc:	607a      	str	r2, [r7, #4]
 80078ce:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80078d0:	7afb      	ldrb	r3, [r7, #11]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d178      	bne.n	80079c8 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	3314      	adds	r3, #20
 80078da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d163      	bne.n	80079ae <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	693a      	ldr	r2, [r7, #16]
 80078ec:	8992      	ldrh	r2, [r2, #12]
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d91c      	bls.n	800792c <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	8992      	ldrh	r2, [r2, #12]
 80078fa:	1a9a      	subs	r2, r3, r2
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	8992      	ldrh	r2, [r2, #12]
 8007908:	441a      	add	r2, r3
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	6919      	ldr	r1, [r3, #16]
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	461a      	mov	r2, r3
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f001 f8c3 	bl	8008aa4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800791e:	2300      	movs	r3, #0
 8007920:	2200      	movs	r2, #0
 8007922:	2100      	movs	r1, #0
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f002 fff4 	bl	800a912 <USBD_LL_PrepareReceive>
 800792a:	e040      	b.n	80079ae <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	899b      	ldrh	r3, [r3, #12]
 8007930:	461a      	mov	r2, r3
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	429a      	cmp	r2, r3
 8007938:	d11c      	bne.n	8007974 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007942:	4293      	cmp	r3, r2
 8007944:	d316      	bcc.n	8007974 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007950:	429a      	cmp	r2, r3
 8007952:	d20f      	bcs.n	8007974 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007954:	2200      	movs	r2, #0
 8007956:	2100      	movs	r1, #0
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f001 f8a3 	bl	8008aa4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007966:	2300      	movs	r3, #0
 8007968:	2200      	movs	r2, #0
 800796a:	2100      	movs	r1, #0
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	f002 ffd0 	bl	800a912 <USBD_LL_PrepareReceive>
 8007972:	e01c      	b.n	80079ae <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b03      	cmp	r3, #3
 800797e:	d10f      	bne.n	80079a0 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d009      	beq.n	80079a0 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80079a0:	2180      	movs	r1, #128	@ 0x80
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f002 ff0b 	bl	800a7be <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f001 f8b0 	bl	8008b0e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d03a      	beq.n	8007a2e <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f7ff fe30 	bl	800761e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80079c6:	e032      	b.n	8007a2e <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80079c8:	7afb      	ldrb	r3, [r7, #11]
 80079ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	4619      	mov	r1, r3
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f000 f986 	bl	8007ce4 <USBD_CoreFindEP>
 80079d8:	4603      	mov	r3, r0
 80079da:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079dc:	7dfb      	ldrb	r3, [r7, #23]
 80079de:	2bff      	cmp	r3, #255	@ 0xff
 80079e0:	d025      	beq.n	8007a2e <USBD_LL_DataInStage+0x16c>
 80079e2:	7dfb      	ldrb	r3, [r7, #23]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d122      	bne.n	8007a2e <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b03      	cmp	r3, #3
 80079f2:	d11c      	bne.n	8007a2e <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80079f4:	7dfa      	ldrb	r2, [r7, #23]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	32ae      	adds	r2, #174	@ 0xae
 80079fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d014      	beq.n	8007a2e <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007a04:	7dfa      	ldrb	r2, [r7, #23]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007a0c:	7dfa      	ldrb	r2, [r7, #23]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	32ae      	adds	r2, #174	@ 0xae
 8007a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a16:	695b      	ldr	r3, [r3, #20]
 8007a18:	7afa      	ldrb	r2, [r7, #11]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	4798      	blx	r3
 8007a20:	4603      	mov	r3, r0
 8007a22:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007a24:	7dbb      	ldrb	r3, [r7, #22]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d001      	beq.n	8007a2e <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007a2a:	7dbb      	ldrb	r3, [r7, #22]
 8007a2c:	e000      	b.n	8007a30 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a40:	2300      	movs	r3, #0
 8007a42:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d014      	beq.n	8007a9e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00e      	beq.n	8007a9e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	6852      	ldr	r2, [r2, #4]
 8007a8c:	b2d2      	uxtb	r2, r2
 8007a8e:	4611      	mov	r1, r2
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	4798      	blx	r3
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a9e:	2340      	movs	r3, #64	@ 0x40
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f002 fe26 	bl	800a6f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2240      	movs	r2, #64	@ 0x40
 8007ab6:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007aba:	2340      	movs	r3, #64	@ 0x40
 8007abc:	2200      	movs	r2, #0
 8007abe:	2180      	movs	r1, #128	@ 0x80
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f002 fe18 	bl	800a6f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2240      	movs	r2, #64	@ 0x40
 8007ad2:	841a      	strh	r2, [r3, #32]

  return ret;
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b083      	sub	sp, #12
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
 8007ae6:	460b      	mov	r3, r1
 8007ae8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	78fa      	ldrb	r2, [r7, #3]
 8007aee:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	2b04      	cmp	r3, #4
 8007b10:	d006      	beq.n	8007b20 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b18:	b2da      	uxtb	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2204      	movs	r2, #4
 8007b24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	370c      	adds	r7, #12
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b36:	b480      	push	{r7}
 8007b38:	b083      	sub	sp, #12
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b04      	cmp	r3, #4
 8007b48:	d106      	bne.n	8007b58 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	370c      	adds	r7, #12
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr

08007b66 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b082      	sub	sp, #8
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	2b03      	cmp	r3, #3
 8007b78:	d110      	bne.n	8007b9c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00b      	beq.n	8007b9c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b8a:	69db      	ldr	r3, [r3, #28]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b96:	69db      	ldr	r3, [r3, #28]
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3708      	adds	r7, #8
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	32ae      	adds	r2, #174	@ 0xae
 8007bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d101      	bne.n	8007bc8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e01c      	b.n	8007c02 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	d115      	bne.n	8007c00 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	32ae      	adds	r2, #174	@ 0xae
 8007bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d00b      	beq.n	8007c00 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	32ae      	adds	r2, #174	@ 0xae
 8007bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf6:	6a1b      	ldr	r3, [r3, #32]
 8007bf8:	78fa      	ldrb	r2, [r7, #3]
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
 8007c12:	460b      	mov	r3, r1
 8007c14:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	32ae      	adds	r2, #174	@ 0xae
 8007c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	e01c      	b.n	8007c66 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	2b03      	cmp	r3, #3
 8007c36:	d115      	bne.n	8007c64 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	32ae      	adds	r2, #174	@ 0xae
 8007c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00b      	beq.n	8007c64 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	32ae      	adds	r2, #174	@ 0xae
 8007c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5c:	78fa      	ldrb	r2, [r7, #3]
 8007c5e:	4611      	mov	r1, r2
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b083      	sub	sp, #12
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00e      	beq.n	8007cc0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	6852      	ldr	r2, [r2, #4]
 8007cae:	b2d2      	uxtb	r2, r2
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	4798      	blx	r3
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b083      	sub	sp, #12
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007cd6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	460b      	mov	r3, r1
 8007cee:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007cf0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	370c      	adds	r7, #12
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b086      	sub	sp, #24
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	460b      	mov	r3, r1
 8007d08:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	885b      	ldrh	r3, [r3, #2]
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	7812      	ldrb	r2, [r2, #0]
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d91f      	bls.n	8007d64 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007d2a:	e013      	b.n	8007d54 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d2c:	f107 030a 	add.w	r3, r7, #10
 8007d30:	4619      	mov	r1, r3
 8007d32:	6978      	ldr	r0, [r7, #20]
 8007d34:	f000 f81b 	bl	8007d6e <USBD_GetNextDesc>
 8007d38:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	785b      	ldrb	r3, [r3, #1]
 8007d3e:	2b05      	cmp	r3, #5
 8007d40:	d108      	bne.n	8007d54 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	789b      	ldrb	r3, [r3, #2]
 8007d4a:	78fa      	ldrb	r2, [r7, #3]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d008      	beq.n	8007d62 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007d50:	2300      	movs	r3, #0
 8007d52:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	885b      	ldrh	r3, [r3, #2]
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	897b      	ldrh	r3, [r7, #10]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d8e5      	bhi.n	8007d2c <USBD_GetEpDesc+0x2e>
 8007d60:	e000      	b.n	8007d64 <USBD_GetEpDesc+0x66>
          break;
 8007d62:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007d64:	693b      	ldr	r3, [r7, #16]
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b085      	sub	sp, #20
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	881b      	ldrh	r3, [r3, #0]
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	7812      	ldrb	r2, [r2, #0]
 8007d84:	4413      	add	r3, r2
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	461a      	mov	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4413      	add	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007d98:	68fb      	ldr	r3, [r7, #12]
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007da6:	b480      	push	{r7}
 8007da8:	b087      	sub	sp, #28
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007dc4:	8a3b      	ldrh	r3, [r7, #16]
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	b21a      	sxth	r2, r3
 8007dca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	b21b      	sxth	r3, r3
 8007dd2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007dd4:	89fb      	ldrh	r3, [r7, #14]
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	371c      	adds	r7, #28
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
	...

08007de4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dee:	2300      	movs	r3, #0
 8007df0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007dfa:	2b40      	cmp	r3, #64	@ 0x40
 8007dfc:	d005      	beq.n	8007e0a <USBD_StdDevReq+0x26>
 8007dfe:	2b40      	cmp	r3, #64	@ 0x40
 8007e00:	d857      	bhi.n	8007eb2 <USBD_StdDevReq+0xce>
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00f      	beq.n	8007e26 <USBD_StdDevReq+0x42>
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d153      	bne.n	8007eb2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	32ae      	adds	r2, #174	@ 0xae
 8007e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	6839      	ldr	r1, [r7, #0]
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	4798      	blx	r3
 8007e20:	4603      	mov	r3, r0
 8007e22:	73fb      	strb	r3, [r7, #15]
      break;
 8007e24:	e04a      	b.n	8007ebc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	785b      	ldrb	r3, [r3, #1]
 8007e2a:	2b09      	cmp	r3, #9
 8007e2c:	d83b      	bhi.n	8007ea6 <USBD_StdDevReq+0xc2>
 8007e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e34 <USBD_StdDevReq+0x50>)
 8007e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e34:	08007e89 	.word	0x08007e89
 8007e38:	08007e9d 	.word	0x08007e9d
 8007e3c:	08007ea7 	.word	0x08007ea7
 8007e40:	08007e93 	.word	0x08007e93
 8007e44:	08007ea7 	.word	0x08007ea7
 8007e48:	08007e67 	.word	0x08007e67
 8007e4c:	08007e5d 	.word	0x08007e5d
 8007e50:	08007ea7 	.word	0x08007ea7
 8007e54:	08007e7f 	.word	0x08007e7f
 8007e58:	08007e71 	.word	0x08007e71
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fa3e 	bl	80082e0 <USBD_GetDescriptor>
          break;
 8007e64:	e024      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007e66:	6839      	ldr	r1, [r7, #0]
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 fba3 	bl	80085b4 <USBD_SetAddress>
          break;
 8007e6e:	e01f      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007e70:	6839      	ldr	r1, [r7, #0]
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 fbe2 	bl	800863c <USBD_SetConfig>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	73fb      	strb	r3, [r7, #15]
          break;
 8007e7c:	e018      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e7e:	6839      	ldr	r1, [r7, #0]
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fc85 	bl	8008790 <USBD_GetConfig>
          break;
 8007e86:	e013      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e88:	6839      	ldr	r1, [r7, #0]
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 fcb6 	bl	80087fc <USBD_GetStatus>
          break;
 8007e90:	e00e      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e92:	6839      	ldr	r1, [r7, #0]
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fce5 	bl	8008864 <USBD_SetFeature>
          break;
 8007e9a:	e009      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fd09 	bl	80088b6 <USBD_ClrFeature>
          break;
 8007ea4:	e004      	b.n	8007eb0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007ea6:	6839      	ldr	r1, [r7, #0]
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fd60 	bl	800896e <USBD_CtlError>
          break;
 8007eae:	bf00      	nop
      }
      break;
 8007eb0:	e004      	b.n	8007ebc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007eb2:	6839      	ldr	r1, [r7, #0]
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fd5a 	bl	800896e <USBD_CtlError>
      break;
 8007eba:	bf00      	nop
  }

  return ret;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop

08007ec8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ede:	2b40      	cmp	r3, #64	@ 0x40
 8007ee0:	d005      	beq.n	8007eee <USBD_StdItfReq+0x26>
 8007ee2:	2b40      	cmp	r3, #64	@ 0x40
 8007ee4:	d852      	bhi.n	8007f8c <USBD_StdItfReq+0xc4>
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <USBD_StdItfReq+0x26>
 8007eea:	2b20      	cmp	r3, #32
 8007eec:	d14e      	bne.n	8007f8c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d840      	bhi.n	8007f7e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	889b      	ldrh	r3, [r3, #4]
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d836      	bhi.n	8007f74 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	889b      	ldrh	r3, [r3, #4]
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff fedb 	bl	8007cca <USBD_CoreFindIF>
 8007f14:	4603      	mov	r3, r0
 8007f16:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f18:	7bbb      	ldrb	r3, [r7, #14]
 8007f1a:	2bff      	cmp	r3, #255	@ 0xff
 8007f1c:	d01d      	beq.n	8007f5a <USBD_StdItfReq+0x92>
 8007f1e:	7bbb      	ldrb	r3, [r7, #14]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d11a      	bne.n	8007f5a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007f24:	7bba      	ldrb	r2, [r7, #14]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	32ae      	adds	r2, #174	@ 0xae
 8007f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00f      	beq.n	8007f54 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007f34:	7bba      	ldrb	r2, [r7, #14]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007f3c:	7bba      	ldrb	r2, [r7, #14]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	32ae      	adds	r2, #174	@ 0xae
 8007f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	4798      	blx	r3
 8007f4e:	4603      	mov	r3, r0
 8007f50:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f52:	e004      	b.n	8007f5e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007f54:	2303      	movs	r3, #3
 8007f56:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f58:	e001      	b.n	8007f5e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007f5a:	2303      	movs	r3, #3
 8007f5c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	88db      	ldrh	r3, [r3, #6]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d110      	bne.n	8007f88 <USBD_StdItfReq+0xc0>
 8007f66:	7bfb      	ldrb	r3, [r7, #15]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d10d      	bne.n	8007f88 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 fdbb 	bl	8008ae8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007f72:	e009      	b.n	8007f88 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007f74:	6839      	ldr	r1, [r7, #0]
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 fcf9 	bl	800896e <USBD_CtlError>
          break;
 8007f7c:	e004      	b.n	8007f88 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007f7e:	6839      	ldr	r1, [r7, #0]
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fcf4 	bl	800896e <USBD_CtlError>
          break;
 8007f86:	e000      	b.n	8007f8a <USBD_StdItfReq+0xc2>
          break;
 8007f88:	bf00      	nop
      }
      break;
 8007f8a:	e004      	b.n	8007f96 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007f8c:	6839      	ldr	r1, [r7, #0]
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 fced 	bl	800896e <USBD_CtlError>
      break;
 8007f94:	bf00      	nop
  }

  return ret;
 8007f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3710      	adds	r7, #16
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007faa:	2300      	movs	r3, #0
 8007fac:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	889b      	ldrh	r3, [r3, #4]
 8007fb2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007fbc:	2b40      	cmp	r3, #64	@ 0x40
 8007fbe:	d007      	beq.n	8007fd0 <USBD_StdEPReq+0x30>
 8007fc0:	2b40      	cmp	r3, #64	@ 0x40
 8007fc2:	f200 8181 	bhi.w	80082c8 <USBD_StdEPReq+0x328>
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d02a      	beq.n	8008020 <USBD_StdEPReq+0x80>
 8007fca:	2b20      	cmp	r3, #32
 8007fcc:	f040 817c 	bne.w	80082c8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007fd0:	7bbb      	ldrb	r3, [r7, #14]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff fe85 	bl	8007ce4 <USBD_CoreFindEP>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fde:	7b7b      	ldrb	r3, [r7, #13]
 8007fe0:	2bff      	cmp	r3, #255	@ 0xff
 8007fe2:	f000 8176 	beq.w	80082d2 <USBD_StdEPReq+0x332>
 8007fe6:	7b7b      	ldrb	r3, [r7, #13]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f040 8172 	bne.w	80082d2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007fee:	7b7a      	ldrb	r2, [r7, #13]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007ff6:	7b7a      	ldrb	r2, [r7, #13]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	32ae      	adds	r2, #174	@ 0xae
 8007ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	2b00      	cmp	r3, #0
 8008004:	f000 8165 	beq.w	80082d2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008008:	7b7a      	ldrb	r2, [r7, #13]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	32ae      	adds	r2, #174	@ 0xae
 800800e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	6839      	ldr	r1, [r7, #0]
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	4798      	blx	r3
 800801a:	4603      	mov	r3, r0
 800801c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800801e:	e158      	b.n	80082d2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	785b      	ldrb	r3, [r3, #1]
 8008024:	2b03      	cmp	r3, #3
 8008026:	d008      	beq.n	800803a <USBD_StdEPReq+0x9a>
 8008028:	2b03      	cmp	r3, #3
 800802a:	f300 8147 	bgt.w	80082bc <USBD_StdEPReq+0x31c>
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 809b 	beq.w	800816a <USBD_StdEPReq+0x1ca>
 8008034:	2b01      	cmp	r3, #1
 8008036:	d03c      	beq.n	80080b2 <USBD_StdEPReq+0x112>
 8008038:	e140      	b.n	80082bc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b02      	cmp	r3, #2
 8008044:	d002      	beq.n	800804c <USBD_StdEPReq+0xac>
 8008046:	2b03      	cmp	r3, #3
 8008048:	d016      	beq.n	8008078 <USBD_StdEPReq+0xd8>
 800804a:	e02c      	b.n	80080a6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800804c:	7bbb      	ldrb	r3, [r7, #14]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00d      	beq.n	800806e <USBD_StdEPReq+0xce>
 8008052:	7bbb      	ldrb	r3, [r7, #14]
 8008054:	2b80      	cmp	r3, #128	@ 0x80
 8008056:	d00a      	beq.n	800806e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008058:	7bbb      	ldrb	r3, [r7, #14]
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f002 fbae 	bl	800a7be <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008062:	2180      	movs	r1, #128	@ 0x80
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f002 fbaa 	bl	800a7be <USBD_LL_StallEP>
 800806a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800806c:	e020      	b.n	80080b0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800806e:	6839      	ldr	r1, [r7, #0]
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 fc7c 	bl	800896e <USBD_CtlError>
              break;
 8008076:	e01b      	b.n	80080b0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	885b      	ldrh	r3, [r3, #2]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d10e      	bne.n	800809e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008080:	7bbb      	ldrb	r3, [r7, #14]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00b      	beq.n	800809e <USBD_StdEPReq+0xfe>
 8008086:	7bbb      	ldrb	r3, [r7, #14]
 8008088:	2b80      	cmp	r3, #128	@ 0x80
 800808a:	d008      	beq.n	800809e <USBD_StdEPReq+0xfe>
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	88db      	ldrh	r3, [r3, #6]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d104      	bne.n	800809e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008094:	7bbb      	ldrb	r3, [r7, #14]
 8008096:	4619      	mov	r1, r3
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f002 fb90 	bl	800a7be <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fd22 	bl	8008ae8 <USBD_CtlSendStatus>

              break;
 80080a4:	e004      	b.n	80080b0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 fc60 	bl	800896e <USBD_CtlError>
              break;
 80080ae:	bf00      	nop
          }
          break;
 80080b0:	e109      	b.n	80082c6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b02      	cmp	r3, #2
 80080bc:	d002      	beq.n	80080c4 <USBD_StdEPReq+0x124>
 80080be:	2b03      	cmp	r3, #3
 80080c0:	d016      	beq.n	80080f0 <USBD_StdEPReq+0x150>
 80080c2:	e04b      	b.n	800815c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080c4:	7bbb      	ldrb	r3, [r7, #14]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00d      	beq.n	80080e6 <USBD_StdEPReq+0x146>
 80080ca:	7bbb      	ldrb	r3, [r7, #14]
 80080cc:	2b80      	cmp	r3, #128	@ 0x80
 80080ce:	d00a      	beq.n	80080e6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080d0:	7bbb      	ldrb	r3, [r7, #14]
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f002 fb72 	bl	800a7be <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080da:	2180      	movs	r1, #128	@ 0x80
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f002 fb6e 	bl	800a7be <USBD_LL_StallEP>
 80080e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080e4:	e040      	b.n	8008168 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 fc40 	bl	800896e <USBD_CtlError>
              break;
 80080ee:	e03b      	b.n	8008168 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	885b      	ldrh	r3, [r3, #2]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d136      	bne.n	8008166 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80080f8:	7bbb      	ldrb	r3, [r7, #14]
 80080fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d004      	beq.n	800810c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008102:	7bbb      	ldrb	r3, [r7, #14]
 8008104:	4619      	mov	r1, r3
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f002 fb78 	bl	800a7fc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fceb 	bl	8008ae8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008112:	7bbb      	ldrb	r3, [r7, #14]
 8008114:	4619      	mov	r1, r3
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7ff fde4 	bl	8007ce4 <USBD_CoreFindEP>
 800811c:	4603      	mov	r3, r0
 800811e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008120:	7b7b      	ldrb	r3, [r7, #13]
 8008122:	2bff      	cmp	r3, #255	@ 0xff
 8008124:	d01f      	beq.n	8008166 <USBD_StdEPReq+0x1c6>
 8008126:	7b7b      	ldrb	r3, [r7, #13]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d11c      	bne.n	8008166 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800812c:	7b7a      	ldrb	r2, [r7, #13]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008134:	7b7a      	ldrb	r2, [r7, #13]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	32ae      	adds	r2, #174	@ 0xae
 800813a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d010      	beq.n	8008166 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008144:	7b7a      	ldrb	r2, [r7, #13]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	32ae      	adds	r2, #174	@ 0xae
 800814a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	6839      	ldr	r1, [r7, #0]
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	4798      	blx	r3
 8008156:	4603      	mov	r3, r0
 8008158:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800815a:	e004      	b.n	8008166 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 fc05 	bl	800896e <USBD_CtlError>
              break;
 8008164:	e000      	b.n	8008168 <USBD_StdEPReq+0x1c8>
              break;
 8008166:	bf00      	nop
          }
          break;
 8008168:	e0ad      	b.n	80082c6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b02      	cmp	r3, #2
 8008174:	d002      	beq.n	800817c <USBD_StdEPReq+0x1dc>
 8008176:	2b03      	cmp	r3, #3
 8008178:	d033      	beq.n	80081e2 <USBD_StdEPReq+0x242>
 800817a:	e099      	b.n	80082b0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800817c:	7bbb      	ldrb	r3, [r7, #14]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d007      	beq.n	8008192 <USBD_StdEPReq+0x1f2>
 8008182:	7bbb      	ldrb	r3, [r7, #14]
 8008184:	2b80      	cmp	r3, #128	@ 0x80
 8008186:	d004      	beq.n	8008192 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008188:	6839      	ldr	r1, [r7, #0]
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fbef 	bl	800896e <USBD_CtlError>
                break;
 8008190:	e093      	b.n	80082ba <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008192:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008196:	2b00      	cmp	r3, #0
 8008198:	da0b      	bge.n	80081b2 <USBD_StdEPReq+0x212>
 800819a:	7bbb      	ldrb	r3, [r7, #14]
 800819c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081a0:	4613      	mov	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	3310      	adds	r3, #16
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	4413      	add	r3, r2
 80081ae:	3304      	adds	r3, #4
 80081b0:	e00b      	b.n	80081ca <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80081b2:	7bbb      	ldrb	r3, [r7, #14]
 80081b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081b8:	4613      	mov	r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	4413      	add	r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081c4:	687a      	ldr	r2, [r7, #4]
 80081c6:	4413      	add	r3, r2
 80081c8:	3304      	adds	r3, #4
 80081ca:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2200      	movs	r2, #0
 80081d0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	330e      	adds	r3, #14
 80081d6:	2202      	movs	r2, #2
 80081d8:	4619      	mov	r1, r3
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fc44 	bl	8008a68 <USBD_CtlSendData>
              break;
 80081e0:	e06b      	b.n	80082ba <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80081e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	da11      	bge.n	800820e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80081ea:	7bbb      	ldrb	r3, [r7, #14]
 80081ec:	f003 020f 	and.w	r2, r3, #15
 80081f0:	6879      	ldr	r1, [r7, #4]
 80081f2:	4613      	mov	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	440b      	add	r3, r1
 80081fc:	3323      	adds	r3, #35	@ 0x23
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d117      	bne.n	8008234 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fbb1 	bl	800896e <USBD_CtlError>
                  break;
 800820c:	e055      	b.n	80082ba <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800820e:	7bbb      	ldrb	r3, [r7, #14]
 8008210:	f003 020f 	and.w	r2, r3, #15
 8008214:	6879      	ldr	r1, [r7, #4]
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	440b      	add	r3, r1
 8008220:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d104      	bne.n	8008234 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800822a:	6839      	ldr	r1, [r7, #0]
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 fb9e 	bl	800896e <USBD_CtlError>
                  break;
 8008232:	e042      	b.n	80082ba <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008234:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008238:	2b00      	cmp	r3, #0
 800823a:	da0b      	bge.n	8008254 <USBD_StdEPReq+0x2b4>
 800823c:	7bbb      	ldrb	r3, [r7, #14]
 800823e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008242:	4613      	mov	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	3310      	adds	r3, #16
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	4413      	add	r3, r2
 8008250:	3304      	adds	r3, #4
 8008252:	e00b      	b.n	800826c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008254:	7bbb      	ldrb	r3, [r7, #14]
 8008256:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800825a:	4613      	mov	r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	4413      	add	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	4413      	add	r3, r2
 800826a:	3304      	adds	r3, #4
 800826c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800826e:	7bbb      	ldrb	r3, [r7, #14]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <USBD_StdEPReq+0x2da>
 8008274:	7bbb      	ldrb	r3, [r7, #14]
 8008276:	2b80      	cmp	r3, #128	@ 0x80
 8008278:	d103      	bne.n	8008282 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2200      	movs	r2, #0
 800827e:	739a      	strb	r2, [r3, #14]
 8008280:	e00e      	b.n	80082a0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008282:	7bbb      	ldrb	r3, [r7, #14]
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f002 fad7 	bl	800a83a <USBD_LL_IsStallEP>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d003      	beq.n	800829a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2201      	movs	r2, #1
 8008296:	739a      	strb	r2, [r3, #14]
 8008298:	e002      	b.n	80082a0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	2200      	movs	r2, #0
 800829e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	330e      	adds	r3, #14
 80082a4:	2202      	movs	r2, #2
 80082a6:	4619      	mov	r1, r3
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fbdd 	bl	8008a68 <USBD_CtlSendData>
              break;
 80082ae:	e004      	b.n	80082ba <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80082b0:	6839      	ldr	r1, [r7, #0]
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fb5b 	bl	800896e <USBD_CtlError>
              break;
 80082b8:	bf00      	nop
          }
          break;
 80082ba:	e004      	b.n	80082c6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80082bc:	6839      	ldr	r1, [r7, #0]
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fb55 	bl	800896e <USBD_CtlError>
          break;
 80082c4:	bf00      	nop
      }
      break;
 80082c6:	e005      	b.n	80082d4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80082c8:	6839      	ldr	r1, [r7, #0]
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 fb4f 	bl	800896e <USBD_CtlError>
      break;
 80082d0:	e000      	b.n	80082d4 <USBD_StdEPReq+0x334>
      break;
 80082d2:	bf00      	nop
  }

  return ret;
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
	...

080082e0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80082ea:	2300      	movs	r3, #0
 80082ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80082f2:	2300      	movs	r3, #0
 80082f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	885b      	ldrh	r3, [r3, #2]
 80082fa:	0a1b      	lsrs	r3, r3, #8
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	3b01      	subs	r3, #1
 8008300:	2b06      	cmp	r3, #6
 8008302:	f200 8128 	bhi.w	8008556 <USBD_GetDescriptor+0x276>
 8008306:	a201      	add	r2, pc, #4	@ (adr r2, 800830c <USBD_GetDescriptor+0x2c>)
 8008308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800830c:	08008329 	.word	0x08008329
 8008310:	08008341 	.word	0x08008341
 8008314:	08008381 	.word	0x08008381
 8008318:	08008557 	.word	0x08008557
 800831c:	08008557 	.word	0x08008557
 8008320:	080084f7 	.word	0x080084f7
 8008324:	08008523 	.word	0x08008523
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	7c12      	ldrb	r2, [r2, #16]
 8008334:	f107 0108 	add.w	r1, r7, #8
 8008338:	4610      	mov	r0, r2
 800833a:	4798      	blx	r3
 800833c:	60f8      	str	r0, [r7, #12]
      break;
 800833e:	e112      	b.n	8008566 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	7c1b      	ldrb	r3, [r3, #16]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10d      	bne.n	8008364 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800834e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008350:	f107 0208 	add.w	r2, r7, #8
 8008354:	4610      	mov	r0, r2
 8008356:	4798      	blx	r3
 8008358:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	3301      	adds	r3, #1
 800835e:	2202      	movs	r2, #2
 8008360:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008362:	e100      	b.n	8008566 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800836a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800836c:	f107 0208 	add.w	r2, r7, #8
 8008370:	4610      	mov	r0, r2
 8008372:	4798      	blx	r3
 8008374:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3301      	adds	r3, #1
 800837a:	2202      	movs	r2, #2
 800837c:	701a      	strb	r2, [r3, #0]
      break;
 800837e:	e0f2      	b.n	8008566 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	885b      	ldrh	r3, [r3, #2]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	2b05      	cmp	r3, #5
 8008388:	f200 80ac 	bhi.w	80084e4 <USBD_GetDescriptor+0x204>
 800838c:	a201      	add	r2, pc, #4	@ (adr r2, 8008394 <USBD_GetDescriptor+0xb4>)
 800838e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008392:	bf00      	nop
 8008394:	080083ad 	.word	0x080083ad
 8008398:	080083e1 	.word	0x080083e1
 800839c:	08008415 	.word	0x08008415
 80083a0:	08008449 	.word	0x08008449
 80083a4:	0800847d 	.word	0x0800847d
 80083a8:	080084b1 	.word	0x080084b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00b      	beq.n	80083d0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	7c12      	ldrb	r2, [r2, #16]
 80083c4:	f107 0108 	add.w	r1, r7, #8
 80083c8:	4610      	mov	r0, r2
 80083ca:	4798      	blx	r3
 80083cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083ce:	e091      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083d0:	6839      	ldr	r1, [r7, #0]
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 facb 	bl	800896e <USBD_CtlError>
            err++;
 80083d8:	7afb      	ldrb	r3, [r7, #11]
 80083da:	3301      	adds	r3, #1
 80083dc:	72fb      	strb	r3, [r7, #11]
          break;
 80083de:	e089      	b.n	80084f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00b      	beq.n	8008404 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	7c12      	ldrb	r2, [r2, #16]
 80083f8:	f107 0108 	add.w	r1, r7, #8
 80083fc:	4610      	mov	r0, r2
 80083fe:	4798      	blx	r3
 8008400:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008402:	e077      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008404:	6839      	ldr	r1, [r7, #0]
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fab1 	bl	800896e <USBD_CtlError>
            err++;
 800840c:	7afb      	ldrb	r3, [r7, #11]
 800840e:	3301      	adds	r3, #1
 8008410:	72fb      	strb	r3, [r7, #11]
          break;
 8008412:	e06f      	b.n	80084f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	7c12      	ldrb	r2, [r2, #16]
 800842c:	f107 0108 	add.w	r1, r7, #8
 8008430:	4610      	mov	r0, r2
 8008432:	4798      	blx	r3
 8008434:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008436:	e05d      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008438:	6839      	ldr	r1, [r7, #0]
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fa97 	bl	800896e <USBD_CtlError>
            err++;
 8008440:	7afb      	ldrb	r3, [r7, #11]
 8008442:	3301      	adds	r3, #1
 8008444:	72fb      	strb	r3, [r7, #11]
          break;
 8008446:	e055      	b.n	80084f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00b      	beq.n	800846c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	7c12      	ldrb	r2, [r2, #16]
 8008460:	f107 0108 	add.w	r1, r7, #8
 8008464:	4610      	mov	r0, r2
 8008466:	4798      	blx	r3
 8008468:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800846a:	e043      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fa7d 	bl	800896e <USBD_CtlError>
            err++;
 8008474:	7afb      	ldrb	r3, [r7, #11]
 8008476:	3301      	adds	r3, #1
 8008478:	72fb      	strb	r3, [r7, #11]
          break;
 800847a:	e03b      	b.n	80084f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008482:	695b      	ldr	r3, [r3, #20]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00b      	beq.n	80084a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800848e:	695b      	ldr	r3, [r3, #20]
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	7c12      	ldrb	r2, [r2, #16]
 8008494:	f107 0108 	add.w	r1, r7, #8
 8008498:	4610      	mov	r0, r2
 800849a:	4798      	blx	r3
 800849c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800849e:	e029      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084a0:	6839      	ldr	r1, [r7, #0]
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fa63 	bl	800896e <USBD_CtlError>
            err++;
 80084a8:	7afb      	ldrb	r3, [r7, #11]
 80084aa:	3301      	adds	r3, #1
 80084ac:	72fb      	strb	r3, [r7, #11]
          break;
 80084ae:	e021      	b.n	80084f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00b      	beq.n	80084d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	7c12      	ldrb	r2, [r2, #16]
 80084c8:	f107 0108 	add.w	r1, r7, #8
 80084cc:	4610      	mov	r0, r2
 80084ce:	4798      	blx	r3
 80084d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084d2:	e00f      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fa49 	bl	800896e <USBD_CtlError>
            err++;
 80084dc:	7afb      	ldrb	r3, [r7, #11]
 80084de:	3301      	adds	r3, #1
 80084e0:	72fb      	strb	r3, [r7, #11]
          break;
 80084e2:	e007      	b.n	80084f4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fa41 	bl	800896e <USBD_CtlError>
          err++;
 80084ec:	7afb      	ldrb	r3, [r7, #11]
 80084ee:	3301      	adds	r3, #1
 80084f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80084f2:	bf00      	nop
      }
      break;
 80084f4:	e037      	b.n	8008566 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	7c1b      	ldrb	r3, [r3, #16]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d109      	bne.n	8008512 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008506:	f107 0208 	add.w	r2, r7, #8
 800850a:	4610      	mov	r0, r2
 800850c:	4798      	blx	r3
 800850e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008510:	e029      	b.n	8008566 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008512:	6839      	ldr	r1, [r7, #0]
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fa2a 	bl	800896e <USBD_CtlError>
        err++;
 800851a:	7afb      	ldrb	r3, [r7, #11]
 800851c:	3301      	adds	r3, #1
 800851e:	72fb      	strb	r3, [r7, #11]
      break;
 8008520:	e021      	b.n	8008566 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	7c1b      	ldrb	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10d      	bne.n	8008546 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008532:	f107 0208 	add.w	r2, r7, #8
 8008536:	4610      	mov	r0, r2
 8008538:	4798      	blx	r3
 800853a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	3301      	adds	r3, #1
 8008540:	2207      	movs	r2, #7
 8008542:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008544:	e00f      	b.n	8008566 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 fa10 	bl	800896e <USBD_CtlError>
        err++;
 800854e:	7afb      	ldrb	r3, [r7, #11]
 8008550:	3301      	adds	r3, #1
 8008552:	72fb      	strb	r3, [r7, #11]
      break;
 8008554:	e007      	b.n	8008566 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008556:	6839      	ldr	r1, [r7, #0]
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 fa08 	bl	800896e <USBD_CtlError>
      err++;
 800855e:	7afb      	ldrb	r3, [r7, #11]
 8008560:	3301      	adds	r3, #1
 8008562:	72fb      	strb	r3, [r7, #11]
      break;
 8008564:	bf00      	nop
  }

  if (err != 0U)
 8008566:	7afb      	ldrb	r3, [r7, #11]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d11e      	bne.n	80085aa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	88db      	ldrh	r3, [r3, #6]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d016      	beq.n	80085a2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008574:	893b      	ldrh	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d00e      	beq.n	8008598 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	88da      	ldrh	r2, [r3, #6]
 800857e:	893b      	ldrh	r3, [r7, #8]
 8008580:	4293      	cmp	r3, r2
 8008582:	bf28      	it	cs
 8008584:	4613      	movcs	r3, r2
 8008586:	b29b      	uxth	r3, r3
 8008588:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800858a:	893b      	ldrh	r3, [r7, #8]
 800858c:	461a      	mov	r2, r3
 800858e:	68f9      	ldr	r1, [r7, #12]
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fa69 	bl	8008a68 <USBD_CtlSendData>
 8008596:	e009      	b.n	80085ac <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f9e7 	bl	800896e <USBD_CtlError>
 80085a0:	e004      	b.n	80085ac <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 faa0 	bl	8008ae8 <USBD_CtlSendStatus>
 80085a8:	e000      	b.n	80085ac <USBD_GetDescriptor+0x2cc>
    return;
 80085aa:	bf00      	nop
  }
}
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop

080085b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	889b      	ldrh	r3, [r3, #4]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d131      	bne.n	800862a <USBD_SetAddress+0x76>
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	88db      	ldrh	r3, [r3, #6]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d12d      	bne.n	800862a <USBD_SetAddress+0x76>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	885b      	ldrh	r3, [r3, #2]
 80085d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80085d4:	d829      	bhi.n	800862a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	885b      	ldrh	r3, [r3, #2]
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	d104      	bne.n	80085f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80085ee:	6839      	ldr	r1, [r7, #0]
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 f9bc 	bl	800896e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085f6:	e01d      	b.n	8008634 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	7bfa      	ldrb	r2, [r7, #15]
 80085fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008600:	7bfb      	ldrb	r3, [r7, #15]
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f002 f944 	bl	800a892 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fa6c 	bl	8008ae8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008610:	7bfb      	ldrb	r3, [r7, #15]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d004      	beq.n	8008620 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2202      	movs	r2, #2
 800861a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800861e:	e009      	b.n	8008634 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008628:	e004      	b.n	8008634 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f99e 	bl	800896e <USBD_CtlError>
  }
}
 8008632:	bf00      	nop
 8008634:	bf00      	nop
 8008636:	3710      	adds	r7, #16
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008646:	2300      	movs	r3, #0
 8008648:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	885b      	ldrh	r3, [r3, #2]
 800864e:	b2da      	uxtb	r2, r3
 8008650:	4b4e      	ldr	r3, [pc, #312]	@ (800878c <USBD_SetConfig+0x150>)
 8008652:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008654:	4b4d      	ldr	r3, [pc, #308]	@ (800878c <USBD_SetConfig+0x150>)
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d905      	bls.n	8008668 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f985 	bl	800896e <USBD_CtlError>
    return USBD_FAIL;
 8008664:	2303      	movs	r3, #3
 8008666:	e08c      	b.n	8008782 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b02      	cmp	r3, #2
 8008672:	d002      	beq.n	800867a <USBD_SetConfig+0x3e>
 8008674:	2b03      	cmp	r3, #3
 8008676:	d029      	beq.n	80086cc <USBD_SetConfig+0x90>
 8008678:	e075      	b.n	8008766 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800867a:	4b44      	ldr	r3, [pc, #272]	@ (800878c <USBD_SetConfig+0x150>)
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d020      	beq.n	80086c4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008682:	4b42      	ldr	r3, [pc, #264]	@ (800878c <USBD_SetConfig+0x150>)
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	461a      	mov	r2, r3
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800868c:	4b3f      	ldr	r3, [pc, #252]	@ (800878c <USBD_SetConfig+0x150>)
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	4619      	mov	r1, r3
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f7fe ffce 	bl	8007634 <USBD_SetClassConfig>
 8008698:	4603      	mov	r3, r0
 800869a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800869c:	7bfb      	ldrb	r3, [r7, #15]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d008      	beq.n	80086b4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 f962 	bl	800896e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2202      	movs	r2, #2
 80086ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80086b2:	e065      	b.n	8008780 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fa17 	bl	8008ae8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2203      	movs	r2, #3
 80086be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80086c2:	e05d      	b.n	8008780 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 fa0f 	bl	8008ae8 <USBD_CtlSendStatus>
      break;
 80086ca:	e059      	b.n	8008780 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80086cc:	4b2f      	ldr	r3, [pc, #188]	@ (800878c <USBD_SetConfig+0x150>)
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d112      	bne.n	80086fa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2202      	movs	r2, #2
 80086d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80086dc:	4b2b      	ldr	r3, [pc, #172]	@ (800878c <USBD_SetConfig+0x150>)
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	461a      	mov	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80086e6:	4b29      	ldr	r3, [pc, #164]	@ (800878c <USBD_SetConfig+0x150>)
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	4619      	mov	r1, r3
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7fe ffbd 	bl	800766c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f9f8 	bl	8008ae8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80086f8:	e042      	b.n	8008780 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80086fa:	4b24      	ldr	r3, [pc, #144]	@ (800878c <USBD_SetConfig+0x150>)
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	461a      	mov	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	429a      	cmp	r2, r3
 8008706:	d02a      	beq.n	800875e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	b2db      	uxtb	r3, r3
 800870e:	4619      	mov	r1, r3
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7fe ffab 	bl	800766c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008716:	4b1d      	ldr	r3, [pc, #116]	@ (800878c <USBD_SetConfig+0x150>)
 8008718:	781b      	ldrb	r3, [r3, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008720:	4b1a      	ldr	r3, [pc, #104]	@ (800878c <USBD_SetConfig+0x150>)
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	4619      	mov	r1, r3
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f7fe ff84 	bl	8007634 <USBD_SetClassConfig>
 800872c:	4603      	mov	r3, r0
 800872e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008730:	7bfb      	ldrb	r3, [r7, #15]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00f      	beq.n	8008756 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008736:	6839      	ldr	r1, [r7, #0]
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 f918 	bl	800896e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	b2db      	uxtb	r3, r3
 8008744:	4619      	mov	r1, r3
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f7fe ff90 	bl	800766c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2202      	movs	r2, #2
 8008750:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008754:	e014      	b.n	8008780 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 f9c6 	bl	8008ae8 <USBD_CtlSendStatus>
      break;
 800875c:	e010      	b.n	8008780 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f9c2 	bl	8008ae8 <USBD_CtlSendStatus>
      break;
 8008764:	e00c      	b.n	8008780 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008766:	6839      	ldr	r1, [r7, #0]
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f900 	bl	800896e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800876e:	4b07      	ldr	r3, [pc, #28]	@ (800878c <USBD_SetConfig+0x150>)
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	4619      	mov	r1, r3
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7fe ff79 	bl	800766c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800877a:	2303      	movs	r3, #3
 800877c:	73fb      	strb	r3, [r7, #15]
      break;
 800877e:	bf00      	nop
  }

  return ret;
 8008780:	7bfb      	ldrb	r3, [r7, #15]
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	20000514 	.word	0x20000514

08008790 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	88db      	ldrh	r3, [r3, #6]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d004      	beq.n	80087ac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80087a2:	6839      	ldr	r1, [r7, #0]
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 f8e2 	bl	800896e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80087aa:	e023      	b.n	80087f4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	dc02      	bgt.n	80087be <USBD_GetConfig+0x2e>
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	dc03      	bgt.n	80087c4 <USBD_GetConfig+0x34>
 80087bc:	e015      	b.n	80087ea <USBD_GetConfig+0x5a>
 80087be:	2b03      	cmp	r3, #3
 80087c0:	d00b      	beq.n	80087da <USBD_GetConfig+0x4a>
 80087c2:	e012      	b.n	80087ea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	3308      	adds	r3, #8
 80087ce:	2201      	movs	r2, #1
 80087d0:	4619      	mov	r1, r3
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f948 	bl	8008a68 <USBD_CtlSendData>
        break;
 80087d8:	e00c      	b.n	80087f4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	3304      	adds	r3, #4
 80087de:	2201      	movs	r2, #1
 80087e0:	4619      	mov	r1, r3
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 f940 	bl	8008a68 <USBD_CtlSendData>
        break;
 80087e8:	e004      	b.n	80087f4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80087ea:	6839      	ldr	r1, [r7, #0]
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f000 f8be 	bl	800896e <USBD_CtlError>
        break;
 80087f2:	bf00      	nop
}
 80087f4:	bf00      	nop
 80087f6:	3708      	adds	r7, #8
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800880c:	b2db      	uxtb	r3, r3
 800880e:	3b01      	subs	r3, #1
 8008810:	2b02      	cmp	r3, #2
 8008812:	d81e      	bhi.n	8008852 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	88db      	ldrh	r3, [r3, #6]
 8008818:	2b02      	cmp	r3, #2
 800881a:	d004      	beq.n	8008826 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800881c:	6839      	ldr	r1, [r7, #0]
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 f8a5 	bl	800896e <USBD_CtlError>
        break;
 8008824:	e01a      	b.n	800885c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008832:	2b00      	cmp	r3, #0
 8008834:	d005      	beq.n	8008842 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	f043 0202 	orr.w	r2, r3, #2
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	330c      	adds	r3, #12
 8008846:	2202      	movs	r2, #2
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f90c 	bl	8008a68 <USBD_CtlSendData>
      break;
 8008850:	e004      	b.n	800885c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f88a 	bl	800896e <USBD_CtlError>
      break;
 800885a:	bf00      	nop
  }
}
 800885c:	bf00      	nop
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	885b      	ldrh	r3, [r3, #2]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d107      	bne.n	8008886 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f932 	bl	8008ae8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008884:	e013      	b.n	80088ae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	885b      	ldrh	r3, [r3, #2]
 800888a:	2b02      	cmp	r3, #2
 800888c:	d10b      	bne.n	80088a6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	889b      	ldrh	r3, [r3, #4]
 8008892:	0a1b      	lsrs	r3, r3, #8
 8008894:	b29b      	uxth	r3, r3
 8008896:	b2da      	uxtb	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f922 	bl	8008ae8 <USBD_CtlSendStatus>
}
 80088a4:	e003      	b.n	80088ae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80088a6:	6839      	ldr	r1, [r7, #0]
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f860 	bl	800896e <USBD_CtlError>
}
 80088ae:	bf00      	nop
 80088b0:	3708      	adds	r7, #8
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b082      	sub	sp, #8
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
 80088be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	3b01      	subs	r3, #1
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d80b      	bhi.n	80088e6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	885b      	ldrh	r3, [r3, #2]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d10c      	bne.n	80088f0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f902 	bl	8008ae8 <USBD_CtlSendStatus>
      }
      break;
 80088e4:	e004      	b.n	80088f0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80088e6:	6839      	ldr	r1, [r7, #0]
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f840 	bl	800896e <USBD_CtlError>
      break;
 80088ee:	e000      	b.n	80088f2 <USBD_ClrFeature+0x3c>
      break;
 80088f0:	bf00      	nop
  }
}
 80088f2:	bf00      	nop
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	781a      	ldrb	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	3301      	adds	r3, #1
 8008914:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	781a      	ldrb	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	3301      	adds	r3, #1
 8008922:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f7ff fa3e 	bl	8007da6 <SWAPBYTE>
 800892a:	4603      	mov	r3, r0
 800892c:	461a      	mov	r2, r3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	3301      	adds	r3, #1
 8008936:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	3301      	adds	r3, #1
 800893c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f7ff fa31 	bl	8007da6 <SWAPBYTE>
 8008944:	4603      	mov	r3, r0
 8008946:	461a      	mov	r2, r3
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	3301      	adds	r3, #1
 8008950:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	3301      	adds	r3, #1
 8008956:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f7ff fa24 	bl	8007da6 <SWAPBYTE>
 800895e:	4603      	mov	r3, r0
 8008960:	461a      	mov	r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	80da      	strh	r2, [r3, #6]
}
 8008966:	bf00      	nop
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b082      	sub	sp, #8
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
 8008976:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008978:	2180      	movs	r1, #128	@ 0x80
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f001 ff1f 	bl	800a7be <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008980:	2100      	movs	r1, #0
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f001 ff1b 	bl	800a7be <USBD_LL_StallEP>
}
 8008988:	bf00      	nop
 800898a:	3708      	adds	r7, #8
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800899c:	2300      	movs	r3, #0
 800899e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d042      	beq.n	8008a2c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80089aa:	6938      	ldr	r0, [r7, #16]
 80089ac:	f000 f842 	bl	8008a34 <USBD_GetLen>
 80089b0:	4603      	mov	r3, r0
 80089b2:	3301      	adds	r3, #1
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ba:	d808      	bhi.n	80089ce <USBD_GetString+0x3e>
 80089bc:	6938      	ldr	r0, [r7, #16]
 80089be:	f000 f839 	bl	8008a34 <USBD_GetLen>
 80089c2:	4603      	mov	r3, r0
 80089c4:	3301      	adds	r3, #1
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	005b      	lsls	r3, r3, #1
 80089ca:	b29a      	uxth	r2, r3
 80089cc:	e001      	b.n	80089d2 <USBD_GetString+0x42>
 80089ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80089d6:	7dfb      	ldrb	r3, [r7, #23]
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	4413      	add	r3, r2
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	7812      	ldrb	r2, [r2, #0]
 80089e0:	701a      	strb	r2, [r3, #0]
  idx++;
 80089e2:	7dfb      	ldrb	r3, [r7, #23]
 80089e4:	3301      	adds	r3, #1
 80089e6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	4413      	add	r3, r2
 80089ee:	2203      	movs	r2, #3
 80089f0:	701a      	strb	r2, [r3, #0]
  idx++;
 80089f2:	7dfb      	ldrb	r3, [r7, #23]
 80089f4:	3301      	adds	r3, #1
 80089f6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80089f8:	e013      	b.n	8008a22 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	4413      	add	r3, r2
 8008a00:	693a      	ldr	r2, [r7, #16]
 8008a02:	7812      	ldrb	r2, [r2, #0]
 8008a04:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	613b      	str	r3, [r7, #16]
    idx++;
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
 8008a0e:	3301      	adds	r3, #1
 8008a10:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008a12:	7dfb      	ldrb	r3, [r7, #23]
 8008a14:	68ba      	ldr	r2, [r7, #8]
 8008a16:	4413      	add	r3, r2
 8008a18:	2200      	movs	r2, #0
 8008a1a:	701a      	strb	r2, [r3, #0]
    idx++;
 8008a1c:	7dfb      	ldrb	r3, [r7, #23]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1e7      	bne.n	80089fa <USBD_GetString+0x6a>
 8008a2a:	e000      	b.n	8008a2e <USBD_GetString+0x9e>
    return;
 8008a2c:	bf00      	nop
  }
}
 8008a2e:	3718      	adds	r7, #24
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008a44:	e005      	b.n	8008a52 <USBD_GetLen+0x1e>
  {
    len++;
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	3301      	adds	r3, #1
 8008a50:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1f5      	bne.n	8008a46 <USBD_GetLen+0x12>
  }

  return len;
 8008a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	60b9      	str	r1, [r7, #8]
 8008a72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2202      	movs	r2, #2
 8008a78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	2100      	movs	r1, #0
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f001 ff1b 	bl	800a8d0 <USBD_LL_Transmit>

  return USBD_OK;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f001 ff0a 	bl	800a8d0 <USBD_LL_Transmit>

  return USBD_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b084      	sub	sp, #16
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	60f8      	str	r0, [r7, #12]
 8008ace:	60b9      	str	r1, [r7, #8]
 8008ad0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	68ba      	ldr	r2, [r7, #8]
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f001 ff1a 	bl	800a912 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ade:	2300      	movs	r3, #0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2204      	movs	r2, #4
 8008af4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008af8:	2300      	movs	r3, #0
 8008afa:	2200      	movs	r2, #0
 8008afc:	2100      	movs	r1, #0
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f001 fee6 	bl	800a8d0 <USBD_LL_Transmit>

  return USBD_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3708      	adds	r7, #8
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b082      	sub	sp, #8
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2205      	movs	r2, #5
 8008b1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2200      	movs	r2, #0
 8008b22:	2100      	movs	r1, #0
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 fef4 	bl	800a912 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3708      	adds	r7, #8
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008b42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b46:	2b84      	cmp	r3, #132	@ 0x84
 8008b48:	d005      	beq.n	8008b56 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008b4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	4413      	add	r3, r2
 8008b52:	3303      	adds	r3, #3
 8008b54:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008b56:	68fb      	ldr	r3, [r7, #12]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008b68:	f000 fafc 	bl	8009164 <vTaskStartScheduler>
  
  return osOK;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008b72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b74:	b089      	sub	sp, #36	@ 0x24
 8008b76:	af04      	add	r7, sp, #16
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d020      	beq.n	8008bc6 <osThreadCreate+0x54>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d01c      	beq.n	8008bc6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	685c      	ldr	r4, [r3, #4]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	691e      	ldr	r6, [r3, #16]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7ff ffc8 	bl	8008b34 <makeFreeRtosPriority>
 8008ba4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008bae:	9202      	str	r2, [sp, #8]
 8008bb0:	9301      	str	r3, [sp, #4]
 8008bb2:	9100      	str	r1, [sp, #0]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	4632      	mov	r2, r6
 8008bb8:	4629      	mov	r1, r5
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f000 f8ed 	bl	8008d9a <xTaskCreateStatic>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	e01c      	b.n	8008c00 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	685c      	ldr	r4, [r3, #4]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008bd2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7ff ffaa 	bl	8008b34 <makeFreeRtosPriority>
 8008be0:	4602      	mov	r2, r0
 8008be2:	f107 030c 	add.w	r3, r7, #12
 8008be6:	9301      	str	r3, [sp, #4]
 8008be8:	9200      	str	r2, [sp, #0]
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	4632      	mov	r2, r6
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f000 f932 	bl	8008e5a <xTaskCreate>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d001      	beq.n	8008c00 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e000      	b.n	8008c02 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008c00:	68fb      	ldr	r3, [r7, #12]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3714      	adds	r7, #20
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008c0a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d001      	beq.n	8008c20 <osDelay+0x16>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	e000      	b.n	8008c22 <osDelay+0x18>
 8008c20:	2301      	movs	r3, #1
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 fa68 	bl	80090f8 <vTaskDelay>
  
  return osOK;
 8008c28:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3710      	adds	r7, #16
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c32:	b480      	push	{r7}
 8008c34:	b083      	sub	sp, #12
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f103 0208 	add.w	r2, r3, #8
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f04f 32ff 	mov.w	r2, #4294967295
 8008c4a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f103 0208 	add.w	r2, r3, #8
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f103 0208 	add.w	r2, r3, #8
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2200      	movs	r2, #0
 8008c64:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c66:	bf00      	nop
 8008c68:	370c      	adds	r7, #12
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c72:	b480      	push	{r7}
 8008c74:	b083      	sub	sp, #12
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689a      	ldr	r2, [r3, #8]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	683a      	ldr	r2, [r7, #0]
 8008cb6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	1c5a      	adds	r2, r3, #1
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	601a      	str	r2, [r3, #0]
}
 8008cc8:	bf00      	nop
 8008cca:	3714      	adds	r7, #20
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cea:	d103      	bne.n	8008cf4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	60fb      	str	r3, [r7, #12]
 8008cf2:	e00c      	b.n	8008d0e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	3308      	adds	r3, #8
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	e002      	b.n	8008d02 <vListInsert+0x2e>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68ba      	ldr	r2, [r7, #8]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d2f6      	bcs.n	8008cfc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	683a      	ldr	r2, [r7, #0]
 8008d28:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	601a      	str	r2, [r3, #0]
}
 8008d3a:	bf00      	nop
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d46:	b480      	push	{r7}
 8008d48:	b085      	sub	sp, #20
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	691b      	ldr	r3, [r3, #16]
 8008d52:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	6892      	ldr	r2, [r2, #8]
 8008d5c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	6852      	ldr	r2, [r2, #4]
 8008d66:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d103      	bne.n	8008d7a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	689a      	ldr	r2, [r3, #8]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	1e5a      	subs	r2, r3, #1
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b08e      	sub	sp, #56	@ 0x38
 8008d9e:	af04      	add	r7, sp, #16
 8008da0:	60f8      	str	r0, [r7, #12]
 8008da2:	60b9      	str	r1, [r7, #8]
 8008da4:	607a      	str	r2, [r7, #4]
 8008da6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d10b      	bne.n	8008dc6 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008dc0:	bf00      	nop
 8008dc2:	bf00      	nop
 8008dc4:	e7fd      	b.n	8008dc2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d10b      	bne.n	8008de4 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd0:	f383 8811 	msr	BASEPRI, r3
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	61fb      	str	r3, [r7, #28]
}
 8008dde:	bf00      	nop
 8008de0:	bf00      	nop
 8008de2:	e7fd      	b.n	8008de0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008de4:	23a0      	movs	r3, #160	@ 0xa0
 8008de6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	2ba0      	cmp	r3, #160	@ 0xa0
 8008dec:	d00b      	beq.n	8008e06 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	61bb      	str	r3, [r7, #24]
}
 8008e00:	bf00      	nop
 8008e02:	bf00      	nop
 8008e04:	e7fd      	b.n	8008e02 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008e06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d01e      	beq.n	8008e4c <xTaskCreateStatic+0xb2>
 8008e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d01b      	beq.n	8008e4c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e16:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e1c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e20:	2202      	movs	r2, #2
 8008e22:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e26:	2300      	movs	r3, #0
 8008e28:	9303      	str	r3, [sp, #12]
 8008e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2c:	9302      	str	r3, [sp, #8]
 8008e2e:	f107 0314 	add.w	r3, r7, #20
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	68b9      	ldr	r1, [r7, #8]
 8008e3e:	68f8      	ldr	r0, [r7, #12]
 8008e40:	f000 f850 	bl	8008ee4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e46:	f000 f8ed 	bl	8009024 <prvAddNewTaskToReadyList>
 8008e4a:	e001      	b.n	8008e50 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e50:	697b      	ldr	r3, [r7, #20]
	}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3728      	adds	r7, #40	@ 0x28
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b08c      	sub	sp, #48	@ 0x30
 8008e5e:	af04      	add	r7, sp, #16
 8008e60:	60f8      	str	r0, [r7, #12]
 8008e62:	60b9      	str	r1, [r7, #8]
 8008e64:	603b      	str	r3, [r7, #0]
 8008e66:	4613      	mov	r3, r2
 8008e68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e6a:	88fb      	ldrh	r3, [r7, #6]
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f000 ff02 	bl	8009c78 <pvPortMalloc>
 8008e74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00e      	beq.n	8008e9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e7c:	20a0      	movs	r0, #160	@ 0xa0
 8008e7e:	f000 fefb 	bl	8009c78 <pvPortMalloc>
 8008e82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d003      	beq.n	8008e92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e8a:	69fb      	ldr	r3, [r7, #28]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e90:	e005      	b.n	8008e9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e92:	6978      	ldr	r0, [r7, #20]
 8008e94:	f000 ffbe 	bl	8009e14 <vPortFree>
 8008e98:	e001      	b.n	8008e9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d017      	beq.n	8008ed4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008eac:	88fa      	ldrh	r2, [r7, #6]
 8008eae:	2300      	movs	r3, #0
 8008eb0:	9303      	str	r3, [sp, #12]
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	9302      	str	r3, [sp, #8]
 8008eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb8:	9301      	str	r3, [sp, #4]
 8008eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	68b9      	ldr	r1, [r7, #8]
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f000 f80e 	bl	8008ee4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ec8:	69f8      	ldr	r0, [r7, #28]
 8008eca:	f000 f8ab 	bl	8009024 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	61bb      	str	r3, [r7, #24]
 8008ed2:	e002      	b.n	8008eda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ed8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008eda:	69bb      	ldr	r3, [r7, #24]
	}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3720      	adds	r7, #32
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b088      	sub	sp, #32
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
 8008ef0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008efc:	3b01      	subs	r3, #1
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	4413      	add	r3, r2
 8008f02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	f023 0307 	bic.w	r3, r3, #7
 8008f0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	f003 0307 	and.w	r3, r3, #7
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d00b      	beq.n	8008f2e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	617b      	str	r3, [r7, #20]
}
 8008f28:	bf00      	nop
 8008f2a:	bf00      	nop
 8008f2c:	e7fd      	b.n	8008f2a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d01f      	beq.n	8008f74 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f34:	2300      	movs	r3, #0
 8008f36:	61fb      	str	r3, [r7, #28]
 8008f38:	e012      	b.n	8008f60 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f3a:	68ba      	ldr	r2, [r7, #8]
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	4413      	add	r3, r2
 8008f40:	7819      	ldrb	r1, [r3, #0]
 8008f42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	4413      	add	r3, r2
 8008f48:	3334      	adds	r3, #52	@ 0x34
 8008f4a:	460a      	mov	r2, r1
 8008f4c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	4413      	add	r3, r2
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d006      	beq.n	8008f68 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	61fb      	str	r3, [r7, #28]
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	2b0f      	cmp	r3, #15
 8008f64:	d9e9      	bls.n	8008f3a <prvInitialiseNewTask+0x56>
 8008f66:	e000      	b.n	8008f6a <prvInitialiseNewTask+0x86>
			{
				break;
 8008f68:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f72:	e003      	b.n	8008f7c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7e:	2b06      	cmp	r3, #6
 8008f80:	d901      	bls.n	8008f86 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f82:	2306      	movs	r3, #6
 8008f84:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f90:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f94:	2200      	movs	r2, #0
 8008f96:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9a:	3304      	adds	r3, #4
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7ff fe68 	bl	8008c72 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa4:	3318      	adds	r3, #24
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7ff fe63 	bl	8008c72 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fb0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb4:	f1c3 0207 	rsb	r2, r3, #7
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fc0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd4:	334c      	adds	r3, #76	@ 0x4c
 8008fd6:	224c      	movs	r2, #76	@ 0x4c
 8008fd8:	2100      	movs	r1, #0
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f001 fd12 	bl	800aa04 <memset>
 8008fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe2:	4a0d      	ldr	r2, [pc, #52]	@ (8009018 <prvInitialiseNewTask+0x134>)
 8008fe4:	651a      	str	r2, [r3, #80]	@ 0x50
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800901c <prvInitialiseNewTask+0x138>)
 8008fea:	655a      	str	r2, [r3, #84]	@ 0x54
 8008fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fee:	4a0c      	ldr	r2, [pc, #48]	@ (8009020 <prvInitialiseNewTask+0x13c>)
 8008ff0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	68f9      	ldr	r1, [r7, #12]
 8008ff6:	69b8      	ldr	r0, [r7, #24]
 8008ff8:	f000 fc2a 	bl	8009850 <pxPortInitialiseStack>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009004:	2b00      	cmp	r3, #0
 8009006:	d002      	beq.n	800900e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800900c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800900e:	bf00      	nop
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20004eb4 	.word	0x20004eb4
 800901c:	20004f1c 	.word	0x20004f1c
 8009020:	20004f84 	.word	0x20004f84

08009024 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800902c:	f000 fd44 	bl	8009ab8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009030:	4b2a      	ldr	r3, [pc, #168]	@ (80090dc <prvAddNewTaskToReadyList+0xb8>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	3301      	adds	r3, #1
 8009036:	4a29      	ldr	r2, [pc, #164]	@ (80090dc <prvAddNewTaskToReadyList+0xb8>)
 8009038:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800903a:	4b29      	ldr	r3, [pc, #164]	@ (80090e0 <prvAddNewTaskToReadyList+0xbc>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d109      	bne.n	8009056 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009042:	4a27      	ldr	r2, [pc, #156]	@ (80090e0 <prvAddNewTaskToReadyList+0xbc>)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009048:	4b24      	ldr	r3, [pc, #144]	@ (80090dc <prvAddNewTaskToReadyList+0xb8>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b01      	cmp	r3, #1
 800904e:	d110      	bne.n	8009072 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009050:	f000 fad4 	bl	80095fc <prvInitialiseTaskLists>
 8009054:	e00d      	b.n	8009072 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009056:	4b23      	ldr	r3, [pc, #140]	@ (80090e4 <prvAddNewTaskToReadyList+0xc0>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d109      	bne.n	8009072 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800905e:	4b20      	ldr	r3, [pc, #128]	@ (80090e0 <prvAddNewTaskToReadyList+0xbc>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009068:	429a      	cmp	r2, r3
 800906a:	d802      	bhi.n	8009072 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800906c:	4a1c      	ldr	r2, [pc, #112]	@ (80090e0 <prvAddNewTaskToReadyList+0xbc>)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009072:	4b1d      	ldr	r3, [pc, #116]	@ (80090e8 <prvAddNewTaskToReadyList+0xc4>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3301      	adds	r3, #1
 8009078:	4a1b      	ldr	r2, [pc, #108]	@ (80090e8 <prvAddNewTaskToReadyList+0xc4>)
 800907a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009080:	2201      	movs	r2, #1
 8009082:	409a      	lsls	r2, r3
 8009084:	4b19      	ldr	r3, [pc, #100]	@ (80090ec <prvAddNewTaskToReadyList+0xc8>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4313      	orrs	r3, r2
 800908a:	4a18      	ldr	r2, [pc, #96]	@ (80090ec <prvAddNewTaskToReadyList+0xc8>)
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009092:	4613      	mov	r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	4413      	add	r3, r2
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	4a15      	ldr	r2, [pc, #84]	@ (80090f0 <prvAddNewTaskToReadyList+0xcc>)
 800909c:	441a      	add	r2, r3
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	3304      	adds	r3, #4
 80090a2:	4619      	mov	r1, r3
 80090a4:	4610      	mov	r0, r2
 80090a6:	f7ff fdf1 	bl	8008c8c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80090aa:	f000 fd37 	bl	8009b1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80090ae:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <prvAddNewTaskToReadyList+0xc0>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00e      	beq.n	80090d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80090b6:	4b0a      	ldr	r3, [pc, #40]	@ (80090e0 <prvAddNewTaskToReadyList+0xbc>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d207      	bcs.n	80090d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80090c4:	4b0b      	ldr	r3, [pc, #44]	@ (80090f4 <prvAddNewTaskToReadyList+0xd0>)
 80090c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090d4:	bf00      	nop
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	20000618 	.word	0x20000618
 80090e0:	20000518 	.word	0x20000518
 80090e4:	20000624 	.word	0x20000624
 80090e8:	20000634 	.word	0x20000634
 80090ec:	20000620 	.word	0x20000620
 80090f0:	2000051c 	.word	0x2000051c
 80090f4:	e000ed04 	.word	0xe000ed04

080090f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009100:	2300      	movs	r3, #0
 8009102:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d018      	beq.n	800913c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800910a:	4b14      	ldr	r3, [pc, #80]	@ (800915c <vTaskDelay+0x64>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00b      	beq.n	800912a <vTaskDelay+0x32>
	__asm volatile
 8009112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	60bb      	str	r3, [r7, #8]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800912a:	f000 f885 	bl	8009238 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800912e:	2100      	movs	r1, #0
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fb27 	bl	8009784 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009136:	f000 f88d 	bl	8009254 <xTaskResumeAll>
 800913a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d107      	bne.n	8009152 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009142:	4b07      	ldr	r3, [pc, #28]	@ (8009160 <vTaskDelay+0x68>)
 8009144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009148:	601a      	str	r2, [r3, #0]
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009152:	bf00      	nop
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	20000640 	.word	0x20000640
 8009160:	e000ed04 	.word	0xe000ed04

08009164 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08a      	sub	sp, #40	@ 0x28
 8009168:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800916e:	2300      	movs	r3, #0
 8009170:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009172:	463a      	mov	r2, r7
 8009174:	1d39      	adds	r1, r7, #4
 8009176:	f107 0308 	add.w	r3, r7, #8
 800917a:	4618      	mov	r0, r3
 800917c:	f7f7 f9a8 	bl	80004d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	68ba      	ldr	r2, [r7, #8]
 8009186:	9202      	str	r2, [sp, #8]
 8009188:	9301      	str	r3, [sp, #4]
 800918a:	2300      	movs	r3, #0
 800918c:	9300      	str	r3, [sp, #0]
 800918e:	2300      	movs	r3, #0
 8009190:	460a      	mov	r2, r1
 8009192:	4921      	ldr	r1, [pc, #132]	@ (8009218 <vTaskStartScheduler+0xb4>)
 8009194:	4821      	ldr	r0, [pc, #132]	@ (800921c <vTaskStartScheduler+0xb8>)
 8009196:	f7ff fe00 	bl	8008d9a <xTaskCreateStatic>
 800919a:	4603      	mov	r3, r0
 800919c:	4a20      	ldr	r2, [pc, #128]	@ (8009220 <vTaskStartScheduler+0xbc>)
 800919e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80091a0:	4b1f      	ldr	r3, [pc, #124]	@ (8009220 <vTaskStartScheduler+0xbc>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091a8:	2301      	movs	r3, #1
 80091aa:	617b      	str	r3, [r7, #20]
 80091ac:	e001      	b.n	80091b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091ae:	2300      	movs	r3, #0
 80091b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d11b      	bne.n	80091f0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80091b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091bc:	f383 8811 	msr	BASEPRI, r3
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	613b      	str	r3, [r7, #16]
}
 80091ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091cc:	4b15      	ldr	r3, [pc, #84]	@ (8009224 <vTaskStartScheduler+0xc0>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	334c      	adds	r3, #76	@ 0x4c
 80091d2:	4a15      	ldr	r2, [pc, #84]	@ (8009228 <vTaskStartScheduler+0xc4>)
 80091d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091d6:	4b15      	ldr	r3, [pc, #84]	@ (800922c <vTaskStartScheduler+0xc8>)
 80091d8:	f04f 32ff 	mov.w	r2, #4294967295
 80091dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091de:	4b14      	ldr	r3, [pc, #80]	@ (8009230 <vTaskStartScheduler+0xcc>)
 80091e0:	2201      	movs	r2, #1
 80091e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091e4:	4b13      	ldr	r3, [pc, #76]	@ (8009234 <vTaskStartScheduler+0xd0>)
 80091e6:	2200      	movs	r2, #0
 80091e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091ea:	f000 fbc1 	bl	8009970 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091ee:	e00f      	b.n	8009210 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f6:	d10b      	bne.n	8009210 <vTaskStartScheduler+0xac>
	__asm volatile
 80091f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fc:	f383 8811 	msr	BASEPRI, r3
 8009200:	f3bf 8f6f 	isb	sy
 8009204:	f3bf 8f4f 	dsb	sy
 8009208:	60fb      	str	r3, [r7, #12]
}
 800920a:	bf00      	nop
 800920c:	bf00      	nop
 800920e:	e7fd      	b.n	800920c <vTaskStartScheduler+0xa8>
}
 8009210:	bf00      	nop
 8009212:	3718      	adds	r7, #24
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	0800ac40 	.word	0x0800ac40
 800921c:	080095cd 	.word	0x080095cd
 8009220:	2000063c 	.word	0x2000063c
 8009224:	20000518 	.word	0x20000518
 8009228:	20000100 	.word	0x20000100
 800922c:	20000638 	.word	0x20000638
 8009230:	20000624 	.word	0x20000624
 8009234:	2000061c 	.word	0x2000061c

08009238 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009238:	b480      	push	{r7}
 800923a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800923c:	4b04      	ldr	r3, [pc, #16]	@ (8009250 <vTaskSuspendAll+0x18>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	3301      	adds	r3, #1
 8009242:	4a03      	ldr	r2, [pc, #12]	@ (8009250 <vTaskSuspendAll+0x18>)
 8009244:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009246:	bf00      	nop
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	20000640 	.word	0x20000640

08009254 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800925a:	2300      	movs	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800925e:	2300      	movs	r3, #0
 8009260:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009262:	4b42      	ldr	r3, [pc, #264]	@ (800936c <xTaskResumeAll+0x118>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d10b      	bne.n	8009282 <xTaskResumeAll+0x2e>
	__asm volatile
 800926a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926e:	f383 8811 	msr	BASEPRI, r3
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	603b      	str	r3, [r7, #0]
}
 800927c:	bf00      	nop
 800927e:	bf00      	nop
 8009280:	e7fd      	b.n	800927e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009282:	f000 fc19 	bl	8009ab8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009286:	4b39      	ldr	r3, [pc, #228]	@ (800936c <xTaskResumeAll+0x118>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3b01      	subs	r3, #1
 800928c:	4a37      	ldr	r2, [pc, #220]	@ (800936c <xTaskResumeAll+0x118>)
 800928e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009290:	4b36      	ldr	r3, [pc, #216]	@ (800936c <xTaskResumeAll+0x118>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d161      	bne.n	800935c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009298:	4b35      	ldr	r3, [pc, #212]	@ (8009370 <xTaskResumeAll+0x11c>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d05d      	beq.n	800935c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092a0:	e02e      	b.n	8009300 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a2:	4b34      	ldr	r3, [pc, #208]	@ (8009374 <xTaskResumeAll+0x120>)
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3318      	adds	r3, #24
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff fd49 	bl	8008d46 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	3304      	adds	r3, #4
 80092b8:	4618      	mov	r0, r3
 80092ba:	f7ff fd44 	bl	8008d46 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c2:	2201      	movs	r2, #1
 80092c4:	409a      	lsls	r2, r3
 80092c6:	4b2c      	ldr	r3, [pc, #176]	@ (8009378 <xTaskResumeAll+0x124>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	4a2a      	ldr	r2, [pc, #168]	@ (8009378 <xTaskResumeAll+0x124>)
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d4:	4613      	mov	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4413      	add	r3, r2
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	4a27      	ldr	r2, [pc, #156]	@ (800937c <xTaskResumeAll+0x128>)
 80092de:	441a      	add	r2, r3
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	3304      	adds	r3, #4
 80092e4:	4619      	mov	r1, r3
 80092e6:	4610      	mov	r0, r2
 80092e8:	f7ff fcd0 	bl	8008c8c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f0:	4b23      	ldr	r3, [pc, #140]	@ (8009380 <xTaskResumeAll+0x12c>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d302      	bcc.n	8009300 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80092fa:	4b22      	ldr	r3, [pc, #136]	@ (8009384 <xTaskResumeAll+0x130>)
 80092fc:	2201      	movs	r2, #1
 80092fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009300:	4b1c      	ldr	r3, [pc, #112]	@ (8009374 <xTaskResumeAll+0x120>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d1cc      	bne.n	80092a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d001      	beq.n	8009312 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800930e:	f000 fa19 	bl	8009744 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009312:	4b1d      	ldr	r3, [pc, #116]	@ (8009388 <xTaskResumeAll+0x134>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d010      	beq.n	8009340 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800931e:	f000 f837 	bl	8009390 <xTaskIncrementTick>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d002      	beq.n	800932e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009328:	4b16      	ldr	r3, [pc, #88]	@ (8009384 <xTaskResumeAll+0x130>)
 800932a:	2201      	movs	r2, #1
 800932c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	3b01      	subs	r3, #1
 8009332:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1f1      	bne.n	800931e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800933a:	4b13      	ldr	r3, [pc, #76]	@ (8009388 <xTaskResumeAll+0x134>)
 800933c:	2200      	movs	r2, #0
 800933e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009340:	4b10      	ldr	r3, [pc, #64]	@ (8009384 <xTaskResumeAll+0x130>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d009      	beq.n	800935c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009348:	2301      	movs	r3, #1
 800934a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800934c:	4b0f      	ldr	r3, [pc, #60]	@ (800938c <xTaskResumeAll+0x138>)
 800934e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800935c:	f000 fbde 	bl	8009b1c <vPortExitCritical>

	return xAlreadyYielded;
 8009360:	68bb      	ldr	r3, [r7, #8]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	20000640 	.word	0x20000640
 8009370:	20000618 	.word	0x20000618
 8009374:	200005d8 	.word	0x200005d8
 8009378:	20000620 	.word	0x20000620
 800937c:	2000051c 	.word	0x2000051c
 8009380:	20000518 	.word	0x20000518
 8009384:	2000062c 	.word	0x2000062c
 8009388:	20000628 	.word	0x20000628
 800938c:	e000ed04 	.word	0xe000ed04

08009390 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009396:	2300      	movs	r3, #0
 8009398:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800939a:	4b4f      	ldr	r3, [pc, #316]	@ (80094d8 <xTaskIncrementTick+0x148>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f040 808f 	bne.w	80094c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093a4:	4b4d      	ldr	r3, [pc, #308]	@ (80094dc <xTaskIncrementTick+0x14c>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093ac:	4a4b      	ldr	r2, [pc, #300]	@ (80094dc <xTaskIncrementTick+0x14c>)
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d121      	bne.n	80093fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093b8:	4b49      	ldr	r3, [pc, #292]	@ (80094e0 <xTaskIncrementTick+0x150>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00b      	beq.n	80093da <xTaskIncrementTick+0x4a>
	__asm volatile
 80093c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c6:	f383 8811 	msr	BASEPRI, r3
 80093ca:	f3bf 8f6f 	isb	sy
 80093ce:	f3bf 8f4f 	dsb	sy
 80093d2:	603b      	str	r3, [r7, #0]
}
 80093d4:	bf00      	nop
 80093d6:	bf00      	nop
 80093d8:	e7fd      	b.n	80093d6 <xTaskIncrementTick+0x46>
 80093da:	4b41      	ldr	r3, [pc, #260]	@ (80094e0 <xTaskIncrementTick+0x150>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	60fb      	str	r3, [r7, #12]
 80093e0:	4b40      	ldr	r3, [pc, #256]	@ (80094e4 <xTaskIncrementTick+0x154>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a3e      	ldr	r2, [pc, #248]	@ (80094e0 <xTaskIncrementTick+0x150>)
 80093e6:	6013      	str	r3, [r2, #0]
 80093e8:	4a3e      	ldr	r2, [pc, #248]	@ (80094e4 <xTaskIncrementTick+0x154>)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6013      	str	r3, [r2, #0]
 80093ee:	4b3e      	ldr	r3, [pc, #248]	@ (80094e8 <xTaskIncrementTick+0x158>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	3301      	adds	r3, #1
 80093f4:	4a3c      	ldr	r2, [pc, #240]	@ (80094e8 <xTaskIncrementTick+0x158>)
 80093f6:	6013      	str	r3, [r2, #0]
 80093f8:	f000 f9a4 	bl	8009744 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80093fc:	4b3b      	ldr	r3, [pc, #236]	@ (80094ec <xTaskIncrementTick+0x15c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	693a      	ldr	r2, [r7, #16]
 8009402:	429a      	cmp	r2, r3
 8009404:	d348      	bcc.n	8009498 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009406:	4b36      	ldr	r3, [pc, #216]	@ (80094e0 <xTaskIncrementTick+0x150>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d104      	bne.n	800941a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009410:	4b36      	ldr	r3, [pc, #216]	@ (80094ec <xTaskIncrementTick+0x15c>)
 8009412:	f04f 32ff 	mov.w	r2, #4294967295
 8009416:	601a      	str	r2, [r3, #0]
					break;
 8009418:	e03e      	b.n	8009498 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800941a:	4b31      	ldr	r3, [pc, #196]	@ (80094e0 <xTaskIncrementTick+0x150>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	429a      	cmp	r2, r3
 8009430:	d203      	bcs.n	800943a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009432:	4a2e      	ldr	r2, [pc, #184]	@ (80094ec <xTaskIncrementTick+0x15c>)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009438:	e02e      	b.n	8009498 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	3304      	adds	r3, #4
 800943e:	4618      	mov	r0, r3
 8009440:	f7ff fc81 	bl	8008d46 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009448:	2b00      	cmp	r3, #0
 800944a:	d004      	beq.n	8009456 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	3318      	adds	r3, #24
 8009450:	4618      	mov	r0, r3
 8009452:	f7ff fc78 	bl	8008d46 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945a:	2201      	movs	r2, #1
 800945c:	409a      	lsls	r2, r3
 800945e:	4b24      	ldr	r3, [pc, #144]	@ (80094f0 <xTaskIncrementTick+0x160>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4313      	orrs	r3, r2
 8009464:	4a22      	ldr	r2, [pc, #136]	@ (80094f0 <xTaskIncrementTick+0x160>)
 8009466:	6013      	str	r3, [r2, #0]
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800946c:	4613      	mov	r3, r2
 800946e:	009b      	lsls	r3, r3, #2
 8009470:	4413      	add	r3, r2
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	4a1f      	ldr	r2, [pc, #124]	@ (80094f4 <xTaskIncrementTick+0x164>)
 8009476:	441a      	add	r2, r3
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	3304      	adds	r3, #4
 800947c:	4619      	mov	r1, r3
 800947e:	4610      	mov	r0, r2
 8009480:	f7ff fc04 	bl	8008c8c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009488:	4b1b      	ldr	r3, [pc, #108]	@ (80094f8 <xTaskIncrementTick+0x168>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800948e:	429a      	cmp	r2, r3
 8009490:	d3b9      	bcc.n	8009406 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009492:	2301      	movs	r3, #1
 8009494:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009496:	e7b6      	b.n	8009406 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009498:	4b17      	ldr	r3, [pc, #92]	@ (80094f8 <xTaskIncrementTick+0x168>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800949e:	4915      	ldr	r1, [pc, #84]	@ (80094f4 <xTaskIncrementTick+0x164>)
 80094a0:	4613      	mov	r3, r2
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	4413      	add	r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	440b      	add	r3, r1
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d901      	bls.n	80094b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80094b0:	2301      	movs	r3, #1
 80094b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094b4:	4b11      	ldr	r3, [pc, #68]	@ (80094fc <xTaskIncrementTick+0x16c>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d007      	beq.n	80094cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80094bc:	2301      	movs	r3, #1
 80094be:	617b      	str	r3, [r7, #20]
 80094c0:	e004      	b.n	80094cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009500 <xTaskIncrementTick+0x170>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3301      	adds	r3, #1
 80094c8:	4a0d      	ldr	r2, [pc, #52]	@ (8009500 <xTaskIncrementTick+0x170>)
 80094ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094cc:	697b      	ldr	r3, [r7, #20]
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3718      	adds	r7, #24
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	20000640 	.word	0x20000640
 80094dc:	2000061c 	.word	0x2000061c
 80094e0:	200005d0 	.word	0x200005d0
 80094e4:	200005d4 	.word	0x200005d4
 80094e8:	20000630 	.word	0x20000630
 80094ec:	20000638 	.word	0x20000638
 80094f0:	20000620 	.word	0x20000620
 80094f4:	2000051c 	.word	0x2000051c
 80094f8:	20000518 	.word	0x20000518
 80094fc:	2000062c 	.word	0x2000062c
 8009500:	20000628 	.word	0x20000628

08009504 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009504:	b480      	push	{r7}
 8009506:	b087      	sub	sp, #28
 8009508:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800950a:	4b2a      	ldr	r3, [pc, #168]	@ (80095b4 <vTaskSwitchContext+0xb0>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d003      	beq.n	800951a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009512:	4b29      	ldr	r3, [pc, #164]	@ (80095b8 <vTaskSwitchContext+0xb4>)
 8009514:	2201      	movs	r2, #1
 8009516:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009518:	e045      	b.n	80095a6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800951a:	4b27      	ldr	r3, [pc, #156]	@ (80095b8 <vTaskSwitchContext+0xb4>)
 800951c:	2200      	movs	r2, #0
 800951e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009520:	4b26      	ldr	r3, [pc, #152]	@ (80095bc <vTaskSwitchContext+0xb8>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	fab3 f383 	clz	r3, r3
 800952c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800952e:	7afb      	ldrb	r3, [r7, #11]
 8009530:	f1c3 031f 	rsb	r3, r3, #31
 8009534:	617b      	str	r3, [r7, #20]
 8009536:	4922      	ldr	r1, [pc, #136]	@ (80095c0 <vTaskSwitchContext+0xbc>)
 8009538:	697a      	ldr	r2, [r7, #20]
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d10b      	bne.n	8009562 <vTaskSwitchContext+0x5e>
	__asm volatile
 800954a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	607b      	str	r3, [r7, #4]
}
 800955c:	bf00      	nop
 800955e:	bf00      	nop
 8009560:	e7fd      	b.n	800955e <vTaskSwitchContext+0x5a>
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	4613      	mov	r3, r2
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	4a14      	ldr	r2, [pc, #80]	@ (80095c0 <vTaskSwitchContext+0xbc>)
 800956e:	4413      	add	r3, r2
 8009570:	613b      	str	r3, [r7, #16]
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	685a      	ldr	r2, [r3, #4]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	605a      	str	r2, [r3, #4]
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	3308      	adds	r3, #8
 8009584:	429a      	cmp	r2, r3
 8009586:	d104      	bne.n	8009592 <vTaskSwitchContext+0x8e>
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	685a      	ldr	r2, [r3, #4]
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	605a      	str	r2, [r3, #4]
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	4a0a      	ldr	r2, [pc, #40]	@ (80095c4 <vTaskSwitchContext+0xc0>)
 800959a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800959c:	4b09      	ldr	r3, [pc, #36]	@ (80095c4 <vTaskSwitchContext+0xc0>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	334c      	adds	r3, #76	@ 0x4c
 80095a2:	4a09      	ldr	r2, [pc, #36]	@ (80095c8 <vTaskSwitchContext+0xc4>)
 80095a4:	6013      	str	r3, [r2, #0]
}
 80095a6:	bf00      	nop
 80095a8:	371c      	adds	r7, #28
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	20000640 	.word	0x20000640
 80095b8:	2000062c 	.word	0x2000062c
 80095bc:	20000620 	.word	0x20000620
 80095c0:	2000051c 	.word	0x2000051c
 80095c4:	20000518 	.word	0x20000518
 80095c8:	20000100 	.word	0x20000100

080095cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80095d4:	f000 f852 	bl	800967c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80095d8:	4b06      	ldr	r3, [pc, #24]	@ (80095f4 <prvIdleTask+0x28>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d9f9      	bls.n	80095d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80095e0:	4b05      	ldr	r3, [pc, #20]	@ (80095f8 <prvIdleTask+0x2c>)
 80095e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095e6:	601a      	str	r2, [r3, #0]
 80095e8:	f3bf 8f4f 	dsb	sy
 80095ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80095f0:	e7f0      	b.n	80095d4 <prvIdleTask+0x8>
 80095f2:	bf00      	nop
 80095f4:	2000051c 	.word	0x2000051c
 80095f8:	e000ed04 	.word	0xe000ed04

080095fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009602:	2300      	movs	r3, #0
 8009604:	607b      	str	r3, [r7, #4]
 8009606:	e00c      	b.n	8009622 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	4613      	mov	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	4413      	add	r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	4a12      	ldr	r2, [pc, #72]	@ (800965c <prvInitialiseTaskLists+0x60>)
 8009614:	4413      	add	r3, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f7ff fb0b 	bl	8008c32 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	3301      	adds	r3, #1
 8009620:	607b      	str	r3, [r7, #4]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2b06      	cmp	r3, #6
 8009626:	d9ef      	bls.n	8009608 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009628:	480d      	ldr	r0, [pc, #52]	@ (8009660 <prvInitialiseTaskLists+0x64>)
 800962a:	f7ff fb02 	bl	8008c32 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800962e:	480d      	ldr	r0, [pc, #52]	@ (8009664 <prvInitialiseTaskLists+0x68>)
 8009630:	f7ff faff 	bl	8008c32 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009634:	480c      	ldr	r0, [pc, #48]	@ (8009668 <prvInitialiseTaskLists+0x6c>)
 8009636:	f7ff fafc 	bl	8008c32 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800963a:	480c      	ldr	r0, [pc, #48]	@ (800966c <prvInitialiseTaskLists+0x70>)
 800963c:	f7ff faf9 	bl	8008c32 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009640:	480b      	ldr	r0, [pc, #44]	@ (8009670 <prvInitialiseTaskLists+0x74>)
 8009642:	f7ff faf6 	bl	8008c32 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009646:	4b0b      	ldr	r3, [pc, #44]	@ (8009674 <prvInitialiseTaskLists+0x78>)
 8009648:	4a05      	ldr	r2, [pc, #20]	@ (8009660 <prvInitialiseTaskLists+0x64>)
 800964a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800964c:	4b0a      	ldr	r3, [pc, #40]	@ (8009678 <prvInitialiseTaskLists+0x7c>)
 800964e:	4a05      	ldr	r2, [pc, #20]	@ (8009664 <prvInitialiseTaskLists+0x68>)
 8009650:	601a      	str	r2, [r3, #0]
}
 8009652:	bf00      	nop
 8009654:	3708      	adds	r7, #8
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	2000051c 	.word	0x2000051c
 8009660:	200005a8 	.word	0x200005a8
 8009664:	200005bc 	.word	0x200005bc
 8009668:	200005d8 	.word	0x200005d8
 800966c:	200005ec 	.word	0x200005ec
 8009670:	20000604 	.word	0x20000604
 8009674:	200005d0 	.word	0x200005d0
 8009678:	200005d4 	.word	0x200005d4

0800967c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009682:	e019      	b.n	80096b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009684:	f000 fa18 	bl	8009ab8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009688:	4b10      	ldr	r3, [pc, #64]	@ (80096cc <prvCheckTasksWaitingTermination+0x50>)
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	3304      	adds	r3, #4
 8009694:	4618      	mov	r0, r3
 8009696:	f7ff fb56 	bl	8008d46 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800969a:	4b0d      	ldr	r3, [pc, #52]	@ (80096d0 <prvCheckTasksWaitingTermination+0x54>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3b01      	subs	r3, #1
 80096a0:	4a0b      	ldr	r2, [pc, #44]	@ (80096d0 <prvCheckTasksWaitingTermination+0x54>)
 80096a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80096a4:	4b0b      	ldr	r3, [pc, #44]	@ (80096d4 <prvCheckTasksWaitingTermination+0x58>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	3b01      	subs	r3, #1
 80096aa:	4a0a      	ldr	r2, [pc, #40]	@ (80096d4 <prvCheckTasksWaitingTermination+0x58>)
 80096ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80096ae:	f000 fa35 	bl	8009b1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 f810 	bl	80096d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80096b8:	4b06      	ldr	r3, [pc, #24]	@ (80096d4 <prvCheckTasksWaitingTermination+0x58>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1e1      	bne.n	8009684 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80096c0:	bf00      	nop
 80096c2:	bf00      	nop
 80096c4:	3708      	adds	r7, #8
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	200005ec 	.word	0x200005ec
 80096d0:	20000618 	.word	0x20000618
 80096d4:	20000600 	.word	0x20000600

080096d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	334c      	adds	r3, #76	@ 0x4c
 80096e4:	4618      	mov	r0, r3
 80096e6:	f001 f995 	bl	800aa14 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d108      	bne.n	8009706 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096f8:	4618      	mov	r0, r3
 80096fa:	f000 fb8b 	bl	8009e14 <vPortFree>
				vPortFree( pxTCB );
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fb88 	bl	8009e14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009704:	e019      	b.n	800973a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800970c:	2b01      	cmp	r3, #1
 800970e:	d103      	bne.n	8009718 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fb7f 	bl	8009e14 <vPortFree>
	}
 8009716:	e010      	b.n	800973a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800971e:	2b02      	cmp	r3, #2
 8009720:	d00b      	beq.n	800973a <prvDeleteTCB+0x62>
	__asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	60fb      	str	r3, [r7, #12]
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	e7fd      	b.n	8009736 <prvDeleteTCB+0x5e>
	}
 800973a:	bf00      	nop
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
	...

08009744 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800974a:	4b0c      	ldr	r3, [pc, #48]	@ (800977c <prvResetNextTaskUnblockTime+0x38>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d104      	bne.n	800975e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009754:	4b0a      	ldr	r3, [pc, #40]	@ (8009780 <prvResetNextTaskUnblockTime+0x3c>)
 8009756:	f04f 32ff 	mov.w	r2, #4294967295
 800975a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800975c:	e008      	b.n	8009770 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800975e:	4b07      	ldr	r3, [pc, #28]	@ (800977c <prvResetNextTaskUnblockTime+0x38>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68db      	ldr	r3, [r3, #12]
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	4a04      	ldr	r2, [pc, #16]	@ (8009780 <prvResetNextTaskUnblockTime+0x3c>)
 800976e:	6013      	str	r3, [r2, #0]
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr
 800977c:	200005d0 	.word	0x200005d0
 8009780:	20000638 	.word	0x20000638

08009784 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800978e:	4b29      	ldr	r3, [pc, #164]	@ (8009834 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009794:	4b28      	ldr	r3, [pc, #160]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3304      	adds	r3, #4
 800979a:	4618      	mov	r0, r3
 800979c:	f7ff fad3 	bl	8008d46 <uxListRemove>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d10b      	bne.n	80097be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80097a6:	4b24      	ldr	r3, [pc, #144]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ac:	2201      	movs	r2, #1
 80097ae:	fa02 f303 	lsl.w	r3, r2, r3
 80097b2:	43da      	mvns	r2, r3
 80097b4:	4b21      	ldr	r3, [pc, #132]	@ (800983c <prvAddCurrentTaskToDelayedList+0xb8>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4013      	ands	r3, r2
 80097ba:	4a20      	ldr	r2, [pc, #128]	@ (800983c <prvAddCurrentTaskToDelayedList+0xb8>)
 80097bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c4:	d10a      	bne.n	80097dc <prvAddCurrentTaskToDelayedList+0x58>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d007      	beq.n	80097dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	3304      	adds	r3, #4
 80097d2:	4619      	mov	r1, r3
 80097d4:	481a      	ldr	r0, [pc, #104]	@ (8009840 <prvAddCurrentTaskToDelayedList+0xbc>)
 80097d6:	f7ff fa59 	bl	8008c8c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097da:	e026      	b.n	800982a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097dc:	68fa      	ldr	r2, [r7, #12]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4413      	add	r3, r2
 80097e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097e4:	4b14      	ldr	r3, [pc, #80]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80097ec:	68ba      	ldr	r2, [r7, #8]
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d209      	bcs.n	8009808 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097f4:	4b13      	ldr	r3, [pc, #76]	@ (8009844 <prvAddCurrentTaskToDelayedList+0xc0>)
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3304      	adds	r3, #4
 80097fe:	4619      	mov	r1, r3
 8009800:	4610      	mov	r0, r2
 8009802:	f7ff fa67 	bl	8008cd4 <vListInsert>
}
 8009806:	e010      	b.n	800982a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009808:	4b0f      	ldr	r3, [pc, #60]	@ (8009848 <prvAddCurrentTaskToDelayedList+0xc4>)
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	4b0a      	ldr	r3, [pc, #40]	@ (8009838 <prvAddCurrentTaskToDelayedList+0xb4>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	3304      	adds	r3, #4
 8009812:	4619      	mov	r1, r3
 8009814:	4610      	mov	r0, r2
 8009816:	f7ff fa5d 	bl	8008cd4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800981a:	4b0c      	ldr	r3, [pc, #48]	@ (800984c <prvAddCurrentTaskToDelayedList+0xc8>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68ba      	ldr	r2, [r7, #8]
 8009820:	429a      	cmp	r2, r3
 8009822:	d202      	bcs.n	800982a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009824:	4a09      	ldr	r2, [pc, #36]	@ (800984c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	6013      	str	r3, [r2, #0]
}
 800982a:	bf00      	nop
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	2000061c 	.word	0x2000061c
 8009838:	20000518 	.word	0x20000518
 800983c:	20000620 	.word	0x20000620
 8009840:	20000604 	.word	0x20000604
 8009844:	200005d4 	.word	0x200005d4
 8009848:	200005d0 	.word	0x200005d0
 800984c:	20000638 	.word	0x20000638

08009850 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	3b04      	subs	r3, #4
 8009860:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009868:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	3b04      	subs	r3, #4
 800986e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	f023 0201 	bic.w	r2, r3, #1
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	3b04      	subs	r3, #4
 800987e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009880:	4a0c      	ldr	r2, [pc, #48]	@ (80098b4 <pxPortInitialiseStack+0x64>)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	3b14      	subs	r3, #20
 800988a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	3b04      	subs	r3, #4
 8009896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f06f 0202 	mvn.w	r2, #2
 800989e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	3b20      	subs	r3, #32
 80098a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80098a6:	68fb      	ldr	r3, [r7, #12]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3714      	adds	r7, #20
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr
 80098b4:	080098b9 	.word	0x080098b9

080098b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80098be:	2300      	movs	r3, #0
 80098c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80098c2:	4b13      	ldr	r3, [pc, #76]	@ (8009910 <prvTaskExitError+0x58>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ca:	d00b      	beq.n	80098e4 <prvTaskExitError+0x2c>
	__asm volatile
 80098cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d0:	f383 8811 	msr	BASEPRI, r3
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	60fb      	str	r3, [r7, #12]
}
 80098de:	bf00      	nop
 80098e0:	bf00      	nop
 80098e2:	e7fd      	b.n	80098e0 <prvTaskExitError+0x28>
	__asm volatile
 80098e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	60bb      	str	r3, [r7, #8]
}
 80098f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80098f8:	bf00      	nop
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d0fc      	beq.n	80098fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	3714      	adds	r7, #20
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	2000008c 	.word	0x2000008c
	...

08009920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009920:	4b07      	ldr	r3, [pc, #28]	@ (8009940 <pxCurrentTCBConst2>)
 8009922:	6819      	ldr	r1, [r3, #0]
 8009924:	6808      	ldr	r0, [r1, #0]
 8009926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992a:	f380 8809 	msr	PSP, r0
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f04f 0000 	mov.w	r0, #0
 8009936:	f380 8811 	msr	BASEPRI, r0
 800993a:	4770      	bx	lr
 800993c:	f3af 8000 	nop.w

08009940 <pxCurrentTCBConst2>:
 8009940:	20000518 	.word	0x20000518
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009944:	bf00      	nop
 8009946:	bf00      	nop

08009948 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009948:	4808      	ldr	r0, [pc, #32]	@ (800996c <prvPortStartFirstTask+0x24>)
 800994a:	6800      	ldr	r0, [r0, #0]
 800994c:	6800      	ldr	r0, [r0, #0]
 800994e:	f380 8808 	msr	MSP, r0
 8009952:	f04f 0000 	mov.w	r0, #0
 8009956:	f380 8814 	msr	CONTROL, r0
 800995a:	b662      	cpsie	i
 800995c:	b661      	cpsie	f
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	f3bf 8f6f 	isb	sy
 8009966:	df00      	svc	0
 8009968:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800996a:	bf00      	nop
 800996c:	e000ed08 	.word	0xe000ed08

08009970 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b086      	sub	sp, #24
 8009974:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009976:	4b47      	ldr	r3, [pc, #284]	@ (8009a94 <xPortStartScheduler+0x124>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a47      	ldr	r2, [pc, #284]	@ (8009a98 <xPortStartScheduler+0x128>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d10b      	bne.n	8009998 <xPortStartScheduler+0x28>
	__asm volatile
 8009980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009984:	f383 8811 	msr	BASEPRI, r3
 8009988:	f3bf 8f6f 	isb	sy
 800998c:	f3bf 8f4f 	dsb	sy
 8009990:	613b      	str	r3, [r7, #16]
}
 8009992:	bf00      	nop
 8009994:	bf00      	nop
 8009996:	e7fd      	b.n	8009994 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009998:	4b3e      	ldr	r3, [pc, #248]	@ (8009a94 <xPortStartScheduler+0x124>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a3f      	ldr	r2, [pc, #252]	@ (8009a9c <xPortStartScheduler+0x12c>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d10b      	bne.n	80099ba <xPortStartScheduler+0x4a>
	__asm volatile
 80099a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a6:	f383 8811 	msr	BASEPRI, r3
 80099aa:	f3bf 8f6f 	isb	sy
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	60fb      	str	r3, [r7, #12]
}
 80099b4:	bf00      	nop
 80099b6:	bf00      	nop
 80099b8:	e7fd      	b.n	80099b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80099ba:	4b39      	ldr	r3, [pc, #228]	@ (8009aa0 <xPortStartScheduler+0x130>)
 80099bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	22ff      	movs	r2, #255	@ 0xff
 80099ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80099d4:	78fb      	ldrb	r3, [r7, #3]
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	4b31      	ldr	r3, [pc, #196]	@ (8009aa4 <xPortStartScheduler+0x134>)
 80099e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80099e2:	4b31      	ldr	r3, [pc, #196]	@ (8009aa8 <xPortStartScheduler+0x138>)
 80099e4:	2207      	movs	r2, #7
 80099e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099e8:	e009      	b.n	80099fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80099ea:	4b2f      	ldr	r3, [pc, #188]	@ (8009aa8 <xPortStartScheduler+0x138>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	3b01      	subs	r3, #1
 80099f0:	4a2d      	ldr	r2, [pc, #180]	@ (8009aa8 <xPortStartScheduler+0x138>)
 80099f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80099f4:	78fb      	ldrb	r3, [r7, #3]
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	005b      	lsls	r3, r3, #1
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099fe:	78fb      	ldrb	r3, [r7, #3]
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a06:	2b80      	cmp	r3, #128	@ 0x80
 8009a08:	d0ef      	beq.n	80099ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a0a:	4b27      	ldr	r3, [pc, #156]	@ (8009aa8 <xPortStartScheduler+0x138>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f1c3 0307 	rsb	r3, r3, #7
 8009a12:	2b04      	cmp	r3, #4
 8009a14:	d00b      	beq.n	8009a2e <xPortStartScheduler+0xbe>
	__asm volatile
 8009a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1a:	f383 8811 	msr	BASEPRI, r3
 8009a1e:	f3bf 8f6f 	isb	sy
 8009a22:	f3bf 8f4f 	dsb	sy
 8009a26:	60bb      	str	r3, [r7, #8]
}
 8009a28:	bf00      	nop
 8009a2a:	bf00      	nop
 8009a2c:	e7fd      	b.n	8009a2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8009aa8 <xPortStartScheduler+0x138>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	021b      	lsls	r3, r3, #8
 8009a34:	4a1c      	ldr	r2, [pc, #112]	@ (8009aa8 <xPortStartScheduler+0x138>)
 8009a36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a38:	4b1b      	ldr	r3, [pc, #108]	@ (8009aa8 <xPortStartScheduler+0x138>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a40:	4a19      	ldr	r2, [pc, #100]	@ (8009aa8 <xPortStartScheduler+0x138>)
 8009a42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	b2da      	uxtb	r2, r3
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a4c:	4b17      	ldr	r3, [pc, #92]	@ (8009aac <xPortStartScheduler+0x13c>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a16      	ldr	r2, [pc, #88]	@ (8009aac <xPortStartScheduler+0x13c>)
 8009a52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009a58:	4b14      	ldr	r3, [pc, #80]	@ (8009aac <xPortStartScheduler+0x13c>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a13      	ldr	r2, [pc, #76]	@ (8009aac <xPortStartScheduler+0x13c>)
 8009a5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009a62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009a64:	f000 f8da 	bl	8009c1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009a68:	4b11      	ldr	r3, [pc, #68]	@ (8009ab0 <xPortStartScheduler+0x140>)
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009a6e:	f000 f8f9 	bl	8009c64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009a72:	4b10      	ldr	r3, [pc, #64]	@ (8009ab4 <xPortStartScheduler+0x144>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a0f      	ldr	r2, [pc, #60]	@ (8009ab4 <xPortStartScheduler+0x144>)
 8009a78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009a7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009a7e:	f7ff ff63 	bl	8009948 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009a82:	f7ff fd3f 	bl	8009504 <vTaskSwitchContext>
	prvTaskExitError();
 8009a86:	f7ff ff17 	bl	80098b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	e000ed00 	.word	0xe000ed00
 8009a98:	410fc271 	.word	0x410fc271
 8009a9c:	410fc270 	.word	0x410fc270
 8009aa0:	e000e400 	.word	0xe000e400
 8009aa4:	20000644 	.word	0x20000644
 8009aa8:	20000648 	.word	0x20000648
 8009aac:	e000ed20 	.word	0xe000ed20
 8009ab0:	2000008c 	.word	0x2000008c
 8009ab4:	e000ef34 	.word	0xe000ef34

08009ab8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
	__asm volatile
 8009abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac2:	f383 8811 	msr	BASEPRI, r3
 8009ac6:	f3bf 8f6f 	isb	sy
 8009aca:	f3bf 8f4f 	dsb	sy
 8009ace:	607b      	str	r3, [r7, #4]
}
 8009ad0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009ad2:	4b10      	ldr	r3, [pc, #64]	@ (8009b14 <vPortEnterCritical+0x5c>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8009b14 <vPortEnterCritical+0x5c>)
 8009ada:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009adc:	4b0d      	ldr	r3, [pc, #52]	@ (8009b14 <vPortEnterCritical+0x5c>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d110      	bne.n	8009b06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8009b18 <vPortEnterCritical+0x60>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00b      	beq.n	8009b06 <vPortEnterCritical+0x4e>
	__asm volatile
 8009aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	603b      	str	r3, [r7, #0]
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	e7fd      	b.n	8009b02 <vPortEnterCritical+0x4a>
	}
}
 8009b06:	bf00      	nop
 8009b08:	370c      	adds	r7, #12
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr
 8009b12:	bf00      	nop
 8009b14:	2000008c 	.word	0x2000008c
 8009b18:	e000ed04 	.word	0xe000ed04

08009b1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b083      	sub	sp, #12
 8009b20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b22:	4b12      	ldr	r3, [pc, #72]	@ (8009b6c <vPortExitCritical+0x50>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10b      	bne.n	8009b42 <vPortExitCritical+0x26>
	__asm volatile
 8009b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b2e:	f383 8811 	msr	BASEPRI, r3
 8009b32:	f3bf 8f6f 	isb	sy
 8009b36:	f3bf 8f4f 	dsb	sy
 8009b3a:	607b      	str	r3, [r7, #4]
}
 8009b3c:	bf00      	nop
 8009b3e:	bf00      	nop
 8009b40:	e7fd      	b.n	8009b3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b42:	4b0a      	ldr	r3, [pc, #40]	@ (8009b6c <vPortExitCritical+0x50>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	3b01      	subs	r3, #1
 8009b48:	4a08      	ldr	r2, [pc, #32]	@ (8009b6c <vPortExitCritical+0x50>)
 8009b4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b4c:	4b07      	ldr	r3, [pc, #28]	@ (8009b6c <vPortExitCritical+0x50>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d105      	bne.n	8009b60 <vPortExitCritical+0x44>
 8009b54:	2300      	movs	r3, #0
 8009b56:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009b5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009b60:	bf00      	nop
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr
 8009b6c:	2000008c 	.word	0x2000008c

08009b70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b70:	f3ef 8009 	mrs	r0, PSP
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	4b15      	ldr	r3, [pc, #84]	@ (8009bd0 <pxCurrentTCBConst>)
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	f01e 0f10 	tst.w	lr, #16
 8009b80:	bf08      	it	eq
 8009b82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009b86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b8a:	6010      	str	r0, [r2, #0]
 8009b8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009b90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009b94:	f380 8811 	msr	BASEPRI, r0
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	f3bf 8f6f 	isb	sy
 8009ba0:	f7ff fcb0 	bl	8009504 <vTaskSwitchContext>
 8009ba4:	f04f 0000 	mov.w	r0, #0
 8009ba8:	f380 8811 	msr	BASEPRI, r0
 8009bac:	bc09      	pop	{r0, r3}
 8009bae:	6819      	ldr	r1, [r3, #0]
 8009bb0:	6808      	ldr	r0, [r1, #0]
 8009bb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb6:	f01e 0f10 	tst.w	lr, #16
 8009bba:	bf08      	it	eq
 8009bbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009bc0:	f380 8809 	msr	PSP, r0
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	4770      	bx	lr
 8009bca:	bf00      	nop
 8009bcc:	f3af 8000 	nop.w

08009bd0 <pxCurrentTCBConst>:
 8009bd0:	20000518 	.word	0x20000518
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop

08009bd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	607b      	str	r3, [r7, #4]
}
 8009bf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009bf2:	f7ff fbcd 	bl	8009390 <xTaskIncrementTick>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d003      	beq.n	8009c04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009bfc:	4b06      	ldr	r3, [pc, #24]	@ (8009c18 <SysTick_Handler+0x40>)
 8009bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c02:	601a      	str	r2, [r3, #0]
 8009c04:	2300      	movs	r3, #0
 8009c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	f383 8811 	msr	BASEPRI, r3
}
 8009c0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c10:	bf00      	nop
 8009c12:	3708      	adds	r7, #8
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	e000ed04 	.word	0xe000ed04

08009c1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c20:	4b0b      	ldr	r3, [pc, #44]	@ (8009c50 <vPortSetupTimerInterrupt+0x34>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c26:	4b0b      	ldr	r3, [pc, #44]	@ (8009c54 <vPortSetupTimerInterrupt+0x38>)
 8009c28:	2200      	movs	r2, #0
 8009c2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c58 <vPortSetupTimerInterrupt+0x3c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a0a      	ldr	r2, [pc, #40]	@ (8009c5c <vPortSetupTimerInterrupt+0x40>)
 8009c32:	fba2 2303 	umull	r2, r3, r2, r3
 8009c36:	099b      	lsrs	r3, r3, #6
 8009c38:	4a09      	ldr	r2, [pc, #36]	@ (8009c60 <vPortSetupTimerInterrupt+0x44>)
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c3e:	4b04      	ldr	r3, [pc, #16]	@ (8009c50 <vPortSetupTimerInterrupt+0x34>)
 8009c40:	2207      	movs	r2, #7
 8009c42:	601a      	str	r2, [r3, #0]
}
 8009c44:	bf00      	nop
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop
 8009c50:	e000e010 	.word	0xe000e010
 8009c54:	e000e018 	.word	0xe000e018
 8009c58:	20000000 	.word	0x20000000
 8009c5c:	10624dd3 	.word	0x10624dd3
 8009c60:	e000e014 	.word	0xe000e014

08009c64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009c64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009c74 <vPortEnableVFP+0x10>
 8009c68:	6801      	ldr	r1, [r0, #0]
 8009c6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009c6e:	6001      	str	r1, [r0, #0]
 8009c70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009c72:	bf00      	nop
 8009c74:	e000ed88 	.word	0xe000ed88

08009c78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b08a      	sub	sp, #40	@ 0x28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009c80:	2300      	movs	r3, #0
 8009c82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009c84:	f7ff fad8 	bl	8009238 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009c88:	4b5c      	ldr	r3, [pc, #368]	@ (8009dfc <pvPortMalloc+0x184>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d101      	bne.n	8009c94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009c90:	f000 f924 	bl	8009edc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009c94:	4b5a      	ldr	r3, [pc, #360]	@ (8009e00 <pvPortMalloc+0x188>)
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f040 8095 	bne.w	8009dcc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d01e      	beq.n	8009ce6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009ca8:	2208      	movs	r2, #8
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4413      	add	r3, r2
 8009cae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f003 0307 	and.w	r3, r3, #7
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d015      	beq.n	8009ce6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f023 0307 	bic.w	r3, r3, #7
 8009cc0:	3308      	adds	r3, #8
 8009cc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f003 0307 	and.w	r3, r3, #7
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00b      	beq.n	8009ce6 <pvPortMalloc+0x6e>
	__asm volatile
 8009cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd2:	f383 8811 	msr	BASEPRI, r3
 8009cd6:	f3bf 8f6f 	isb	sy
 8009cda:	f3bf 8f4f 	dsb	sy
 8009cde:	617b      	str	r3, [r7, #20]
}
 8009ce0:	bf00      	nop
 8009ce2:	bf00      	nop
 8009ce4:	e7fd      	b.n	8009ce2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d06f      	beq.n	8009dcc <pvPortMalloc+0x154>
 8009cec:	4b45      	ldr	r3, [pc, #276]	@ (8009e04 <pvPortMalloc+0x18c>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d86a      	bhi.n	8009dcc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009cf6:	4b44      	ldr	r3, [pc, #272]	@ (8009e08 <pvPortMalloc+0x190>)
 8009cf8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009cfa:	4b43      	ldr	r3, [pc, #268]	@ (8009e08 <pvPortMalloc+0x190>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d00:	e004      	b.n	8009d0c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d04:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d903      	bls.n	8009d1e <pvPortMalloc+0xa6>
 8009d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d1f1      	bne.n	8009d02 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d1e:	4b37      	ldr	r3, [pc, #220]	@ (8009dfc <pvPortMalloc+0x184>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d051      	beq.n	8009dcc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d28:	6a3b      	ldr	r3, [r7, #32]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2208      	movs	r2, #8
 8009d2e:	4413      	add	r3, r2
 8009d30:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d34:	681a      	ldr	r2, [r3, #0]
 8009d36:	6a3b      	ldr	r3, [r7, #32]
 8009d38:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3c:	685a      	ldr	r2, [r3, #4]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	1ad2      	subs	r2, r2, r3
 8009d42:	2308      	movs	r3, #8
 8009d44:	005b      	lsls	r3, r3, #1
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d920      	bls.n	8009d8c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	4413      	add	r3, r2
 8009d50:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	f003 0307 	and.w	r3, r3, #7
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00b      	beq.n	8009d74 <pvPortMalloc+0xfc>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	613b      	str	r3, [r7, #16]
}
 8009d6e:	bf00      	nop
 8009d70:	bf00      	nop
 8009d72:	e7fd      	b.n	8009d70 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d76:	685a      	ldr	r2, [r3, #4]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	1ad2      	subs	r2, r2, r3
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d82:	687a      	ldr	r2, [r7, #4]
 8009d84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009d86:	69b8      	ldr	r0, [r7, #24]
 8009d88:	f000 f90a 	bl	8009fa0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8009e04 <pvPortMalloc+0x18c>)
 8009d8e:	681a      	ldr	r2, [r3, #0]
 8009d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	1ad3      	subs	r3, r2, r3
 8009d96:	4a1b      	ldr	r2, [pc, #108]	@ (8009e04 <pvPortMalloc+0x18c>)
 8009d98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8009e04 <pvPortMalloc+0x18c>)
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8009e0c <pvPortMalloc+0x194>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d203      	bcs.n	8009dae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009da6:	4b17      	ldr	r3, [pc, #92]	@ (8009e04 <pvPortMalloc+0x18c>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a18      	ldr	r2, [pc, #96]	@ (8009e0c <pvPortMalloc+0x194>)
 8009dac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	685a      	ldr	r2, [r3, #4]
 8009db2:	4b13      	ldr	r3, [pc, #76]	@ (8009e00 <pvPortMalloc+0x188>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	431a      	orrs	r2, r3
 8009db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009dc2:	4b13      	ldr	r3, [pc, #76]	@ (8009e10 <pvPortMalloc+0x198>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	4a11      	ldr	r2, [pc, #68]	@ (8009e10 <pvPortMalloc+0x198>)
 8009dca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009dcc:	f7ff fa42 	bl	8009254 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009dd0:	69fb      	ldr	r3, [r7, #28]
 8009dd2:	f003 0307 	and.w	r3, r3, #7
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d00b      	beq.n	8009df2 <pvPortMalloc+0x17a>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	60fb      	str	r3, [r7, #12]
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <pvPortMalloc+0x176>
	return pvReturn;
 8009df2:	69fb      	ldr	r3, [r7, #28]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3728      	adds	r7, #40	@ 0x28
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	20004254 	.word	0x20004254
 8009e00:	20004268 	.word	0x20004268
 8009e04:	20004258 	.word	0x20004258
 8009e08:	2000424c 	.word	0x2000424c
 8009e0c:	2000425c 	.word	0x2000425c
 8009e10:	20004260 	.word	0x20004260

08009e14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b086      	sub	sp, #24
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d04f      	beq.n	8009ec6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e26:	2308      	movs	r3, #8
 8009e28:	425b      	negs	r3, r3
 8009e2a:	697a      	ldr	r2, [r7, #20]
 8009e2c:	4413      	add	r3, r2
 8009e2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	685a      	ldr	r2, [r3, #4]
 8009e38:	4b25      	ldr	r3, [pc, #148]	@ (8009ed0 <vPortFree+0xbc>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4013      	ands	r3, r2
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d10b      	bne.n	8009e5a <vPortFree+0x46>
	__asm volatile
 8009e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e46:	f383 8811 	msr	BASEPRI, r3
 8009e4a:	f3bf 8f6f 	isb	sy
 8009e4e:	f3bf 8f4f 	dsb	sy
 8009e52:	60fb      	str	r3, [r7, #12]
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop
 8009e58:	e7fd      	b.n	8009e56 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d00b      	beq.n	8009e7a <vPortFree+0x66>
	__asm volatile
 8009e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	60bb      	str	r3, [r7, #8]
}
 8009e74:	bf00      	nop
 8009e76:	bf00      	nop
 8009e78:	e7fd      	b.n	8009e76 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	685a      	ldr	r2, [r3, #4]
 8009e7e:	4b14      	ldr	r3, [pc, #80]	@ (8009ed0 <vPortFree+0xbc>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4013      	ands	r3, r2
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d01e      	beq.n	8009ec6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d11a      	bne.n	8009ec6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	685a      	ldr	r2, [r3, #4]
 8009e94:	4b0e      	ldr	r3, [pc, #56]	@ (8009ed0 <vPortFree+0xbc>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	43db      	mvns	r3, r3
 8009e9a:	401a      	ands	r2, r3
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ea0:	f7ff f9ca 	bl	8009238 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	685a      	ldr	r2, [r3, #4]
 8009ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed4 <vPortFree+0xc0>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4413      	add	r3, r2
 8009eae:	4a09      	ldr	r2, [pc, #36]	@ (8009ed4 <vPortFree+0xc0>)
 8009eb0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009eb2:	6938      	ldr	r0, [r7, #16]
 8009eb4:	f000 f874 	bl	8009fa0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009eb8:	4b07      	ldr	r3, [pc, #28]	@ (8009ed8 <vPortFree+0xc4>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	4a06      	ldr	r2, [pc, #24]	@ (8009ed8 <vPortFree+0xc4>)
 8009ec0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009ec2:	f7ff f9c7 	bl	8009254 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009ec6:	bf00      	nop
 8009ec8:	3718      	adds	r7, #24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	20004268 	.word	0x20004268
 8009ed4:	20004258 	.word	0x20004258
 8009ed8:	20004264 	.word	0x20004264

08009edc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009ee2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009ee6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009ee8:	4b27      	ldr	r3, [pc, #156]	@ (8009f88 <prvHeapInit+0xac>)
 8009eea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f003 0307 	and.w	r3, r3, #7
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00c      	beq.n	8009f10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	3307      	adds	r3, #7
 8009efa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f023 0307 	bic.w	r3, r3, #7
 8009f02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8009f88 <prvHeapInit+0xac>)
 8009f0c:	4413      	add	r3, r2
 8009f0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f14:	4a1d      	ldr	r2, [pc, #116]	@ (8009f8c <prvHeapInit+0xb0>)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8009f8c <prvHeapInit+0xb0>)
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	4413      	add	r3, r2
 8009f26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f28:	2208      	movs	r2, #8
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	1a9b      	subs	r3, r3, r2
 8009f2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f023 0307 	bic.w	r3, r3, #7
 8009f36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	4a15      	ldr	r2, [pc, #84]	@ (8009f90 <prvHeapInit+0xb4>)
 8009f3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009f3e:	4b14      	ldr	r3, [pc, #80]	@ (8009f90 <prvHeapInit+0xb4>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	2200      	movs	r2, #0
 8009f44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009f46:	4b12      	ldr	r3, [pc, #72]	@ (8009f90 <prvHeapInit+0xb4>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	68fa      	ldr	r2, [r7, #12]
 8009f56:	1ad2      	subs	r2, r2, r3
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009f90 <prvHeapInit+0xb4>)
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	4a0a      	ldr	r2, [pc, #40]	@ (8009f94 <prvHeapInit+0xb8>)
 8009f6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	4a09      	ldr	r2, [pc, #36]	@ (8009f98 <prvHeapInit+0xbc>)
 8009f72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009f74:	4b09      	ldr	r3, [pc, #36]	@ (8009f9c <prvHeapInit+0xc0>)
 8009f76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009f7a:	601a      	str	r2, [r3, #0]
}
 8009f7c:	bf00      	nop
 8009f7e:	3714      	adds	r7, #20
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr
 8009f88:	2000064c 	.word	0x2000064c
 8009f8c:	2000424c 	.word	0x2000424c
 8009f90:	20004254 	.word	0x20004254
 8009f94:	2000425c 	.word	0x2000425c
 8009f98:	20004258 	.word	0x20004258
 8009f9c:	20004268 	.word	0x20004268

08009fa0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009fa8:	4b28      	ldr	r3, [pc, #160]	@ (800a04c <prvInsertBlockIntoFreeList+0xac>)
 8009faa:	60fb      	str	r3, [r7, #12]
 8009fac:	e002      	b.n	8009fb4 <prvInsertBlockIntoFreeList+0x14>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	60fb      	str	r3, [r7, #12]
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d8f7      	bhi.n	8009fae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	685b      	ldr	r3, [r3, #4]
 8009fc6:	68ba      	ldr	r2, [r7, #8]
 8009fc8:	4413      	add	r3, r2
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d108      	bne.n	8009fe2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	685a      	ldr	r2, [r3, #4]
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	441a      	add	r2, r3
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	68ba      	ldr	r2, [r7, #8]
 8009fec:	441a      	add	r2, r3
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d118      	bne.n	800a028 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	4b15      	ldr	r3, [pc, #84]	@ (800a050 <prvInsertBlockIntoFreeList+0xb0>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d00d      	beq.n	800a01e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	685a      	ldr	r2, [r3, #4]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	441a      	add	r2, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	601a      	str	r2, [r3, #0]
 800a01c:	e008      	b.n	800a030 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a01e:	4b0c      	ldr	r3, [pc, #48]	@ (800a050 <prvInsertBlockIntoFreeList+0xb0>)
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	601a      	str	r2, [r3, #0]
 800a026:	e003      	b.n	800a030 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	429a      	cmp	r2, r3
 800a036:	d002      	beq.n	800a03e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a03e:	bf00      	nop
 800a040:	3714      	adds	r7, #20
 800a042:	46bd      	mov	sp, r7
 800a044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop
 800a04c:	2000424c 	.word	0x2000424c
 800a050:	20004254 	.word	0x20004254

0800a054 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a058:	2200      	movs	r2, #0
 800a05a:	4912      	ldr	r1, [pc, #72]	@ (800a0a4 <MX_USB_DEVICE_Init+0x50>)
 800a05c:	4812      	ldr	r0, [pc, #72]	@ (800a0a8 <MX_USB_DEVICE_Init+0x54>)
 800a05e:	f7fd fa6c 	bl	800753a <USBD_Init>
 800a062:	4603      	mov	r3, r0
 800a064:	2b00      	cmp	r3, #0
 800a066:	d001      	beq.n	800a06c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a068:	f7f6 fc54 	bl	8000914 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800a06c:	490f      	ldr	r1, [pc, #60]	@ (800a0ac <MX_USB_DEVICE_Init+0x58>)
 800a06e:	480e      	ldr	r0, [pc, #56]	@ (800a0a8 <MX_USB_DEVICE_Init+0x54>)
 800a070:	f7fd fa93 	bl	800759a <USBD_RegisterClass>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d001      	beq.n	800a07e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a07a:	f7f6 fc4b 	bl	8000914 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800a07e:	490c      	ldr	r1, [pc, #48]	@ (800a0b0 <MX_USB_DEVICE_Init+0x5c>)
 800a080:	4809      	ldr	r0, [pc, #36]	@ (800a0a8 <MX_USB_DEVICE_Init+0x54>)
 800a082:	f7fb fc4f 	bl	8005924 <USBD_MSC_RegisterStorage>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d001      	beq.n	800a090 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a08c:	f7f6 fc42 	bl	8000914 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a090:	4805      	ldr	r0, [pc, #20]	@ (800a0a8 <MX_USB_DEVICE_Init+0x54>)
 800a092:	f7fd fab8 	bl	8007606 <USBD_Start>
 800a096:	4603      	mov	r3, r0
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d001      	beq.n	800a0a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a09c:	f7f6 fc3a 	bl	8000914 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a0a0:	bf00      	nop
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	20000090 	.word	0x20000090
 800a0a8:	2000426c 	.word	0x2000426c
 800a0ac:	2000000c 	.word	0x2000000c
 800a0b0:	200000e0 	.word	0x200000e0

0800a0b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	6039      	str	r1, [r7, #0]
 800a0be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	2212      	movs	r2, #18
 800a0c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a0c6:	4b03      	ldr	r3, [pc, #12]	@ (800a0d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr
 800a0d4:	200000ac 	.word	0x200000ac

0800a0d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	4603      	mov	r3, r0
 800a0e0:	6039      	str	r1, [r7, #0]
 800a0e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	2204      	movs	r2, #4
 800a0e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a0ea:	4b03      	ldr	r3, [pc, #12]	@ (800a0f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr
 800a0f8:	200000c0 	.word	0x200000c0

0800a0fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	4603      	mov	r3, r0
 800a104:	6039      	str	r1, [r7, #0]
 800a106:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a108:	79fb      	ldrb	r3, [r7, #7]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d105      	bne.n	800a11a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a10e:	683a      	ldr	r2, [r7, #0]
 800a110:	4907      	ldr	r1, [pc, #28]	@ (800a130 <USBD_FS_ProductStrDescriptor+0x34>)
 800a112:	4808      	ldr	r0, [pc, #32]	@ (800a134 <USBD_FS_ProductStrDescriptor+0x38>)
 800a114:	f7fe fc3c 	bl	8008990 <USBD_GetString>
 800a118:	e004      	b.n	800a124 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a11a:	683a      	ldr	r2, [r7, #0]
 800a11c:	4904      	ldr	r1, [pc, #16]	@ (800a130 <USBD_FS_ProductStrDescriptor+0x34>)
 800a11e:	4805      	ldr	r0, [pc, #20]	@ (800a134 <USBD_FS_ProductStrDescriptor+0x38>)
 800a120:	f7fe fc36 	bl	8008990 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a124:	4b02      	ldr	r3, [pc, #8]	@ (800a130 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a126:	4618      	mov	r0, r3
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	20004548 	.word	0x20004548
 800a134:	0800ac48 	.word	0x0800ac48

0800a138 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	4603      	mov	r3, r0
 800a140:	6039      	str	r1, [r7, #0]
 800a142:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	4904      	ldr	r1, [pc, #16]	@ (800a158 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a148:	4804      	ldr	r0, [pc, #16]	@ (800a15c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a14a:	f7fe fc21 	bl	8008990 <USBD_GetString>
  return USBD_StrDesc;
 800a14e:	4b02      	ldr	r3, [pc, #8]	@ (800a158 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a150:	4618      	mov	r0, r3
 800a152:	3708      	adds	r7, #8
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}
 800a158:	20004548 	.word	0x20004548
 800a15c:	0800ac58 	.word	0x0800ac58

0800a160 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
 800a166:	4603      	mov	r3, r0
 800a168:	6039      	str	r1, [r7, #0]
 800a16a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	221a      	movs	r2, #26
 800a170:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a172:	f000 f843 	bl	800a1fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a176:	4b02      	ldr	r3, [pc, #8]	@ (800a180 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3708      	adds	r7, #8
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}
 800a180:	200000c4 	.word	0x200000c4

0800a184 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b082      	sub	sp, #8
 800a188:	af00      	add	r7, sp, #0
 800a18a:	4603      	mov	r3, r0
 800a18c:	6039      	str	r1, [r7, #0]
 800a18e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a190:	79fb      	ldrb	r3, [r7, #7]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d105      	bne.n	800a1a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a196:	683a      	ldr	r2, [r7, #0]
 800a198:	4907      	ldr	r1, [pc, #28]	@ (800a1b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a19a:	4808      	ldr	r0, [pc, #32]	@ (800a1bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a19c:	f7fe fbf8 	bl	8008990 <USBD_GetString>
 800a1a0:	e004      	b.n	800a1ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	4904      	ldr	r1, [pc, #16]	@ (800a1b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a1a6:	4805      	ldr	r0, [pc, #20]	@ (800a1bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a1a8:	f7fe fbf2 	bl	8008990 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1ac:	4b02      	ldr	r3, [pc, #8]	@ (800a1b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20004548 	.word	0x20004548
 800a1bc:	0800ac6c 	.word	0x0800ac6c

0800a1c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	6039      	str	r1, [r7, #0]
 800a1ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a1cc:	79fb      	ldrb	r3, [r7, #7]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d105      	bne.n	800a1de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a1d2:	683a      	ldr	r2, [r7, #0]
 800a1d4:	4907      	ldr	r1, [pc, #28]	@ (800a1f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a1d6:	4808      	ldr	r0, [pc, #32]	@ (800a1f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a1d8:	f7fe fbda 	bl	8008990 <USBD_GetString>
 800a1dc:	e004      	b.n	800a1e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a1de:	683a      	ldr	r2, [r7, #0]
 800a1e0:	4904      	ldr	r1, [pc, #16]	@ (800a1f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a1e2:	4805      	ldr	r0, [pc, #20]	@ (800a1f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a1e4:	f7fe fbd4 	bl	8008990 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1e8:	4b02      	ldr	r3, [pc, #8]	@ (800a1f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3708      	adds	r7, #8
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20004548 	.word	0x20004548
 800a1f8:	0800ac78 	.word	0x0800ac78

0800a1fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a202:	4b0f      	ldr	r3, [pc, #60]	@ (800a240 <Get_SerialNum+0x44>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a208:	4b0e      	ldr	r3, [pc, #56]	@ (800a244 <Get_SerialNum+0x48>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a20e:	4b0e      	ldr	r3, [pc, #56]	@ (800a248 <Get_SerialNum+0x4c>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4413      	add	r3, r2
 800a21a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d009      	beq.n	800a236 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a222:	2208      	movs	r2, #8
 800a224:	4909      	ldr	r1, [pc, #36]	@ (800a24c <Get_SerialNum+0x50>)
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f000 f814 	bl	800a254 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a22c:	2204      	movs	r2, #4
 800a22e:	4908      	ldr	r1, [pc, #32]	@ (800a250 <Get_SerialNum+0x54>)
 800a230:	68b8      	ldr	r0, [r7, #8]
 800a232:	f000 f80f 	bl	800a254 <IntToUnicode>
  }
}
 800a236:	bf00      	nop
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	1fff7a10 	.word	0x1fff7a10
 800a244:	1fff7a14 	.word	0x1fff7a14
 800a248:	1fff7a18 	.word	0x1fff7a18
 800a24c:	200000c6 	.word	0x200000c6
 800a250:	200000d6 	.word	0x200000d6

0800a254 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a254:	b480      	push	{r7}
 800a256:	b087      	sub	sp, #28
 800a258:	af00      	add	r7, sp, #0
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	4613      	mov	r3, r2
 800a260:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a262:	2300      	movs	r3, #0
 800a264:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a266:	2300      	movs	r3, #0
 800a268:	75fb      	strb	r3, [r7, #23]
 800a26a:	e027      	b.n	800a2bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	0f1b      	lsrs	r3, r3, #28
 800a270:	2b09      	cmp	r3, #9
 800a272:	d80b      	bhi.n	800a28c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	0f1b      	lsrs	r3, r3, #28
 800a278:	b2da      	uxtb	r2, r3
 800a27a:	7dfb      	ldrb	r3, [r7, #23]
 800a27c:	005b      	lsls	r3, r3, #1
 800a27e:	4619      	mov	r1, r3
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	440b      	add	r3, r1
 800a284:	3230      	adds	r2, #48	@ 0x30
 800a286:	b2d2      	uxtb	r2, r2
 800a288:	701a      	strb	r2, [r3, #0]
 800a28a:	e00a      	b.n	800a2a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	0f1b      	lsrs	r3, r3, #28
 800a290:	b2da      	uxtb	r2, r3
 800a292:	7dfb      	ldrb	r3, [r7, #23]
 800a294:	005b      	lsls	r3, r3, #1
 800a296:	4619      	mov	r1, r3
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	440b      	add	r3, r1
 800a29c:	3237      	adds	r2, #55	@ 0x37
 800a29e:	b2d2      	uxtb	r2, r2
 800a2a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	011b      	lsls	r3, r3, #4
 800a2a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a2a8:	7dfb      	ldrb	r3, [r7, #23]
 800a2aa:	005b      	lsls	r3, r3, #1
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	4413      	add	r3, r2
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a2b6:	7dfb      	ldrb	r3, [r7, #23]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	75fb      	strb	r3, [r7, #23]
 800a2bc:	7dfa      	ldrb	r2, [r7, #23]
 800a2be:	79fb      	ldrb	r3, [r7, #7]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d3d3      	bcc.n	800a26c <IntToUnicode+0x18>
  }
}
 800a2c4:	bf00      	nop
 800a2c6:	bf00      	nop
 800a2c8:	371c      	adds	r7, #28
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800a2d2:	b480      	push	{r7}
 800a2d4:	b083      	sub	sp, #12
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	4603      	mov	r3, r0
 800a2da:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
 UNUSED(lun);

  return (USBD_OK);
 800a2dc:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	370c      	adds	r7, #12
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr

0800a2ea <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800a2ea:	b480      	push	{r7}
 800a2ec:	b085      	sub	sp, #20
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	60b9      	str	r1, [r7, #8]
 800a2f4:	607a      	str	r2, [r7, #4]
 800a2f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a2fe:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a306:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800a308:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800a316:	b480      	push	{r7}
 800a318:	b083      	sub	sp, #12
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	4603      	mov	r3, r0
 800a31e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
 800a320:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a322:	4618      	mov	r0, r3
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800a32e:	b480      	push	{r7}
 800a330:	b083      	sub	sp, #12
 800a332:	af00      	add	r7, sp, #0
 800a334:	4603      	mov	r3, r0
 800a336:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 800a338:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	370c      	adds	r7, #12
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr

0800a346 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a346:	b480      	push	{r7}
 800a348:	b085      	sub	sp, #20
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	461a      	mov	r2, r3
 800a352:	4603      	mov	r3, r0
 800a354:	73fb      	strb	r3, [r7, #15]
 800a356:	4613      	mov	r3, r2
 800a358:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800a35a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3714      	adds	r7, #20
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	60b9      	str	r1, [r7, #8]
 800a370:	607a      	str	r2, [r7, #4]
 800a372:	461a      	mov	r2, r3
 800a374:	4603      	mov	r3, r0
 800a376:	73fb      	strb	r3, [r7, #15]
 800a378:	4613      	mov	r3, r2
 800a37a:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800a37c:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr

0800a38a <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800a38a:	b480      	push	{r7}
 800a38c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800a38e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800a390:	4618      	mov	r0, r3
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
	...

0800a39c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b08a      	sub	sp, #40	@ 0x28
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3a4:	f107 0314 	add.w	r3, r7, #20
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	601a      	str	r2, [r3, #0]
 800a3ac:	605a      	str	r2, [r3, #4]
 800a3ae:	609a      	str	r2, [r3, #8]
 800a3b0:	60da      	str	r2, [r3, #12]
 800a3b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3bc:	d13a      	bne.n	800a434 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3be:	2300      	movs	r3, #0
 800a3c0:	613b      	str	r3, [r7, #16]
 800a3c2:	4b1e      	ldr	r3, [pc, #120]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a3c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3c6:	4a1d      	ldr	r2, [pc, #116]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a3c8:	f043 0301 	orr.w	r3, r3, #1
 800a3cc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3ce:	4b1b      	ldr	r3, [pc, #108]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a3d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3d2:	f003 0301 	and.w	r3, r3, #1
 800a3d6:	613b      	str	r3, [r7, #16]
 800a3d8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a3da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a3de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a3ec:	230a      	movs	r3, #10
 800a3ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3f0:	f107 0314 	add.w	r3, r7, #20
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	4812      	ldr	r0, [pc, #72]	@ (800a440 <HAL_PCD_MspInit+0xa4>)
 800a3f8:	f7f6 fd78 	bl	8000eec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a3fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a3fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a400:	4a0e      	ldr	r2, [pc, #56]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a406:	6353      	str	r3, [r2, #52]	@ 0x34
 800a408:	2300      	movs	r3, #0
 800a40a:	60fb      	str	r3, [r7, #12]
 800a40c:	4b0b      	ldr	r3, [pc, #44]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a40e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a410:	4a0a      	ldr	r2, [pc, #40]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a412:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a416:	6453      	str	r3, [r2, #68]	@ 0x44
 800a418:	4b08      	ldr	r3, [pc, #32]	@ (800a43c <HAL_PCD_MspInit+0xa0>)
 800a41a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a41c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a420:	60fb      	str	r3, [r7, #12]
 800a422:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a424:	2200      	movs	r2, #0
 800a426:	2105      	movs	r1, #5
 800a428:	2043      	movs	r0, #67	@ 0x43
 800a42a:	f7f6 fd35 	bl	8000e98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a42e:	2043      	movs	r0, #67	@ 0x43
 800a430:	f7f6 fd4e 	bl	8000ed0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a434:	bf00      	nop
 800a436:	3728      	adds	r7, #40	@ 0x28
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	40023800 	.word	0x40023800
 800a440:	40020000 	.word	0x40020000

0800a444 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a458:	4619      	mov	r1, r3
 800a45a:	4610      	mov	r0, r2
 800a45c:	f7fd f920 	bl	80076a0 <USBD_LL_SetupStage>
}
 800a460:	bf00      	nop
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a47a:	78fa      	ldrb	r2, [r7, #3]
 800a47c:	6879      	ldr	r1, [r7, #4]
 800a47e:	4613      	mov	r3, r2
 800a480:	00db      	lsls	r3, r3, #3
 800a482:	4413      	add	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	440b      	add	r3, r1
 800a488:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	78fb      	ldrb	r3, [r7, #3]
 800a490:	4619      	mov	r1, r3
 800a492:	f7fd f95a 	bl	800774a <USBD_LL_DataOutStage>
}
 800a496:	bf00      	nop
 800a498:	3708      	adds	r7, #8
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}

0800a49e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a49e:	b580      	push	{r7, lr}
 800a4a0:	b082      	sub	sp, #8
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a4b0:	78fa      	ldrb	r2, [r7, #3]
 800a4b2:	6879      	ldr	r1, [r7, #4]
 800a4b4:	4613      	mov	r3, r2
 800a4b6:	00db      	lsls	r3, r3, #3
 800a4b8:	4413      	add	r3, r2
 800a4ba:	009b      	lsls	r3, r3, #2
 800a4bc:	440b      	add	r3, r1
 800a4be:	3320      	adds	r3, #32
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	78fb      	ldrb	r3, [r7, #3]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	f7fd f9fc 	bl	80078c2 <USBD_LL_DataInStage>
}
 800a4ca:	bf00      	nop
 800a4cc:	3708      	adds	r7, #8
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}

0800a4d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fd fb40 	bl	8007b66 <USBD_LL_SOF>
}
 800a4e6:	bf00      	nop
 800a4e8:	3708      	adds	r7, #8
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}

0800a4ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4ee:	b580      	push	{r7, lr}
 800a4f0:	b084      	sub	sp, #16
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	79db      	ldrb	r3, [r3, #7]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d102      	bne.n	800a508 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a502:	2300      	movs	r3, #0
 800a504:	73fb      	strb	r3, [r7, #15]
 800a506:	e008      	b.n	800a51a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	79db      	ldrb	r3, [r3, #7]
 800a50c:	2b02      	cmp	r3, #2
 800a50e:	d102      	bne.n	800a516 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a510:	2301      	movs	r3, #1
 800a512:	73fb      	strb	r3, [r7, #15]
 800a514:	e001      	b.n	800a51a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a516:	f7f6 f9fd 	bl	8000914 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a520:	7bfa      	ldrb	r2, [r7, #15]
 800a522:	4611      	mov	r1, r2
 800a524:	4618      	mov	r0, r3
 800a526:	f7fd fada 	bl	8007ade <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a530:	4618      	mov	r0, r3
 800a532:	f7fd fa81 	bl	8007a38 <USBD_LL_Reset>
}
 800a536:	bf00      	nop
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
	...

0800a540 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b082      	sub	sp, #8
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a54e:	4618      	mov	r0, r3
 800a550:	f7fd fad5 	bl	8007afe <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	6812      	ldr	r2, [r2, #0]
 800a562:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a566:	f043 0301 	orr.w	r3, r3, #1
 800a56a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	7adb      	ldrb	r3, [r3, #11]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d005      	beq.n	800a580 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a574:	4b04      	ldr	r3, [pc, #16]	@ (800a588 <HAL_PCD_SuspendCallback+0x48>)
 800a576:	691b      	ldr	r3, [r3, #16]
 800a578:	4a03      	ldr	r2, [pc, #12]	@ (800a588 <HAL_PCD_SuspendCallback+0x48>)
 800a57a:	f043 0306 	orr.w	r3, r3, #6
 800a57e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a580:	bf00      	nop
 800a582:	3708      	adds	r7, #8
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}
 800a588:	e000ed00 	.word	0xe000ed00

0800a58c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a59a:	4618      	mov	r0, r3
 800a59c:	f7fd facb 	bl	8007b36 <USBD_LL_Resume>
}
 800a5a0:	bf00      	nop
 800a5a2:	3708      	adds	r7, #8
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5ba:	78fa      	ldrb	r2, [r7, #3]
 800a5bc:	4611      	mov	r1, r2
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7fd fb23 	bl	8007c0a <USBD_LL_IsoOUTIncomplete>
}
 800a5c4:	bf00      	nop
 800a5c6:	3708      	adds	r7, #8
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5de:	78fa      	ldrb	r2, [r7, #3]
 800a5e0:	4611      	mov	r1, r2
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7fd fadf 	bl	8007ba6 <USBD_LL_IsoINIncomplete>
}
 800a5e8:	bf00      	nop
 800a5ea:	3708      	adds	r7, #8
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fd fb35 	bl	8007c6e <USBD_LL_DevConnected>
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fd fb32 	bl	8007c84 <USBD_LL_DevDisconnected>
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d13c      	bne.n	800a6b2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a638:	4a20      	ldr	r2, [pc, #128]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4a1e      	ldr	r2, [pc, #120]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a644:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a648:	4b1c      	ldr	r3, [pc, #112]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a64a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a64e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a650:	4b1a      	ldr	r3, [pc, #104]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a652:	2204      	movs	r2, #4
 800a654:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a656:	4b19      	ldr	r3, [pc, #100]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a658:	2202      	movs	r2, #2
 800a65a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a65c:	4b17      	ldr	r3, [pc, #92]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a65e:	2200      	movs	r2, #0
 800a660:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a662:	4b16      	ldr	r3, [pc, #88]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a664:	2202      	movs	r2, #2
 800a666:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a668:	4b14      	ldr	r3, [pc, #80]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a66a:	2200      	movs	r2, #0
 800a66c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a66e:	4b13      	ldr	r3, [pc, #76]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a670:	2200      	movs	r2, #0
 800a672:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a674:	4b11      	ldr	r3, [pc, #68]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a676:	2200      	movs	r2, #0
 800a678:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a67a:	4b10      	ldr	r3, [pc, #64]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a680:	4b0e      	ldr	r3, [pc, #56]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a682:	2200      	movs	r2, #0
 800a684:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a686:	480d      	ldr	r0, [pc, #52]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a688:	f7f6 fde7 	bl	800125a <HAL_PCD_Init>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a692:	f7f6 f93f 	bl	8000914 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a696:	2180      	movs	r1, #128	@ 0x80
 800a698:	4808      	ldr	r0, [pc, #32]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a69a:	f7f8 f840 	bl	800271e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a69e:	2240      	movs	r2, #64	@ 0x40
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	4806      	ldr	r0, [pc, #24]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a6a4:	f7f7 fff4 	bl	8002690 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a6a8:	2280      	movs	r2, #128	@ 0x80
 800a6aa:	2101      	movs	r1, #1
 800a6ac:	4803      	ldr	r0, [pc, #12]	@ (800a6bc <USBD_LL_Init+0x94>)
 800a6ae:	f7f7 ffef 	bl	8002690 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3708      	adds	r7, #8
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	20004748 	.word	0x20004748

0800a6c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7f6 fece 	bl	8001478 <HAL_PCD_Start>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6e0:	7bfb      	ldrb	r3, [r7, #15]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f000 f962 	bl	800a9ac <USBD_Get_USB_Status>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
 800a6fe:	4608      	mov	r0, r1
 800a700:	4611      	mov	r1, r2
 800a702:	461a      	mov	r2, r3
 800a704:	4603      	mov	r3, r0
 800a706:	70fb      	strb	r3, [r7, #3]
 800a708:	460b      	mov	r3, r1
 800a70a:	70bb      	strb	r3, [r7, #2]
 800a70c:	4613      	mov	r3, r2
 800a70e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a710:	2300      	movs	r3, #0
 800a712:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a714:	2300      	movs	r3, #0
 800a716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a71e:	78bb      	ldrb	r3, [r7, #2]
 800a720:	883a      	ldrh	r2, [r7, #0]
 800a722:	78f9      	ldrb	r1, [r7, #3]
 800a724:	f7f7 fba2 	bl	8001e6c <HAL_PCD_EP_Open>
 800a728:	4603      	mov	r3, r0
 800a72a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a72c:	7bfb      	ldrb	r3, [r7, #15]
 800a72e:	4618      	mov	r0, r3
 800a730:	f000 f93c 	bl	800a9ac <USBD_Get_USB_Status>
 800a734:	4603      	mov	r3, r0
 800a736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a738:	7bbb      	ldrb	r3, [r7, #14]
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3710      	adds	r7, #16
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b084      	sub	sp, #16
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
 800a74a:	460b      	mov	r3, r1
 800a74c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a752:	2300      	movs	r3, #0
 800a754:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a75c:	78fa      	ldrb	r2, [r7, #3]
 800a75e:	4611      	mov	r1, r2
 800a760:	4618      	mov	r0, r3
 800a762:	f7f7 fbed 	bl	8001f40 <HAL_PCD_EP_Close>
 800a766:	4603      	mov	r3, r0
 800a768:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a76a:	7bfb      	ldrb	r3, [r7, #15]
 800a76c:	4618      	mov	r0, r3
 800a76e:	f000 f91d 	bl	800a9ac <USBD_Get_USB_Status>
 800a772:	4603      	mov	r3, r0
 800a774:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a776:	7bbb      	ldrb	r3, [r7, #14]
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3710      	adds	r7, #16
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	460b      	mov	r3, r1
 800a78a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a78c:	2300      	movs	r3, #0
 800a78e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a790:	2300      	movs	r3, #0
 800a792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a79a:	78fa      	ldrb	r2, [r7, #3]
 800a79c:	4611      	mov	r1, r2
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7f7 fd8f 	bl	80022c2 <HAL_PCD_EP_Flush>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7a8:	7bfb      	ldrb	r3, [r7, #15]
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f000 f8fe 	bl	800a9ac <USBD_Get_USB_Status>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b084      	sub	sp, #16
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7d8:	78fa      	ldrb	r2, [r7, #3]
 800a7da:	4611      	mov	r1, r2
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7f7 fc86 	bl	80020ee <HAL_PCD_EP_SetStall>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7e6:	7bfb      	ldrb	r3, [r7, #15]
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	f000 f8df 	bl	800a9ac <USBD_Get_USB_Status>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3710      	adds	r7, #16
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a808:	2300      	movs	r3, #0
 800a80a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a816:	78fa      	ldrb	r2, [r7, #3]
 800a818:	4611      	mov	r1, r2
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7f7 fcca 	bl	80021b4 <HAL_PCD_EP_ClrStall>
 800a820:	4603      	mov	r3, r0
 800a822:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a824:	7bfb      	ldrb	r3, [r7, #15]
 800a826:	4618      	mov	r0, r3
 800a828:	f000 f8c0 	bl	800a9ac <USBD_Get_USB_Status>
 800a82c:	4603      	mov	r3, r0
 800a82e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a830:	7bbb      	ldrb	r3, [r7, #14]
}
 800a832:	4618      	mov	r0, r3
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a83a:	b480      	push	{r7}
 800a83c:	b085      	sub	sp, #20
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	460b      	mov	r3, r1
 800a844:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a84c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a84e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a852:	2b00      	cmp	r3, #0
 800a854:	da0b      	bge.n	800a86e <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a856:	78fb      	ldrb	r3, [r7, #3]
 800a858:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a85c:	68f9      	ldr	r1, [r7, #12]
 800a85e:	4613      	mov	r3, r2
 800a860:	00db      	lsls	r3, r3, #3
 800a862:	4413      	add	r3, r2
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	440b      	add	r3, r1
 800a868:	3316      	adds	r3, #22
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	e00b      	b.n	800a886 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a86e:	78fb      	ldrb	r3, [r7, #3]
 800a870:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a874:	68f9      	ldr	r1, [r7, #12]
 800a876:	4613      	mov	r3, r2
 800a878:	00db      	lsls	r3, r3, #3
 800a87a:	4413      	add	r3, r2
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	440b      	add	r3, r1
 800a880:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a884:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a886:	4618      	mov	r0, r3
 800a888:	3714      	adds	r7, #20
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr

0800a892 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	460b      	mov	r3, r1
 800a89c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8ac:	78fa      	ldrb	r2, [r7, #3]
 800a8ae:	4611      	mov	r1, r2
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7f7 fab7 	bl	8001e24 <HAL_PCD_SetAddress>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f000 f875 	bl	800a9ac <USBD_Get_USB_Status>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	607a      	str	r2, [r7, #4]
 800a8da:	603b      	str	r3, [r7, #0]
 800a8dc:	460b      	mov	r3, r1
 800a8de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a8ee:	7af9      	ldrb	r1, [r7, #11]
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	f7f7 fbc1 	bl	800207a <HAL_PCD_EP_Transmit>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8fc:	7dfb      	ldrb	r3, [r7, #23]
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 f854 	bl	800a9ac <USBD_Get_USB_Status>
 800a904:	4603      	mov	r3, r0
 800a906:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a908:	7dbb      	ldrb	r3, [r7, #22]
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3718      	adds	r7, #24
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b086      	sub	sp, #24
 800a916:	af00      	add	r7, sp, #0
 800a918:	60f8      	str	r0, [r7, #12]
 800a91a:	607a      	str	r2, [r7, #4]
 800a91c:	603b      	str	r3, [r7, #0]
 800a91e:	460b      	mov	r3, r1
 800a920:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a922:	2300      	movs	r3, #0
 800a924:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a926:	2300      	movs	r3, #0
 800a928:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a930:	7af9      	ldrb	r1, [r7, #11]
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	f7f7 fb4d 	bl	8001fd4 <HAL_PCD_EP_Receive>
 800a93a:	4603      	mov	r3, r0
 800a93c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a93e:	7dfb      	ldrb	r3, [r7, #23]
 800a940:	4618      	mov	r0, r3
 800a942:	f000 f833 	bl	800a9ac <USBD_Get_USB_Status>
 800a946:	4603      	mov	r3, r0
 800a948:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a94a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3718      	adds	r7, #24
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	460b      	mov	r3, r1
 800a95e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a966:	78fa      	ldrb	r2, [r7, #3]
 800a968:	4611      	mov	r1, r2
 800a96a:	4618      	mov	r0, r3
 800a96c:	f7f7 fb6d 	bl	800204a <HAL_PCD_EP_GetRxCount>
 800a970:	4603      	mov	r3, r0
}
 800a972:	4618      	mov	r0, r3
 800a974:	3708      	adds	r7, #8
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
	...

0800a97c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a984:	4b03      	ldr	r3, [pc, #12]	@ (800a994 <USBD_static_malloc+0x18>)
}
 800a986:	4618      	mov	r0, r3
 800a988:	370c      	adds	r7, #12
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	20004c2c 	.word	0x20004c2c

0800a998 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]

}
 800a9a0:	bf00      	nop
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a9ba:	79fb      	ldrb	r3, [r7, #7]
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d817      	bhi.n	800a9f0 <USBD_Get_USB_Status+0x44>
 800a9c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9c8 <USBD_Get_USB_Status+0x1c>)
 800a9c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c6:	bf00      	nop
 800a9c8:	0800a9d9 	.word	0x0800a9d9
 800a9cc:	0800a9df 	.word	0x0800a9df
 800a9d0:	0800a9e5 	.word	0x0800a9e5
 800a9d4:	0800a9eb 	.word	0x0800a9eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	73fb      	strb	r3, [r7, #15]
    break;
 800a9dc:	e00b      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e2:	e008      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e8:	e005      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ee:	e002      	b.n	800a9f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a9f0:	2303      	movs	r3, #3
 800a9f2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9f4:	bf00      	nop
  }
  return usb_status;
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3714      	adds	r7, #20
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <memset>:
 800aa04:	4402      	add	r2, r0
 800aa06:	4603      	mov	r3, r0
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d100      	bne.n	800aa0e <memset+0xa>
 800aa0c:	4770      	bx	lr
 800aa0e:	f803 1b01 	strb.w	r1, [r3], #1
 800aa12:	e7f9      	b.n	800aa08 <memset+0x4>

0800aa14 <_reclaim_reent>:
 800aa14:	4b29      	ldr	r3, [pc, #164]	@ (800aabc <_reclaim_reent+0xa8>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	4283      	cmp	r3, r0
 800aa1a:	b570      	push	{r4, r5, r6, lr}
 800aa1c:	4604      	mov	r4, r0
 800aa1e:	d04b      	beq.n	800aab8 <_reclaim_reent+0xa4>
 800aa20:	69c3      	ldr	r3, [r0, #28]
 800aa22:	b1ab      	cbz	r3, 800aa50 <_reclaim_reent+0x3c>
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	b16b      	cbz	r3, 800aa44 <_reclaim_reent+0x30>
 800aa28:	2500      	movs	r5, #0
 800aa2a:	69e3      	ldr	r3, [r4, #28]
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	5959      	ldr	r1, [r3, r5]
 800aa30:	2900      	cmp	r1, #0
 800aa32:	d13b      	bne.n	800aaac <_reclaim_reent+0x98>
 800aa34:	3504      	adds	r5, #4
 800aa36:	2d80      	cmp	r5, #128	@ 0x80
 800aa38:	d1f7      	bne.n	800aa2a <_reclaim_reent+0x16>
 800aa3a:	69e3      	ldr	r3, [r4, #28]
 800aa3c:	4620      	mov	r0, r4
 800aa3e:	68d9      	ldr	r1, [r3, #12]
 800aa40:	f000 f864 	bl	800ab0c <_free_r>
 800aa44:	69e3      	ldr	r3, [r4, #28]
 800aa46:	6819      	ldr	r1, [r3, #0]
 800aa48:	b111      	cbz	r1, 800aa50 <_reclaim_reent+0x3c>
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	f000 f85e 	bl	800ab0c <_free_r>
 800aa50:	6961      	ldr	r1, [r4, #20]
 800aa52:	b111      	cbz	r1, 800aa5a <_reclaim_reent+0x46>
 800aa54:	4620      	mov	r0, r4
 800aa56:	f000 f859 	bl	800ab0c <_free_r>
 800aa5a:	69e1      	ldr	r1, [r4, #28]
 800aa5c:	b111      	cbz	r1, 800aa64 <_reclaim_reent+0x50>
 800aa5e:	4620      	mov	r0, r4
 800aa60:	f000 f854 	bl	800ab0c <_free_r>
 800aa64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aa66:	b111      	cbz	r1, 800aa6e <_reclaim_reent+0x5a>
 800aa68:	4620      	mov	r0, r4
 800aa6a:	f000 f84f 	bl	800ab0c <_free_r>
 800aa6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa70:	b111      	cbz	r1, 800aa78 <_reclaim_reent+0x64>
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 f84a 	bl	800ab0c <_free_r>
 800aa78:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aa7a:	b111      	cbz	r1, 800aa82 <_reclaim_reent+0x6e>
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f000 f845 	bl	800ab0c <_free_r>
 800aa82:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aa84:	b111      	cbz	r1, 800aa8c <_reclaim_reent+0x78>
 800aa86:	4620      	mov	r0, r4
 800aa88:	f000 f840 	bl	800ab0c <_free_r>
 800aa8c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800aa8e:	b111      	cbz	r1, 800aa96 <_reclaim_reent+0x82>
 800aa90:	4620      	mov	r0, r4
 800aa92:	f000 f83b 	bl	800ab0c <_free_r>
 800aa96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aa98:	b111      	cbz	r1, 800aaa0 <_reclaim_reent+0x8c>
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 f836 	bl	800ab0c <_free_r>
 800aaa0:	6a23      	ldr	r3, [r4, #32]
 800aaa2:	b14b      	cbz	r3, 800aab8 <_reclaim_reent+0xa4>
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aaaa:	4718      	bx	r3
 800aaac:	680e      	ldr	r6, [r1, #0]
 800aaae:	4620      	mov	r0, r4
 800aab0:	f000 f82c 	bl	800ab0c <_free_r>
 800aab4:	4631      	mov	r1, r6
 800aab6:	e7bb      	b.n	800aa30 <_reclaim_reent+0x1c>
 800aab8:	bd70      	pop	{r4, r5, r6, pc}
 800aaba:	bf00      	nop
 800aabc:	20000100 	.word	0x20000100

0800aac0 <__libc_init_array>:
 800aac0:	b570      	push	{r4, r5, r6, lr}
 800aac2:	4d0d      	ldr	r5, [pc, #52]	@ (800aaf8 <__libc_init_array+0x38>)
 800aac4:	4c0d      	ldr	r4, [pc, #52]	@ (800aafc <__libc_init_array+0x3c>)
 800aac6:	1b64      	subs	r4, r4, r5
 800aac8:	10a4      	asrs	r4, r4, #2
 800aaca:	2600      	movs	r6, #0
 800aacc:	42a6      	cmp	r6, r4
 800aace:	d109      	bne.n	800aae4 <__libc_init_array+0x24>
 800aad0:	4d0b      	ldr	r5, [pc, #44]	@ (800ab00 <__libc_init_array+0x40>)
 800aad2:	4c0c      	ldr	r4, [pc, #48]	@ (800ab04 <__libc_init_array+0x44>)
 800aad4:	f000 f870 	bl	800abb8 <_init>
 800aad8:	1b64      	subs	r4, r4, r5
 800aada:	10a4      	asrs	r4, r4, #2
 800aadc:	2600      	movs	r6, #0
 800aade:	42a6      	cmp	r6, r4
 800aae0:	d105      	bne.n	800aaee <__libc_init_array+0x2e>
 800aae2:	bd70      	pop	{r4, r5, r6, pc}
 800aae4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aae8:	4798      	blx	r3
 800aaea:	3601      	adds	r6, #1
 800aaec:	e7ee      	b.n	800aacc <__libc_init_array+0xc>
 800aaee:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaf2:	4798      	blx	r3
 800aaf4:	3601      	adds	r6, #1
 800aaf6:	e7f2      	b.n	800aade <__libc_init_array+0x1e>
 800aaf8:	0800accc 	.word	0x0800accc
 800aafc:	0800accc 	.word	0x0800accc
 800ab00:	0800accc 	.word	0x0800accc
 800ab04:	0800acd0 	.word	0x0800acd0

0800ab08 <__retarget_lock_acquire_recursive>:
 800ab08:	4770      	bx	lr

0800ab0a <__retarget_lock_release_recursive>:
 800ab0a:	4770      	bx	lr

0800ab0c <_free_r>:
 800ab0c:	b538      	push	{r3, r4, r5, lr}
 800ab0e:	4605      	mov	r5, r0
 800ab10:	2900      	cmp	r1, #0
 800ab12:	d041      	beq.n	800ab98 <_free_r+0x8c>
 800ab14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab18:	1f0c      	subs	r4, r1, #4
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	bfb8      	it	lt
 800ab1e:	18e4      	addlt	r4, r4, r3
 800ab20:	f000 f83e 	bl	800aba0 <__malloc_lock>
 800ab24:	4a1d      	ldr	r2, [pc, #116]	@ (800ab9c <_free_r+0x90>)
 800ab26:	6813      	ldr	r3, [r2, #0]
 800ab28:	b933      	cbnz	r3, 800ab38 <_free_r+0x2c>
 800ab2a:	6063      	str	r3, [r4, #4]
 800ab2c:	6014      	str	r4, [r2, #0]
 800ab2e:	4628      	mov	r0, r5
 800ab30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab34:	f000 b83a 	b.w	800abac <__malloc_unlock>
 800ab38:	42a3      	cmp	r3, r4
 800ab3a:	d908      	bls.n	800ab4e <_free_r+0x42>
 800ab3c:	6820      	ldr	r0, [r4, #0]
 800ab3e:	1821      	adds	r1, r4, r0
 800ab40:	428b      	cmp	r3, r1
 800ab42:	bf01      	itttt	eq
 800ab44:	6819      	ldreq	r1, [r3, #0]
 800ab46:	685b      	ldreq	r3, [r3, #4]
 800ab48:	1809      	addeq	r1, r1, r0
 800ab4a:	6021      	streq	r1, [r4, #0]
 800ab4c:	e7ed      	b.n	800ab2a <_free_r+0x1e>
 800ab4e:	461a      	mov	r2, r3
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	b10b      	cbz	r3, 800ab58 <_free_r+0x4c>
 800ab54:	42a3      	cmp	r3, r4
 800ab56:	d9fa      	bls.n	800ab4e <_free_r+0x42>
 800ab58:	6811      	ldr	r1, [r2, #0]
 800ab5a:	1850      	adds	r0, r2, r1
 800ab5c:	42a0      	cmp	r0, r4
 800ab5e:	d10b      	bne.n	800ab78 <_free_r+0x6c>
 800ab60:	6820      	ldr	r0, [r4, #0]
 800ab62:	4401      	add	r1, r0
 800ab64:	1850      	adds	r0, r2, r1
 800ab66:	4283      	cmp	r3, r0
 800ab68:	6011      	str	r1, [r2, #0]
 800ab6a:	d1e0      	bne.n	800ab2e <_free_r+0x22>
 800ab6c:	6818      	ldr	r0, [r3, #0]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	6053      	str	r3, [r2, #4]
 800ab72:	4408      	add	r0, r1
 800ab74:	6010      	str	r0, [r2, #0]
 800ab76:	e7da      	b.n	800ab2e <_free_r+0x22>
 800ab78:	d902      	bls.n	800ab80 <_free_r+0x74>
 800ab7a:	230c      	movs	r3, #12
 800ab7c:	602b      	str	r3, [r5, #0]
 800ab7e:	e7d6      	b.n	800ab2e <_free_r+0x22>
 800ab80:	6820      	ldr	r0, [r4, #0]
 800ab82:	1821      	adds	r1, r4, r0
 800ab84:	428b      	cmp	r3, r1
 800ab86:	bf04      	itt	eq
 800ab88:	6819      	ldreq	r1, [r3, #0]
 800ab8a:	685b      	ldreq	r3, [r3, #4]
 800ab8c:	6063      	str	r3, [r4, #4]
 800ab8e:	bf04      	itt	eq
 800ab90:	1809      	addeq	r1, r1, r0
 800ab92:	6021      	streq	r1, [r4, #0]
 800ab94:	6054      	str	r4, [r2, #4]
 800ab96:	e7ca      	b.n	800ab2e <_free_r+0x22>
 800ab98:	bd38      	pop	{r3, r4, r5, pc}
 800ab9a:	bf00      	nop
 800ab9c:	20004ff0 	.word	0x20004ff0

0800aba0 <__malloc_lock>:
 800aba0:	4801      	ldr	r0, [pc, #4]	@ (800aba8 <__malloc_lock+0x8>)
 800aba2:	f7ff bfb1 	b.w	800ab08 <__retarget_lock_acquire_recursive>
 800aba6:	bf00      	nop
 800aba8:	20004fec 	.word	0x20004fec

0800abac <__malloc_unlock>:
 800abac:	4801      	ldr	r0, [pc, #4]	@ (800abb4 <__malloc_unlock+0x8>)
 800abae:	f7ff bfac 	b.w	800ab0a <__retarget_lock_release_recursive>
 800abb2:	bf00      	nop
 800abb4:	20004fec 	.word	0x20004fec

0800abb8 <_init>:
 800abb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abba:	bf00      	nop
 800abbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abbe:	bc08      	pop	{r3}
 800abc0:	469e      	mov	lr, r3
 800abc2:	4770      	bx	lr

0800abc4 <_fini>:
 800abc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abc6:	bf00      	nop
 800abc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abca:	bc08      	pop	{r3}
 800abcc:	469e      	mov	lr, r3
 800abce:	4770      	bx	lr
