{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733671400588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733671400588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 07:23:20 2024 " "Processing started: Sun Dec  8 07:23:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733671400588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671400588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671400589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733671400886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733671400887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignDecoder-SignDecoderLogic " "Found design unit 1: SignDecoder-SignDecoderLogic" {  } { { "SignDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SignDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406241 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignDecoder " "Found entity 1: SignDecoder" {  } { { "SignDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SignDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resulttohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resulttohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ResultToHex-ResultToHexLogic " "Found design unit 1: ResultToHex-ResultToHexLogic" {  } { { "ResultToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ResultToHex.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ResultToHex " "Found entity 1: ResultToHex" {  } { { "ResultToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ResultToHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406242 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OperationTester.vhd " "Can't analyze file -- file OperationTester.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733671406244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DividerHandler.vhd " "Can't analyze file -- file DividerHandler.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733671406246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnit-ArithmeticUnitLogic " "Found design unit 1: ArithmeticUnit-ArithmeticUnitLogic" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticCore-ArithmeticCoreLogic " "Found design unit 1: ArithmeticCore-ArithmeticCoreLogic" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406249 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticCore " "Found entity 1: ArithmeticCore" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpDecoder-OpDecoderLogic " "Found design unit 1: OpDecoder-OpDecoderLogic" {  } { { "OpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406249 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpDecoder " "Found entity 1: OpDecoder" {  } { { "OpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegDecoderLogic " "Found design unit 1: SegDecoder-SegDecoderLogic" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406250 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-PreScaleLogic " "Found design unit 1: PreScale-PreScaleLogic" {  } { { "PreScale.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406251 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemmap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemMap-SystemMapLogic " "Found design unit 1: SystemMap-SystemMapLogic" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406252 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemMap " "Found entity 1: SystemMap" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateManager-StateManagerLogic " "Found design unit 1: StateManager-StateManagerLogic" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406253 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateManager " "Found entity 1: StateManager" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitToHex-BitToHexLogic " "Found design unit 1: BitToHex-BitToHexLogic" {  } { { "BitToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406254 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitToHex " "Found entity 1: BitToHex" {  } { { "BitToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FpDecoder-FpDecoderLogic " "Found design unit 1: FpDecoder-FpDecoderLogic" {  } { { "FpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406255 ""} { "Info" "ISGN_ENTITY_NAME" "1 FpDecoder " "Found entity 1: FpDecoder" {  } { { "FpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671406255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SystemMap " "Elaborating entity \"SystemMap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733671406290 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..3\] SystemMap.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[8..3\]\" at SystemMap.vhd(10)" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406291 "|SystemMap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:PS " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:PS\"" {  } { { "SystemMap.vhd" "PS" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateManager StateManager:SM " "Elaborating entity \"StateManager\" for hierarchy \"StateManager:SM\"" {  } { { "SystemMap.vhd" "SM" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_next StateManager.vhd(313) " "VHDL Process Statement warning at StateManager.vhd(313): signal \"y_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(316) " "VHDL Process Statement warning at StateManager.vhd(316): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(318) " "VHDL Process Statement warning at StateManager.vhd(318): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(319) " "VHDL Process Statement warning at StateManager.vhd(319): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(323) " "VHDL Process Statement warning at StateManager.vhd(323): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(325) " "VHDL Process Statement warning at StateManager.vhd(325): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(326) " "VHDL Process Statement warning at StateManager.vhd(326): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406304 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input StateManager.vhd(329) " "VHDL Process Statement warning at StateManager.vhd(329): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "first_magnitude StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"first_magnitude\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "first_fp StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"first_fp\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "first_sign StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"first_sign\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "second_magnitude StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"second_magnitude\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "second_fp StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"second_fp\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "second_sign StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"second_sign\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operation StateManager.vhd(297) " "VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable \"operation\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_seg0 StateManager.vhd(461) " "VHDL Process Statement warning at StateManager.vhd(461): signal \"s_seg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fp_seg0 StateManager.vhd(465) " "VHDL Process Statement warning at StateManager.vhd(465): signal \"fp_seg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fp_seg1 StateManager.vhd(466) " "VHDL Process Statement warning at StateManager.vhd(466): signal \"fp_seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error StateManager.vhd(475) " "VHDL Process Statement warning at StateManager.vhd(475): signal \"error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg5 StateManager.vhd(476) " "VHDL Process Statement warning at StateManager.vhd(476): signal \"res_seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg4 StateManager.vhd(477) " "VHDL Process Statement warning at StateManager.vhd(477): signal \"res_seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg3 StateManager.vhd(478) " "VHDL Process Statement warning at StateManager.vhd(478): signal \"res_seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg2 StateManager.vhd(479) " "VHDL Process Statement warning at StateManager.vhd(479): signal \"res_seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg1 StateManager.vhd(480) " "VHDL Process Statement warning at StateManager.vhd(480): signal \"res_seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_seg0 StateManager.vhd(481) " "VHDL Process Statement warning at StateManager.vhd(481): signal \"res_seg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406305 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] StateManager.vhd(297) " "Inferred latch for \"operation\[0\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] StateManager.vhd(297) " "Inferred latch for \"operation\[1\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_sign StateManager.vhd(297) " "Inferred latch for \"second_sign\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_fp\[0\] StateManager.vhd(297) " "Inferred latch for \"second_fp\[0\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_fp\[1\] StateManager.vhd(297) " "Inferred latch for \"second_fp\[1\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_magnitude\[0\] StateManager.vhd(297) " "Inferred latch for \"second_magnitude\[0\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_magnitude\[1\] StateManager.vhd(297) " "Inferred latch for \"second_magnitude\[1\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_magnitude\[2\] StateManager.vhd(297) " "Inferred latch for \"second_magnitude\[2\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_magnitude\[3\] StateManager.vhd(297) " "Inferred latch for \"second_magnitude\[3\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second_magnitude\[4\] StateManager.vhd(297) " "Inferred latch for \"second_magnitude\[4\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_sign StateManager.vhd(297) " "Inferred latch for \"first_sign\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fp\[0\] StateManager.vhd(297) " "Inferred latch for \"first_fp\[0\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fp\[1\] StateManager.vhd(297) " "Inferred latch for \"first_fp\[1\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_magnitude\[0\] StateManager.vhd(297) " "Inferred latch for \"first_magnitude\[0\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_magnitude\[1\] StateManager.vhd(297) " "Inferred latch for \"first_magnitude\[1\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_magnitude\[2\] StateManager.vhd(297) " "Inferred latch for \"first_magnitude\[2\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406307 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_magnitude\[3\] StateManager.vhd(297) " "Inferred latch for \"first_magnitude\[3\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406308 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_magnitude\[4\] StateManager.vhd(297) " "Inferred latch for \"first_magnitude\[4\]\" at StateManager.vhd(297)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671406308 "|SystemMap|StateManager:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitToHex StateManager:SM\|BitToHex:BH " "Elaborating entity \"BitToHex\" for hierarchy \"StateManager:SM\|BitToHex:BH\"" {  } { { "StateManager.vhd" "BH" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder StateManager:SM\|BitToHex:BH\|SegDecoder:SD1 " "Elaborating entity \"SegDecoder\" for hierarchy \"StateManager:SM\|BitToHex:BH\|SegDecoder:SD1\"" {  } { { "BitToHex.vhd" "SD1" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDecoder StateManager:SM\|OpDecoder:OP " "Elaborating entity \"OpDecoder\" for hierarchy \"StateManager:SM\|OpDecoder:OP\"" {  } { { "StateManager.vhd" "OP" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpDecoder StateManager:SM\|FpDecoder:FP " "Elaborating entity \"FpDecoder\" for hierarchy \"StateManager:SM\|FpDecoder:FP\"" {  } { { "StateManager.vhd" "FP" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignDecoder StateManager:SM\|SignDecoder:S " "Elaborating entity \"SignDecoder\" for hierarchy \"StateManager:SM\|SignDecoder:S\"" {  } { { "StateManager.vhd" "S" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit StateManager:SM\|ArithmeticUnit:OPH " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"StateManager:SM\|ArithmeticUnit:OPH\"" {  } { { "StateManager.vhd" "OPH" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406339 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_magnitude_int ArithmeticUnit.vhd(82) " "VHDL Process Statement warning at ArithmeticUnit.vhd(82): signal \"result_magnitude_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406340 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sign_int ArithmeticUnit.vhd(83) " "VHDL Process Statement warning at ArithmeticUnit.vhd(83): signal \"result_sign_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406340 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_fp_int ArithmeticUnit.vhd(84) " "VHDL Process Statement warning at ArithmeticUnit.vhd(84): signal \"result_fp_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406340 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_int ArithmeticUnit.vhd(87) " "VHDL Process Statement warning at ArithmeticUnit.vhd(87): signal \"error_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406340 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticCore StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH " "Elaborating entity \"ArithmeticCore\" for hierarchy \"StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\"" {  } { { "ArithmeticUnit.vhd" "AH" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation ArithmeticCore.vhd(49) " "VHDL Process Statement warning at ArithmeticCore.vhd(49): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_A ArithmeticCore.vhd(52) " "VHDL Process Statement warning at ArithmeticCore.vhd(52): signal \"signed_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_B ArithmeticCore.vhd(52) " "VHDL Process Statement warning at ArithmeticCore.vhd(52): signal \"signed_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_A ArithmeticCore.vhd(56) " "VHDL Process Statement warning at ArithmeticCore.vhd(56): signal \"signed_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_B ArithmeticCore.vhd(56) " "VHDL Process Statement warning at ArithmeticCore.vhd(56): signal \"signed_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_A ArithmeticCore.vhd(66) " "VHDL Process Statement warning at ArithmeticCore.vhd(66): signal \"signed_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_B ArithmeticCore.vhd(66) " "VHDL Process Statement warning at ArithmeticCore.vhd(66): signal \"signed_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_A ArithmeticCore.vhd(77) " "VHDL Process Statement warning at ArithmeticCore.vhd(77): signal \"signed_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406345 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signed_B ArithmeticCore.vhd(77) " "VHDL Process Statement warning at ArithmeticCore.vhd(77): signal \"signed_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ArithmeticCore.vhd(86) " "VHDL Process Statement warning at ArithmeticCore.vhd(86): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ArithmeticCore.vhd(89) " "VHDL Process Statement warning at ArithmeticCore.vhd(89): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ArithmeticCore.vhd(90) " "VHDL Process Statement warning at ArithmeticCore.vhd(90): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ArithmeticCore.vhd(94) " "VHDL Process Statement warning at ArithmeticCore.vhd(94): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ArithmeticCore.vhd(96) " "VHDL Process Statement warning at ArithmeticCore.vhd(96): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733671406346 "|SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultToHex StateManager:SM\|ResultToHex:RH " "Elaborating entity \"ResultToHex\" for hierarchy \"StateManager:SM\|ResultToHex:RH\"" {  } { { "StateManager.vhd" "RH" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671406351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib84 " "Found entity 1: altsyncram_ib84" {  } { { "db/altsyncram_ib84.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/altsyncram_ib84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671407650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671407650 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671407941 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733671408016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.08.07:23:29 Progress: Loading sld92ffa2a2/alt_sld_fab_wrapper_hw.tcl " "2024.12.08.07:23:29 Progress: Loading sld92ffa2a2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671409926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671411545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671411624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671413912 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733671414576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld92ffa2a2/alt_sld_fab.v" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671414924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671414924 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|Div0\"" {  } { { "ArithmeticCore.vhd" "Div0" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733671415800 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733671415800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|lpm_divide:Div0\"" {  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671416064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|lpm_divide:Div0 " "Instantiated megafunction \"StateManager:SM\|ArithmeticUnit:OPH\|ArithmeticCore:AH\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733671416065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733671416065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733671416065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733671416065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733671416065 ""}  } { { "ArithmeticCore.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733671416065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tqo " "Found entity 1: lpm_divide_tqo" {  } { { "db/lpm_divide_tqo.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_divide_tqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671416091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671416091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6dg " "Found entity 1: abs_divider_6dg" {  } { { "db/abs_divider_6dg.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/abs_divider_6dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671416103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671416103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671416144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671416144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_6p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671416211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671416211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671416222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671416222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|operation\[1\] " "Latch StateManager:SM\|operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sD " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sD" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416433 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_magnitude\[0\] " "Latch StateManager:SM\|second_magnitude\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416433 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_magnitude\[1\] " "Latch StateManager:SM\|second_magnitude\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416433 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_magnitude\[2\] " "Latch StateManager:SM\|second_magnitude\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416433 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_magnitude\[3\] " "Latch StateManager:SM\|second_magnitude\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416433 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_magnitude\[4\] " "Latch StateManager:SM\|second_magnitude\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_magnitude\[0\] " "Latch StateManager:SM\|first_magnitude\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_magnitude\[1\] " "Latch StateManager:SM\|first_magnitude\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_magnitude\[2\] " "Latch StateManager:SM\|first_magnitude\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_magnitude\[3\] " "Latch StateManager:SM\|first_magnitude\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_magnitude\[4\] " "Latch StateManager:SM\|first_magnitude\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_fp\[0\] " "Latch StateManager:SM\|first_fp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_fp\[1\] " "Latch StateManager:SM\|first_fp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_fp\[0\] " "Latch StateManager:SM\|second_fp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_fp\[1\] " "Latch StateManager:SM\|second_fp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|operation\[0\] " "Latch StateManager:SM\|operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sD " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sD" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 297 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|second_sign " "Latch StateManager:SM\|second_sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sC " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sC" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|first_sign " "Latch StateManager:SM\|first_sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|y.sB " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|y.sB" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733671416434 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733671416434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733671422465 "|SystemMap|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733671422465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671422532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 24 " "Ignored 24 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422794 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733671422794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de10 24 " "Ignored 24 assignments for entity \"de10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733671422795 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733671422795 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1733671423503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733671423526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733671423526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733671423675 "|SystemMap|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733671423675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2184 " "Implemented 2184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733671423680 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733671423680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2087 " "Implemented 2087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733671423680 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733671423680 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733671423680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733671423680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733671423712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 07:23:43 2024 " "Processing ended: Sun Dec  8 07:23:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733671423712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733671423712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733671423712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671423712 ""}
