{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508426525971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508426525971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 18:22:05 2017 " "Processing started: Thu Oct 19 18:22:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508426525971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508426525971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 111044014 -c 111044014 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 111044014 -c 111044014" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508426525972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508426526457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file project01_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01_Testbench " "Found entity 1: project01_Testbench" {  } { { "project01_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01.v 1 1 " "Found 1 design units, including 1 entities, in source file project01.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01 " "Found entity 1: project01" {  } { { "project01.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_5 " "Found entity 1: Mux4to1_5" {  } { { "Mux4to1_5.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux4to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5 " "Found entity 1: Mux2to1_5" {  } { { "Mux2to1_5.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitxor.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitXor " "Found entity 1: FivebitXor" {  } { { "FivebitXor.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitor.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivebitor " "Found entity 1: Fivebitor" {  } { { "FivebitOr.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitand.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitAnd " "Found entity 1: FivebitAnd" {  } { { "FivebitAnd.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdder " "Found entity 1: FiveBitAdder" {  } { { "FiveBitAdder.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FiveBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitand_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitAnd_Testbench " "Found entity 1: FivebitAnd_Testbench" {  } { { "FivebitAnd_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivebitor_Testbench " "Found entity 1: Fivebitor_Testbench" {  } { { "Fivebitor_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Fivebitor_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitxor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitxor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FivebitXor_Testbench " "Found entity 1: FivebitXor_Testbench" {  } { { "FivebitXor_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_Testbench " "Found entity 1: HalfAdder_Testbench" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508426526587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508426526587 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(12) " "Verilog HDL error at HalfAdder_Testbench.v(12): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 12 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526589 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(13) " "Verilog HDL error at HalfAdder_Testbench.v(13): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 13 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526589 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(14) " "Verilog HDL error at HalfAdder_Testbench.v(14): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526589 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(17) " "Verilog HDL error at HalfAdder_Testbench.v(17): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 17 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526589 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(18) " "Verilog HDL error at HalfAdder_Testbench.v(18): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 18 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526589 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(19) " "Verilog HDL error at HalfAdder_Testbench.v(19): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(22) " "Verilog HDL error at HalfAdder_Testbench.v(22): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 22 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(23) " "Verilog HDL error at HalfAdder_Testbench.v(23): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 23 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(24) " "Verilog HDL error at HalfAdder_Testbench.v(24): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(27) " "Verilog HDL error at HalfAdder_Testbench.v(27): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 27 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(28) " "Verilog HDL error at HalfAdder_Testbench.v(28): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 28 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(29) " "Verilog HDL error at HalfAdder_Testbench.v(29): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(32) " "Verilog HDL error at HalfAdder_Testbench.v(32): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 32 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(33) " "Verilog HDL error at HalfAdder_Testbench.v(33): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 33 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(34) " "Verilog HDL error at HalfAdder_Testbench.v(34): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(37) " "Verilog HDL error at HalfAdder_Testbench.v(37): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 37 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526590 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "B HalfAdder_Testbench.v(38) " "Verilog HDL error at HalfAdder_Testbench.v(38): can't index object \"B\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 38 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526591 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S HalfAdder_Testbench.v(39) " "Verilog HDL error at HalfAdder_Testbench.v(39): object \"S\" is not declared" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1508426526591 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "A HalfAdder_Testbench.v(42) " "Verilog HDL error at HalfAdder_Testbench.v(42): can't index object \"A\" with zero packed or unpacked array dimensions" {  } { { "HalfAdder_Testbench.v" "" { Text "D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v" 42 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1508426526591 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508426526852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 18:22:06 2017 " "Processing ended: Thu Oct 19 18:22:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508426526852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508426526852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508426526852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508426526852 ""}
