# SystemVerilog
Study Of SV, include some examples of code of Logic Circuit and Testbench
