/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [3:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = in_data[154] ? celloutsig_1_9z[0] : celloutsig_1_0z[2];
  assign celloutsig_0_20z = celloutsig_0_19z ? celloutsig_0_10z : celloutsig_0_6z;
  assign celloutsig_0_43z = ~(celloutsig_0_19z & celloutsig_0_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z & in_data[154]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z | in_data[54]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ celloutsig_0_3z[7]);
  assign celloutsig_0_5z = { in_data[72:65], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } & { in_data[80:79], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[10:7], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } == celloutsig_0_5z[14:2];
  assign celloutsig_0_1z = in_data[78:53] == { in_data[44:22], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_5z[13], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } >= in_data[32:1];
  assign celloutsig_1_5z = celloutsig_1_0z[4] & ~(in_data[154]);
  assign celloutsig_1_3z = { in_data[165:161], 1'h1 } != in_data[116:111];
  assign celloutsig_0_12z = in_data[87:84] != celloutsig_0_5z[21:18];
  assign celloutsig_0_26z = celloutsig_0_5z[16:12] != { celloutsig_0_3z[4:3], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = - { in_data[23:17], celloutsig_0_6z };
  assign celloutsig_0_44z = & { celloutsig_0_26z, celloutsig_0_16z[7], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_4z = ~^ in_data[63:50];
  assign celloutsig_1_19z = ~^ celloutsig_1_16z[7:1];
  assign celloutsig_0_8z = ^ celloutsig_0_5z[4:2];
  assign celloutsig_0_19z = ^ { in_data[66:61], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_2z = ^ { in_data[85], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] >>> { 1'h1, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[154], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z[4], in_data[154] } - { in_data[188:178], celloutsig_1_5z, in_data[154] };
  assign celloutsig_0_3z = in_data[30:21] ^ { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_8z[7:4] ^ in_data[117:114];
  assign celloutsig_1_16z = { in_data[154], celloutsig_1_5z, in_data[154], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_0z[4] } ^ { in_data[143:139], celloutsig_1_15z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[21:19];
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[182:176];
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_15z = celloutsig_1_0z[5:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z[16:3], celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
