{"vcs1":{"timestamp_begin":1711538426.433405540, "rt":1.15, "ut":0.63, "st":0.12}}
{"vcselab":{"timestamp_begin":1711538427.663048134, "rt":1.04, "ut":0.36, "st":0.11}}
{"link":{"timestamp_begin":1711538428.766236450, "rt":0.26, "ut":0.17, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711538425.868429050}
{"VCS_COMP_START_TIME": 1711538425.868429050}
{"VCS_COMP_END_TIME": 1711538430.809123895}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 329584}}
{"stitch_vcselab": {"peak_mem": 226172}}
