INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:09:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            load1/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.077ns (18.589%)  route 4.717ns (81.411%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=594, unset)          0.508     0.508    buffer27/clk
    SLICE_X60Y139        FDRE                                         r  buffer27/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y139        FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer27/outs_reg[4]/Q
                         net (fo=3, routed)           0.428     1.134    buffer27/buffer27_outs[4]
    SLICE_X60Y140        LUT2 (Prop_lut2_I1_O)        0.121     1.255 r  buffer27/result0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.255    cmpi1/S[2]
    SLICE_X60Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.443 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.443    cmpi1/result0_carry_n_0
    SLICE_X60Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.570 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=32, routed)          0.810     2.379    buffer24/control/CO[0]
    SLICE_X51Y145        LUT6 (Prop_lut6_I4_O)        0.130     2.509 r  buffer24/control/transmitValue_i_2__16/O
                         net (fo=15, routed)          0.452     2.961    buffer24/control/outputValid_reg_2
    SLICE_X49Y145        LUT2 (Prop_lut2_I0_O)        0.053     3.014 r  buffer24/control/fullReg_i_5__1/O
                         net (fo=4, routed)           0.226     3.240    init0/control/fullReg_reg_15
    SLICE_X49Y143        LUT6 (Prop_lut6_I1_O)        0.131     3.371 r  init0/control/A_loadEn_INST_0_i_7/O
                         net (fo=1, routed)           0.376     3.748    init0/control/A_loadEn_INST_0_i_7_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I1_O)        0.043     3.791 r  init0/control/A_loadEn_INST_0_i_3/O
                         net (fo=25, routed)          0.655     4.445    control_merge1/fork_valid/generateBlocks[1].regblock/B_storeEn_1
    SLICE_X45Y137        LUT5 (Prop_lut5_I4_O)        0.043     4.488 f  control_merge1/fork_valid/generateBlocks[1].regblock/B_storeEn_INST_0_i_1/O
                         net (fo=55, routed)          0.610     5.098    mem_controller1/read_arbiter/data/B_storeData[29]
    SLICE_X48Y134        LUT6 (Prop_lut6_I0_O)        0.043     5.141 r  mem_controller1/read_arbiter/data/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          1.161     6.302    load1/data_tehb/E[0]
    SLICE_X40Y126        FDRE                                         r  load1/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=594, unset)          0.483    13.183    load1/data_tehb/clk
    SLICE_X40Y126        FDRE                                         r  load1/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X40Y126        FDRE (Setup_fdre_C_CE)      -0.169    12.978    load1/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  6.676    




