transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/SL2.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/SEX.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/PC.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl}
vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl}

vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Temp_PC_tb

add wave *
view structure
view signals
run 50 ns
