.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 6 0
000001010000000010
000100000000010000
000010000000000000
000000110000000001
000000000000000110
000000000000110000
001000000000000100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001010000000000
000000001000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000000111000000000
000000001000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000011111000000000
000010111000000001
000000000000001110
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 22 0
000000000000011000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
001000000000011000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000100
000000000000011001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000011000
000100000000000000
000010000000000000
000010110000011001
000001010000110010
000000001000010000
001000000000000100
000000000000000000
010000000010100000
100100000001100100
000000000000000100
000000000000001000
000001010000011100
000000001000000000
000000000000100000
000000000000100100

.io_tile 24 0
000001111000000000
000100001000011000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001010000000000100
000010010000000000
000000000000000000
000000000001000000
000001110000110100
000011111000111100
000000000000000100
000000000000000001
000010000010100010
000010010011100100

.ipcon_tile 0 1
000000010000000111000011010011001010110000110000001000
000000010000001111100011100001100000110000110001000000
101010100000001111000011101011111110110000110000001000
100001000000000111100100001011010000110000110010000000
000000000000000111100011011011011100110000110010001000
000000000000001111000011100111000000110000110000000000
000000000000000111000011101001101110110000110000001001
000000000000000000100111110111000000110000110000000000
000000000000000111000111101001011000110000110000001000
000000000000000000100100000101000000110000110010000000
000000000000000111000011100111001010110000110000001100
000000000000000001100100001001110000110000110000000000
000000000000000111100111100101101010110000110000001000
000000000000000000000000001001110000110000110001000000
000000000000000111000011101101011010110000110000001000
000000000000001111100100001001010000110000110010000000

.logic_tile 1 1
000001000100001000000000011000011001010100000000000000
000010000000001101000010001011001001010000100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000001101100000000001000000000000
000000000000000000000011101101100000000000000000000000
000000000000000001100111100001011110101101010000000000
000000000000000000000010011011111111011101100000000000
000000000000000011100111001011001111101001110000000000
000000000000000000000011100111011010101010110000000000
000001000000000111100000001000000001000000000000000000
000010000000000000100010000011001011000000100000000000
000000000000000000000000000101101010000000000000000000
000000000000000000000010000000110000001000000000000000
000010100000000111000011111001001100111001000000000000
000001000000000000100110001111011111111111000000000000

.logic_tile 2 1
000000000000000111000000000101101100101101010000000000
000000000000000000000011100101101001011101100000000000
000000001010000000000000000101100001000000000000000000
000000000000001111000000000000001111000000010000000000
000000000000001001000110000011111111111101110000000000
000000000000001101000011111111101000010100100000000000
000000000110001111100110000000000001000000000000000000
000000000001010111000011110111001111000000100000000000
000000000000000001100000000001011110000000000000000000
000000000000000000000000000000010000001000000000000000
000000001000000001000010010001001011110100010000000000
000000000000000000000011100101111010110110110000000000
000000000000001000000010001011101010101101010000000000
000000000000000111000000001101011001101110010000000000
000000000000001000000000011011100000000001000000000000
000010100001000001000011001111100000000000000000000000

.logic_tile 3 1
000000000000000000000000000011000001000000000000000000
000000000000000000000011110000001111000000010000000000
101000000110000111000111001111111011101101010000000000
100000000000000000100100001101011001101110010000000000
010000000000001000000000010000001110000100000110000000
010000000001011101000010110000000000000000000000000000
000000000000000001100110011011101100111101110000000000
000000000001010000000010111001101010101000010000000000
000000000000001011100000000000011110000100000100000000
000000000000000001100000000000010000000000000011000000
000000001010000000000010010000001111010000000000000000
000000000000000000000011010000001000000000000000000000
000000000000001001000111000101011001101001110000000000
000000000000000101000000001111111010010101110000000000
000000000000000001000010010000001111010000000000000000
000000000000000000100010100000001101000000000000000000

.logic_tile 4 1
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
101001001010000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000011100000100000110000001
000000000000000000000000000000010000000000000000000000
101000000000000000000000000000011110000100000100000001
100000000000000000000000000000010000000000000011100000
010000000000000000000111101000000000000000000100000000
110000000000010000000100000101000000000010000011000000
000001000000000101000000000000000000000000000000000000
000010000000001101100010110000000000000000000000000000
000000000000000011100000000000001100000100000100000000
000000000000000000000000000000000000000000000011000100
000000001010000000000111000000000001000000100100000000
000000000000000000000100000000001011000000000011000000
000000000000000000000111000000011010000100000110100000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001110000100000100000000
000000000000000000000000000000010000000000000011100000

.ramb_tile 6 1
000001000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000000000010100111100000000010000000000000
100000000001010000000100000000100000000000000000000000
110000000000000000000000000000000001000000100100000001
110000000000000000000000000000001100000000000011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000110000000
000010000000000000000000000001000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000100101100111100000000000000000000101000000
000000000000010000000100000111000000000010000001000000
000000000000000000000010000000000001000000100100000000
000010100001010000000000000000001001000000000011000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100000001000000000000000000100000000
100000000001010000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000010000000
010000100000100000000111000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000010100001001011000000000000000000000000000000000000
000000001010000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000110100000000010100000000000000000000000000000
100000000000010000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000001000011000010000000000000001
000000000000000000100000000101011110010110000000000010
000001001010001000000011101000000000000000000110000000
000010100000000101000100000111000000000010000000000000

.logic_tile 11 1
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
101000001010000000000000000011101110000000100000000000
100010100000000000000000000000001111101000010000100001
110000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000100111000111100000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000000000000
000100000000000000000000000101001001000000100010000001
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010001010010000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000

.logic_tile 20 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000110100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000011100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000111000000011011101000001001000000000100
000000000000000000100011101101011010000101000000000000
000000000000000000000000001001001010000001010000000000
000000100000001101000010111001001001000010010001000000
000000000000000011100111110101111010010000000000000000
000000000001010000100111110101101011101001000001000000
000001000000000000000000000111011000000100000000100000
000010000001010000000000000001101001101000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000110000011100000001111100000000001010000100000
000000000001000000100000001011001011000010010000000000

.logic_tile 23 1
000000000000000000000000000111001011010100000000000000
000000000000000000000010011011011111010000100000100000
000000000000001000000011100011001011010000100010000000
000000000000000111000000001111011001010100000000000000
000000000000000011100011100101101111000000010010000000
000010100000000000000011111011101101000001110000000000
000000000100000011100000001101001100001001000010000000
000000000000001111100011110101011110001010000000000000
000000001010000111100000000111101100001000000000100000
000000001101001101000010111011001100001101000000000000
000000000000000011100000010001011000001101000000100000
000000000000000000100011001111101110001000000000000000
000000000000000000000000000111011111010100000000100000
000000101010001101000010110011111110100000010000000000
000000000000000111000111000011011011010100000000100000
000000000000000001100010000111101100100000010000000000

.logic_tile 24 1
000001000000000000000000000000000000000000000000000000
000010001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000010000000000000
000000000001000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000010000000111100111110011001010110000110000001000
000000010000001011000111100001100000110000110010000000
101000000000000111000111110101001010110000110000001000
100000000010100000100011110001100000110000110010000000
000001000110100111100011110001111110110000110000001000
000010000000011011000111111111010000110000110001000000
000001000000100111100011101101101000110000110000001000
000010000001011111000100000101110000110000110000100000
000000000110001111100011100101001110110000110000001000
000000000000000111000100000011100000110000110001000000
000000000000000111100000000001101110110000110010001000
000000000000000000100000000011100000110000110000000000
000001000110001111100111101001011000110000110010001000
000010000000000111000100000101110000110000110000000000
000001001010100111100011111111111110110000110010001000
000000100001010000100111100011100000110000110000000000

.ipcon_tile 0 2
000000000000001000000011101011111110110000110000001000
000000000000001101000100000111100000110000110010000000
101000000000000011100000001001011100110000110000001000
100000001110001001100000001111000000110000110001000000
000000000000001000000111101101101110110000110000001000
000000000000001101000000001111100000110000110010000000
000000000000011111100111111101111100110000110000001000
000000000000101111000111110001110000110000110000000010
000000000000000111100011101001001100110000110000001000
000000000000000000000111110001100000110000110010000000
000000000000001011100010010011001110110000110000001000
000000000000000111100011101011110000110000110000000010
000000000000000001000111100101111100110000110000001000
000000000000000001000100000111000000110000110000000010
000000000000000001000011100101011010110000110000001000
000000000000001001000110000101100000110000110010000000

.logic_tile 1 2
000000000000000000000010101000000001000000100110000000
000000001000000000000000001011001000000010000000000000
101000001000010000000000010011111010000100000100000000
100000000000100101000010000000110000000001000010000000
110000001110000000000000001011111010010010100000000000
010000000000000101000000001001101100010001100000000000
000000000000011111100010110011011100000101110100000000
000010100000101111000010111011011010101100100000000100
000000000000001000000111010000001001000100100100000100
000000000000001111000111010000011101000000000000000000
000001000000000111000111001111101111111001000000000000
000010000000000000100110011101101100111111000000000000
000000000000000011100011100111100000000000000000000000
000000000000000000000100000000101111000000010000000000
000000000000000000000110000101100001000000000000000000
000000000000000000000010000000001111000000010000000000

.logic_tile 2 2
000001000000000111100011100111101010000100000110000000
000000100000000101100010000000110000000001000000000000
101000000000000101000000000101101010101001110000000000
100000000001010000000000000111011111010101110000000000
010000100000000000000111100001001000000000000000000000
010000001110000000000010100000010000001000000000000000
000000000000100101100000000000000000000000000000000000
000010100000010000100010100000000000000000000000000000
000000000000000000000000000001111110000100000100000100
000000000010000000000000000000010000000001000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011110000100100100000100
000000000000000001000010000000011000000000000000000000
000000000000000000000000011000000001000000100100000100
000000100000000000000011011111001011000010000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101001000000000111100000000000000000000000000000000000
100010000000000111000010100000000000000000000000000000
110000000000000101000010101101111110110100010000000000
010000000000000000000000001101001110111001110000000000
000000000000100000000111100000011000000100100100000000
000000000000011111000000000000011110000000000000000100
000000000000000000000000011000011000000000000000000000
000000000000000000000011000001000000000100000000000000
000000000000000000000000000000001010000100100100000000
000000000000000000000000000000001110000000000001000000
000000000000001001000000000000001110000100000100000100
000000000000000111000000001101000000000010000000000000
000000000110001000000000000000000000000000000000000000
000010100001010001000000000000000000000000000000000000

.logic_tile 4 2
000000000001010000000000000000000000000000000000000000
000001000000100000000010110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000010000000000000001001000000000010000011000001
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110111000000000010000000000000
000000000100100000000000000111000000000000000100000000
000000000000010000000000000000100000000001000000000000
000000000000000101000010100000000000000000000100000000
000000000000000000100100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000001000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001010000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 8 2
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000001000000000000000001000000100100000000
000010000000000000100000000000001000000000000000000000
000000000000000000000000000011111000000100000100000000
000000000000001001000000000000000000000001000010000000
000000000000100101000111000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100001100000000111011111000000100010000000
000000000000010000000010000011001111010000110001100000

.logic_tile 10 2
000000000110000000000000010111100000000001110000000001
000000000000000000000010101011001111000000100011000000
101000000000001000000110000000000000000000000000000000
100000000001000101000000000000000000000000000000000000
000001000000000000000000011011101011111101110100000000
000010000000000000000010001111111110101000010000000000
000000000000000000000000001000001001000100000000000001
000000000000001111000000000101011110010100100010000000
000000000000000000000000010111111100001000000010000000
000000000000000000000010000111000000001110000011000000
000100001100100001100110111111111111101001110100000000
000100100001010000000011001111011100010101110000000000
000000000000000101000010111000011111010000000000100000
000000000000000000100110100001001101010010100010000000
000000000000000001000111010111111111101001110100000000
000000000000001001000010101111011001010101110000000000

.logic_tile 11 2
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001001000000000000110100011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000001000000000101100000000011101000001100111000000000
000010000000000000000000000000000000110011000000000000
000001001100000000000000000011101000001100111000000000
000010100000010000000000000000100000110011000000000000
000000000100001000000110100000001001001100111000000000
000000000000000101000010010000001111110011000000000000
000000000100000000000000010000001001001100111000000000
000000100000010000000011010000001010110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000000000

.logic_tile 12 2
000000000000000000000110100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000001101100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000011111100000000100000000001
000000000000000000000000000000101001101000010010100000
000000000000001000000000010000000000000000000000000000
000000000001000101000010000000000000000000000000000000
000000100110000000000000000111101001111001000100000000
000000000000000000000000001111011000111111000000000000
000100000110000011100110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000010001001111010111101110110000000
000000000000000000000000000001011111101000010000000000
000000001010101000000000001001101111111101110100000000
000000000001000001000000000101011101010100100000000000

.logic_tile 13 2
000000000000100000000000000000001110000010000100000000
000000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010000000000000000101100000000001000010000100
000000000000000000000000001101000000000000000010100000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000110000000000010110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
101000000110001000000000001001111101100000000000000000
100000000000000001000000001111001101000000000000000000
010000000000000000000000001000001000000000000000000001
010010100000000000000000001111010000000010000001000000
000000000000000000000000000111100000000000100000000000
000000000000000000000000000000101001000001010001000000
000000001010000000000110110000000001000010000100000000
000000000001000000000010100000001000000000000000000000
000000000000001000000110100000011110010100000000000000
000000000000000101000000001001011111010000100000100000
000001000000000000000000010111001101100000000000000000
000010000000000101000011001011011110000000000000000000
010000000000000101100011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
101000000000100000000110000000000001000000001000000000
100000000000010000000000000000001010000000000000000000
010000001000000000000110100111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000101001100000000000001000001100111100000000
000001000000010101000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000010100000000000000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000110000000000111010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 17 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 21 2
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000001010000000000000001001111111100000010000000000
000000000001010000000000000001011100100000100010100000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000000000000000001101111001000111000000000001
000010000000000000000000001011001100000010000000000000
000001000000001000000000001001111101000000010000000001
000010000000000111000000001111001000000001110000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 23 2
000000001000000000000000010101011111010000100000000000
000001000010100000000010101001001000010100000000100000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000001010001000000000010000000000000000000000000000
000000100001000101000010100000000000000000000000000000
000000000000000000000000000011011000001101000000000000
000000000000000000000000001101011010001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000111100000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000010000000000000000111001110000100000000100000
000000000000001111000000000101011011101000010000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000111100011111101101110110000110000001000
000000000000000000100011100001000000110000110001000000
101001000000001111000000010001001010110000110000001000
100010100000001011000011011001110000110000110001000000
000000000000000000000111111011111100110000110010001000
000000000001000000000111100011010000110000110000000000
000000001100000111000111100111011100110000110010001000
000000000000000111100000000011010000110000110000000000
000000000000000111000011110001011110110000110010001000
000000000000000000100111011011000000110000110000000000
000000000000000111000111010111011010110000110010001000
000000000000001111100111111011100000110000110000000000
000000001000001111100111101111111000110000110000001000
000000000000000011000100001001100000110000110001000000
000000000000101000000111110111111010110000110010001000
000000000000000111000011101101110000110000110000000000

.ipcon_tile 0 3
000000000000001111100011110001011000110000110000001000
000001000000001111100010110001110000110000110000000010
000000000000000111000111110001001010110000110000001000
000000000000000000100111100001110000110000110000000010
000000000000001101100011110011111000110000110010001000
000000000000001111100111010001000000110000110000000000
000000000000000111100111100001111010110000110010001000
000000000000000000100000000101110000110000110000000000
000000000000000111100000000111001010110000110000001001
000000000000000000000011110001110000110000110000000000
000000000000000001000000000011011010110000110000001000
000000000000000000000000000101100000110000110010000000
000000000000000000000000000111001100110000110000001000
000000000000001111000011110001000000110000110000100000
000000000000000111100000000111101010110000110000001000
000000000000000000000000000101000000110000110000100000

.logic_tile 1 3
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000101000000000000000000000010000100000000
100010100000000000000000001101001001000000100000000100
010000000001001101100011100001101000000100000100000000
110000000010000011100010100000010000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000101111100001011100000000000
000000000000000000100000000111011100001001000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000001010000000010000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100010100000010000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001100000100100100000000
000001000000000000000000000000011010000000000000000100
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000001000010000000000000000000000000000000000000000
100000000001111001000000000000000000000000000000000000
010010100001010000000000000000000000000000000000000000
010001000000100000000010100000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000001010000100000100000000
000001000000000000000000000001010000000010000000000001
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000001100010101111000001000000010100100000
000000000000001101000100001011101000000001110000000010
101001000000000101000010100011111011010100000100000000
100010000000001101100110110000111000100000010000000010
000000000000001000000110000101111001010000000100000000
000000001110000001000000000000111101101001000000000000
000001000000000000000110010001111100001001000100000000
000010000001000000000011110101110000001010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001011100001001000100000000
000000000000000000000011000001010000001010000010000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000011101010001101000100000000
100000000000000000000000001001110000000100000000100010

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
101001000000100000000000000000000000000000000000000000
100000001010010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001000000000000000010000101
000000100001010000000000000111001011000001000011100100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000001101010000000100100010
000000000000000000000000001111001010010010100000000000
000000000000000101000000000000000000000000000000000000
000010100001010000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001000000000000111100000000000000000000000000000
100010000001000000000100000000000000000000000000000000

.logic_tile 8 3
000000000000000001100000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
101000000000000000000000000000000000000010000100000000
100010100000000000000000000001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000110000000000010101101001000100000000000000000
000000000000000000000100000011111010000000000000000000
101000000000000001000000001011100000000000000100000000
100010100000000000100000000101000000000011000000000000
010000000000000101100111001000011110010000000000000000
110000000000000000000110111101001100010010100011000000
000000000000001111100110001000001010000100000100000000
000000000000000001000000000101000000000010000000000000
000000000000001000000000000001100000000000000000000000
000010100000000101000000000111000000000011000010100000
000000000000000000000000001000011011010000000000100000
000010101010011101000000001111001110010110000010000000
000000000001000001000000000101101000000100000100000000
000000000000100000000000000000010000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000001010001000010001101001010000010000000000000

.logic_tile 10 3
000000000000000000000110001111011010110001010100000000
000000000000000000000000000001001100110011110000000000
101000000000001000000010110001111101111001000100000000
100000000000000111000110000011011010111111000010000000
000000000000000000000010111101011010110001010100000000
000000000000000000000110000001101101110011110000000000
000000001010001000000000001111111000111101110100000000
000000000000001011000000000101001001101000010000000000
000000000000001001100110110101111111111101110110000000
000000000000000101000010100111001000010100100000000000
000000000000000000000000010111001010001101000000000100
000000100000000000000010101111110000001000000011000001
000000000001001101100110001011011011101001110100000000
000000000000000001000010100001101001101010110000000000
000000000000001101100000000001100001000001110010100000
000000000001000001000000001111101001000000010000000001

.logic_tile 11 3
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000001000000000000001101000001100111000000000
000000000000100101000000000000000000110011000000000000
000000001110101000000110110101001000001100111000000000
000000000001000101000010100000100000110011000000000000
000000000000100000000010110000001001001100111000000000
000010000000011101000110100000001011110011000000000000
000001000001010000000000000101101000001100111000000000
000000000000100000000000000000000000110011000000000000
000001000000000000000000000101001000001100111000000000
000010000010000000000000000000100000110011000000000000
000000001110000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000010100000000000000101101000001100110000000000
000010000000010000000000000000100000110011000000000000

.logic_tile 12 3
000000000000000001100000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
101000000000001000000000001000000000000000000100000000
100000000000000001000000000011000000000010000000000000
010000000000100000000000000000011100000100000100000000
010000000001010000000000000000000000000000000000000000
000000000010000000000000000111100000000001010000000000
000000000000000000000000000001001111000010010001000000
000000000000000000000000000011100001000000100100000000
000000100000000000000000000000001111000001000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000101000111001000011000010010100010100100
000000000000000000100000001011001111000010000010000000

.logic_tile 13 3
000000000000100111000000000000000000000000000000000000
000000001001010101100000000000000000000000000000000000
101000000000001000000000000000011100000010000010000000
100000000000000111000000000000010000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000001
000000000000000000000000000001000000000000000000100001
000010000000000000000110000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000100100000000
010000000000000000000000000000001101000000000000000100

.logic_tile 14 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000110000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000001000000110000000000000000000000000000000
100000000001010001000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001111101011011100000100000000
000000000000000000000010101001011011111100001000000000
000000000000100000000000010011101110100000000000000000
000000000000010000000010101011001111000000000000000000
000000000000101101100110100001111000100000000000000000
000000000000010101000000000001011011000000000000000000
000001000000000101100110100000000000000000000000000000
000010000001010101000000000000000000000000000000000000
010000000000000001100000011111011101100000000000000000
000000000000000000000010101011001111000000000000000000

.logic_tile 16 3
000000001010000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000110000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
110000000000000001100110000000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010111101000001100111100000000
000000100000000001000010000000000000110011000000000000
000000000000010000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000110000000000110000000001001001100111100000000
000000000000000000000100000000001001110011000000000000
010000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001111011110001000000100000000
000000000000000000000000000011100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 21 3
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000001100000000111111011001000000000000000
000000000000001101000000001101001010000000000000000010
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000000000001001100000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000111100001000001010000000000
100000000000000000100000001101001010000000010010000000

.logic_tile 22 3
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000000000011010000010000000000000
010000000000000000000000000000010000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000110000000000000001101101110001100110100000000
000000000000000000000000001001010000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000110000101000001000000001000000000
000000101110000000000000000000101000000000000000001000
101000000000001000000011100101101000001100111100000000
100000000000000101000000000000101100110011001000000000
110000001000000000000000010111001001001100111100000000
110000100000000000000010100000101011110011001000000000
000000000000000001000011110101101000001100111100000000
000000000000000000100010000000101001110011001000000000
000000000000100001100000000001101001001100111100000000
000001000011000000000000000000101100110011001000000000
000000000000001001100110000101101001001100111100000000
000000000000000001000000000000101100110011001000000000
000000001100000000000010010101101001001100111100000000
000000000001000000000010000000101011110011001000000000
010000000010000000000000000101101001001100111100000000
110010000000000000000000000000101101110011001000000000

.logic_tile 24 3
000001000001010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000001000000011100111001100110000110000001000
000000001111010111000011110001010000110000110000100000
000000000000000111000011100101111010110000110000001000
000000000000000000100000000101100000110000110000100000
000010000000101000000000010001111000110000110010001000
000001000000010111000011100001100000110000110000000000
000000000000000111100111100011001110110000110010001000
000000000000000000000000000101110000110000110000000000
000010000000001011100111110011001000110000110000001000
000001000000010111000011110001010000110000110001000000
000000000000000000000000000111011100110000110010001000
000000000000001111000000000101000000110000110000000000
000010100110000011100011110111001010110000110000001000
000001000000001111000111100001110000110000110000100000
000000000000000000000000000011001000110000110010001000
000000000000000000000000000101010000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000001000000000000000011000110000110000101000
000000000000000111000000000000000000110000110000000000
000000000000000000000000000000011010110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000011000110000110000001000
000000000000000111000000000000000000110000110000000010
000000110000000000000000000000011110110000110000001000
000000010000000000000000000000000000110000110010000000
000000010000000000000000000000011100110000110000001000
000000010000001111000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000001111000000000000000000110000110000000010

.logic_tile 1 4
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000011111000000010000100000000
000000000000000000000000000000110000001000000000100000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001010001000000000000000000001000000100110100000
100000000000000111000000000000001011000000000011000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000001000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000001010000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000010000010000000000000101000000000000000100000000
000000010000100000000000000000000000000001000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000010000000001010000100000100000000
000000010000000000000100000000000000000000000000000000
000010010000000000000000000000000000000000100100000000
000001010000000000000000000000001010000000000000000000

.logic_tile 5 4
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000000000000001000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000010001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000111100000000001100000000000000000000000
000000010000000000100000000000101010000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100111100000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000111000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000011010000011000000001101100000000001000000000000
000000010000000000100000000101100000000000000011100110
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000111000001000000000000000000
000000000000000000000000000000101111000001000001000000
101000001000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000110000000000000000001000011100001100110100000100
000000010000000000000000000001010000110011000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000011000001010000100000010000100
000000010001010000000010101101000000000110000001000011
000000010000000000000110000000000000000000100100000000
000000010000000000000000000000001111000000000000000000

.logic_tile 9 4
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001000000000000000001000
101000000000001001100000000000000000000000001000000000
100000000000000101000000000000001100000000000000000000
000010100000000000000000010101001000001100111100000000
000001000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000010000000001100110000101101000001100111100000000
000000010000000000100000000000000000110011000000000000
000000010000000000000110000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000100000110011000000000000
000000010000100000000000010000001001001100111100000000
000000010000010000000010000000001101110011000000000000

.logic_tile 10 4
000000000000000001100000010101111110000100000100000000
000000001100000000000011010000100000000001000000000000
101001000000001101100000000001100001000000100100000000
100010000000000101000000000000001110000001000000000000
010000000110000000000000000000000000000000000000000000
010000001110000000000010100000000000000000000000000000
000000000000000000000110110101100001000000100100000000
000000000001000000000010100000101110000001000000000000
000000010000001000000000011101101110100000000010000000
000001011110001001000010101101101110000000000000000000
000000010000000000000000000011000000000001110010000001
000000010000000000000000001101101000000000100000000101
000000010000000101000000000000011001000000000010000000
000001011110001101100000000011001000010000000010000000
000000010000001000000000001000000001000000100100000000
000000010001011001000000000111001000000010000000000000

.logic_tile 11 4
000000000000000000000000001101001110001001000000000000
000000000000000000000000000011010000000101000001000000
101000000000100000000110000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000000000000001111100110000011011010111000110110100001
000000000000000101100000000011111101110110110001100010
000000000000000000000010100000011111001100110000000000
000000000000000101000010110000001111110011000000000000
000000010000000000000111100101111110111101110100000000
000000010000001111000011100101001101101000010000000000
000000010000001001100111001101001011101001110100000000
000000010000000001000100000011101101101010110000100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001001100000011101101011101001110100000000
000000010000000001000010111001101101101010110000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000000101100000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000110000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000001000011000000110000000000000
000000010001000000000000000011000000000100000001000000
000000010000000000000000001011100001000000100110000000
000000010000000000000010011011001111000011110000100000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000001001100110100100000
100000000000000000000000000011001111110011000000000010
010000000000000000000010000111001101100000000000000000
110000000000000000000100000111111100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100110100000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000001000000110110000000000000000000000000000
000000010000000101000010100000000000000000000000000000
000000010000100101100000011011101101100000000000000000
000100010000010000000010100111101101000000000000000000
010000010000100101100000000000000000000000000000000000
000000010001000000000011100000000000000000000000000000

.logic_tile 16 4
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110001000000000001100000000000001000001100111100000000
110010000000000000000000000000001101110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000010000000000000110010111101000001100111100000000
000000010000000000000010000000000000110011000000000000
000010110000000000000000000101101000001100111100000000
000001010000000000000000000000000000110011000000000000
000000010000000000000111000111101000001100111100000000
000000010000000000000000000000100000110011000000000000
010000010000001000000000010101101000001100110100000000
000000010000100001000010000000100000110011000000000000

.logic_tile 17 4
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000001000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
101000000000000000000000011001100001000000010000000000
100000000000000000000010000101101110000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000010000000000000000000111111010000100000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101111110000001000100000000
000000010000000000000000001001000000001110000000000000
110000010000001001000000000000000000000000000000000000
110000010000000001000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000001000001100010100100000000000
100000100000000000000000000111011001010000100001000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111100000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001100000000000001000100
000000010010000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000010001111010001001000010000000
000000001000000000000010001001000000001101000001100010
101000001000000011000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000111110101100001000010100100000000
110000001110000000000110001111001111000011010000000000
000000000000001101100000001001011001111001100000000000
000000000000000001000000001111111010001001000000000000
000000010000000000000000010101011011010100010100000000
000000010000000000000010101111101111111100010000000000
000000010000000000000110001000011010000000000000000000
000000010000000000000000001011000000000100000000000010
000000011010000000000110000000011000000000100100000000
000000010000000000000000000000001101000000000000000000
110000010000000000000111111101101001111111110000000100
100000010000000000000010100101011000111110110010000000

.logic_tile 22 4
000000100000000101000000000000000001000000001000000000
000000000000000000100000000000001101000000000000001000
101000000100000000000000010000000000000000001000000000
100000000000000000000010100000001000000000000000000000
010010000000000000000111000000001001001100110000000000
110000000000000000000100000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010110000000000000000000000000000
000000010000000000000000001001000001000000000100000000
000000010000000000000000001011001001000000010010000000
110001010000000000000000000000000000000000000000000000
010010110000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000001101000001100111100000000
000001001110000000000000000000101100110011001000010000
101000000000000000000011100111001001001100111100000000
100000000000000000000100000000001001110011001000000000
010000000000000000000111100111001001001100111100000000
110000000000000000000000000000101011110011001000000000
000000000000000000000011110111001001001100111100000000
000000000000000000000110000000101001110011001000000000
000000010010001000000000000001101001001100111100000000
000000010000000001000000000000101100110011001000000000
000000010000001001100110000101101001001100111100000000
000000010000000001000000000000101100110011001000000000
000000010000100001100110010101101001001100111100000000
000000010110010000000010000000101011110011001000000000
110000010000000001000000000101101001001100111100000000
110000010000000000000000000000101101110011001000000000

.logic_tile 24 4
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011000110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000111100000011010110000110000101000
000000000000000000000100000000010000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000111100000011010110000110000001000
000000000000000000000100000000010000110000110000100000
000000010000000000000000000000011100110000110010001000
000000010000000000000000000000010000110000110000000000
000000010000000000000011100000011110110000110000001000
000000010000000000000100000000010000110000110001000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000100
000000010000000000000011100000000000110000110000001000
000000010000000000000100000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000010010
101000000000000000000000010000001000001100111110000000
100000000000000000000010000000001100110011000010000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000010
000000000000000001100000000000001000001100111110000000
000000000000000000000000000000001001110011000001100000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000110000101101000001100111100000000
000000010000000001000000000000000000110011000000000000
000000010000000000000000010000001001001100111100000000
000000010000000000000010000000001001110011000000000000
000000011010000000000000000000001001001100111100000000
000000010000000000000000000000001101110011000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000011100000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000001100011111111011000001101000100000000
000000000000000000000011101101000000001100000010000000
101010000000001111000000000101111100001101000100000000
100001000000000001000000000001110000000100000000000000
010000000000000111000110000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000001100111110101101010000000000100000000
000000000000000000000111010000110000001000000010000000
000000010000000000000000001101101010000100000100000000
000000010000000000000000000001110000000110000000000000
000010010000000000000000000101111010001000000100000000
000001010000000000000010001001100000001110000000000000
000000010000001000000000001000011110010000100100000001
000000010000000001000000001101011010010100100000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 18 5
000000000001010001100111100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000001000000000010000001010000000100100000000
100000000000000001000011100001011001000010100000000000
110000000000000000000011111101000001000010000100000000
110000000000000000000010000111101001000001010000000100
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010001000000000000001001001110110001110100000000
000000010000100000000000000001101001110011110000000000
000000010000000000000000001101101000111100100100000000
000000010000000000000000000101011001111101010000000000
000000010000001000000111100000000000000000000000000000
000000010000010111000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010100010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000011110000000000000000000000000000
000000000001000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000100100000001
000010000000010000000100001101001101000000000000000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000101001000000000001000100
000010110000100000000000000000000000000000000000000000
000000010000010000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000011110100000000000000000000000000000000000000000
100000010001010000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100000000000000000001111100000001100110000000000
110000000000000000000000001011100000110011000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101111111101001010000000000
000000010000000000000010011111101011100001010000000010
000000010000100000000111010111011010000000000100000000
000000010001010000000110000000110000000001000000000000
110000011110000001100000010000000000000000000000000000
100000010000000000100010000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000010000100000000
100000000000000000000000000011001101000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000001000000000000011101000001100111100000000
000000001100000001000000000000101000110011001000010000
101000000000000000000000000101001001001100110100000000
100000000000000000000000000000001101110011000001000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010000000000100000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000100000000111100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
101000000000000000000000000101101011000100100100000000
100000000000000000000000000000101010000000010000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001100001111000100000000000000000000000000000000
000000000000000000000110100011011010000010000000000000
000000000000001101000000000000100000001001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001010000000000000000000
000000000000000000000000001001001101000001000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110101111011011001001010000000000
100000000000000000000000001101001001101001010000000001
000000000000000111100000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000000000111000010001101011010101001110100000000
000000000000000000100010111111011101000000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110000000001010001100110000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000001000001000001100110110000000
000000000000000001000000001001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000110100000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000101100010100011100000000000001000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000000000000000000000001000010000000000000
000000100000001101000000000000001011000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000011100000011100000100000100000000
000000000000000000000100000000000000000000000000000000
101000000000010000000000000000000000000010000000000000
100000000000100000000000000000001001000000000010000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000000111100000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000010000000000100
000000000000000000000000000000001010000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000010000000000010
000000000000000000000010000000010000000000000000000000
000010000000000000000000001000000000000000100100000000
000001000000000000000010011111001111000000000000000000

.logic_tile 16 6
000000000000000111100010000011111000001100110000000000
000000000000000000100000000000100000110011000000000000
101000000000001001100000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000
110000000000000111100010010001011111110100000110000000
100000000000000000100010111101001101111001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110111111001000101001110110000001
000000000000000001000011101011111010000001110000000000
000000000000000000000110000001111100110000100100000000
000000000000000000000010000001011110110110100000000000
000000000000000000000000010101001100001101000110000000
000000000000000101000010101011110000001000000000000001
000000000000001000000000001011001100001001000100000001
000000000000000101000000001101010000000101000000000000

.logic_tile 17 6
000000000001000101000000010001100001000000001000000000
000000000000000000000011000000101010000000000000000000
000000000000000001100110110101001001001100111000000000
000000000000000101100010100000001111110011000000000000
000000000000000001100000010101101000001100111000000000
000001000010000000100010100000101110110011000000000000
000000000000001101000000010001101000001100111000000000
000000000000001001000011100000101000110011000000000000
000000100001011000000110100101001001001100111000000000
000000000000000101000000000000101000110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000011100000000101101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101000000010001001000001100111000000000
000000000000000000000010100000101101110011000000000000

.logic_tile 18 6
000000000000000111000000001001101010111001110100000000
000000000000000000100011111001011001110101110010000000
101000000000000101100010100000000000000000000000000000
100000000000000000000111100000000000000000000000000000
110000100000000101100000011001111001010001010000000000
100000000000000000000010000011101010010110100000000000
000000000000000111000110101101111100111001010100000000
000000000000000000100011111001101000110000010001000000
000000000000000000000011101011000001000000100000000000
000001000010000000000000001001101010000001010000000000
000000000001010000000000000000000000000000000000000000
000000000001110111000000000000000000000000000000000000
000000000000000000000011100001111010100001110100000000
000000000000000000000000001111111010100010110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000101001000000001001100000000000100100000000
000000000001010001100011111101101000000010100010000000
101000000000000000000010000011100000000000000001000000
100000000000000000000110110000101010000001000001000000
010000000000000000000000010001000001000000000000000000
010000000000000001000011110000001101000000010001000000
000001000000000000000111111111111010111111010000000000
000010000000000000000110000011111000011100000001000000
000010100000000000000010010101011110000000000000000111
000000000000000000000010100000100000000001000000100101
000000000000000001000000000101111100000000000010000000
000000000000000000100010011011110000001000000000000000
000000000000000000000000000000011011000000000100000000
000000000000000000000000001011011011010100100001000000
000000000000000000000010011111111001100011110010000000
000000000000000001000110101111111100000111010000000000

.logic_tile 21 6
000010100000000000000111100011001001000000100000000001
000000000000000000000000000000011000000000000001000000
000000000000000000000000001111100001000001000000000000
000000000000001101000000001011001100000010010000000000
000001000100000111100011100101101101010110000000000000
000000000000000000000100001011001000111111000001000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000010011111100101011100000000000
000000000000000000000011101101101010101010000001000000
000000000000000011100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001110000000000000000011010000000000000000000
000010000000000000000000001101000000000010000000000000
000000000000100111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000001100000001001101011000010000000000000
000000000000000000000000000111111100000000000000000000
101000000000000001100110001101011010101001110100000000
100000000000000000000000001111011000000000100010000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100111111011101101010100000000
000000000000000000000000000101001011001000000000000000
000000000000001101100000001101101010110000000100000000
000000000000000001000000000001101101110010100000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000011101101011110000000100000000
000000000000000101000010101001101100110010100000000000

.logic_tile 3 7
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100110000000001001001100111000000000
000000000000100000000100000000001110110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000011001000001100111000000000
000000000110000000000000000000100000110011000000000000

.logic_tile 4 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000001100110100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000001000010101111011000101000000100000000
000000000000100000000110110001111010011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001001011001101000100100000000
000000000000000000000000000101101000101000010001000000
000000000000000000000000010111001010000000000000000000
000000000000000000000010001101111101000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000101100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000100000000000000000010100111100000000000001000000000
000100000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001111000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000101100010100000001100000000000000000000
000100000000000000000000000011000000000000001000000000
000100100000000101000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000111100011111000000000010100000000
000000000000000000000000000111001011000001110000000000
101000000000000101000000000111011010000000010100000000
100000000000000000100010111101001001000010110000000000
000000000000000101000010001000000001000000100010000000
000000000000000000100111100101001100000000000000100000
000000000000100101000000000000000000000010000000000000
000000000000010000100000000000001101000000000000000000
000000000000000001100010101000001100000100000000000010
000000000000000000000000000101000000000000000001000100
000000000000000011100000000000001010000010000000000000
000000000000001101000000000000000000000000000000000000
000000000000001011100000001000001110000100000010000000
000000000000010001100000000101000000000000000001100100
110000000000000000000000000001100000000010000000000000
100000000000000000000000000000100000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000001100000000000000100000000
000000000000000000000000001101100000000001000000000000
101000000001010000000110000000011110000010000000000000
100000000000100000000011110000000000000000000010000000
110000000000001000000010000011000000000000000100000000
100000000000001111000100000000101011000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000000000110000101000000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000001010000000000000000000001000010000000000010
000000000000100000000000000000001011000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000001
000000000000000101100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 15 7
000000000000000000000111110000011000000100000100000000
000000000000001001000111110001010000000000000000000000
101000000000100000000110010000000000000010000000000000
100000000000010000000011101101000000000000000010000000
110000000000000000000010110000000000000000100100000000
100000000000000101000010100001001011000000000000000000
000000000000000001100000000001000000000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000100000
000000000001010001000000001000011000010100100100000000
000000000000100000000000000011011111010000100010000000
000000000000000000000000000000001000000100000100000000
000000000000100000000010000000010000000000000000000000
000000000001000000000000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000

.logic_tile 16 7
000000000000000000000110011011101111111111110100000000
000000001000001001000010000101001001101101010000000000
101000000000001000000000010000000000000000000000000000
100000000001011111000011010000000000000000000000000000
010000000000001000000011100101011010000100000100000000
110000000000001111000000001001000000000110000000000000
000000000000000101000010001001000000000000100100000000
000000000110001001100100000101001001000010100000000000
000000000000000001000000001011111010101101010100000000
000000000000000000100000000011001000101111010000000100
000010000000001001000110010111111000000000000100000000
000001000000000001100010000000000000001000000000000100
000000000000001000000000001011011101111100100100000001
000000000000000001000000001011001011111110100000000000
000000000000000001100000001000011001000000100100000000
000000000000000000000000001011011010000010100000000001

.logic_tile 17 7
000000000000000111000000000001101001001100111000000000
000000000000000000100000000000001110110011000000010000
000000000000000111100000000011101000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000101000000111110111001000001100111000000000
000001000000010101000010100000001011110011000000000000
000000000000000001000111100101101000001100111000000000
000010101001010000000000000000001111110011000001000000
000000000000000101100000010111101001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000001000010110000101011110011000000000000
000000000000001000000110110101001001001100111000000000
000000000000000101000011100000001101110011000000000000
000000000000001001100000000011001000001100111000000000
000000000000000101100000000000101000110011000000000000

.logic_tile 18 7
000000000000000000000000010011101010111100110100000000
000000000000001111000010100001111001111100010000100000
101000000000000001000011101001101011111110000110100000
100000000000001111100100001011001000010110000000000000
110000000000001101100011101001111101110110100110000000
100000000000001111000011111111011011110000010000000000
000000000000001101100110101111011011110100000100000000
000000000000000101000000001001001101111001010000100000
000000000000001000000000010101101010010000000100000000
000000000000000111000011100000001100100001010010000000
000000000010010111000110011011101011110100110100000001
000010000000100000000010011111111100111001110000000100
000000000000000011100000000011100000000000000000000000
000000000000100000100011101011100000000010000000000000
000000000000000111000010010000011110000100000000000000
000000000000000000100010000000001111000000000010000010

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100001100000000000000000000000000000

.logic_tile 20 7
000000000000000101000000000000011000010110000000000000
000000000000001001100010110001001111000000000000000000
101001001000000001000000000101101010101101000100000000
100010000001000000100000000001001010011101000010000000
010000000000001001100011110101101010000110000100000000
110000000000000001000010000111110000001000000001000000
000000000000100001000110011001001111000000000000000000
000000000001001101100011011011111000100001010000100000
000000000000000000000000001101111000010100100010000000
000000000000000000000000001111001001010100000000000000
000010000000101001100110101000000001000000000010000000
000001100001010001000000000101001000000000100000000000
000000000000000101000110101001100000000010000000000000
000000000000000000000000000111000000000000000010000100
000000001100000011100010101101111100001001000100000000
000000000000000000100000000011100000000111000001000000

.logic_tile 21 7
000000000000000000000110000011101101000011000000000000
000000000000000000000010110011001011000011010000000000
101000000000000000000000000000011010000100000000000000
100000000000000000000010100111000000000000000000000000
010000000000001001100011100011111110000001000110000000
110000000000000001000000001011010000000011000000000000
000000000000000101000010100000000000000000100000000000
000000000000000000100110111111001110000010000000000000
000000000000001001100000010000011010000010000000000000
000000000000001011000010000111010000000000000000000000
000000000000000011100000000101000001000010100010000000
000000000000000000000000001001001100000000100001000000
000010100000001101000000010101011100001000000000000000
000001000000000011100011011001000000001001000010000000
000000000000000000000000010001011000000000000000000000
000000000000000000000010000000110000001000000001000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100111
000000000000000000000000000000000000000000000011100111

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000100000110011000000010000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010101101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000

.logic_tile 4 8
000000000000000011100110110001001001101000000100000000
000000000000000000100010000011011111101110000000000000
101000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000001000000000010001001011101000000100000000
000000000000000101000010101001001111101110000000000000
000000000000001101100110000001111011000010000000000000
000000000000000101000000000111011000000000000000000000
000000000000001000000000001001011011101000000100000000
000000000000000001000000000001001111101110000000000000
000000000000000000000000000111111011111000100100000000
000000000000000000000000000001101000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000010000111111010100100010100000000
000000000000000000000000001101111000010100100000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 8
000000000000000111100010001001101101011111110100000000
000000000000000000000000001101011111011111100000000001
101000000000001001100111000000000000000000000000000000
100000001100000001000100000000000000000000000000000000
110000000000000001000111101001011001000110100000000000
000000000000000111100100000011011110001111110000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000000000011110101111011010111100000000000
000000000000000001000110000101011101000111010000000000
000000000000001000000010000101001100000110100000000000
000000000000000011000010000101101110001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000111000110000011011001001000000000000000
000001000000000000100000001001101101101000000000000000

.logic_tile 8 8
000000000000100000000011101011011110101000000000000000
000000000000010000000110111101111001001000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000100011110000000000000000000000000000
110000000000001111100111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000001010001100010010111011001010111100000000000
000001000000100000000011101111111100001011100000000000
000000000001000111100110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000010101001110000110100000000000
000000000000000000000011110011001001001111110000000000
000000000000000111000111010101111111010111100000000000
000000000000000000100011001101101101000111010000000000
000000000000001111000000011101111110111111100100000010
000000000000001111100010000001001010011111100000000100

.logic_tile 9 8
000000000010101111100111110001001101000110100000000000
000000000000011111000110000101011000001111110000000000
101000000000001111000110010111011011000110100000000000
100000001110001111100011111001111011001111110000000000
110000000000001111000110000101001110000110100000000000
000000000001000001100011110011111101001111110000000000
000000000000000011100111111001111010010111100000000000
000010100000001111100011100001101110001011100000000000
000000000000000001100111000011011110010111100000000000
000000001000000111000110011111111000000111010000000000
000000000000000000000010001101111111000110100000000000
000000001100000000000000001011111000001111110000000000
000000000000001000000011111001111010001110000100000100
000000000000001011000011100111100000000110000000000000
000000000000000111100010000101001000100000000000000000
000000000000000000000111100011111010000000000000000000

.logic_tile 10 8
000000000000001000000110000000001100000010000000000000
000000000000000111000000000000000000000000000000000000
101000000000011101100111100000000000000010000000000000
100000000000101011000011101011000000000000000000000000
110000000000000111100011101111011100101000010000000000
000000000000000000000111110011111100111000100000000000
000000000000001000000000000111101101100000010000000000
000000000000000101000000001101111000010000110000000000
000000000000101101000010111000000000000010000000000000
000000000000010011000010001011000000000000000000000000
000010000001011101000010101001011001101000010000000000
000001000000100101000010100111011001111000100001000000
000000000000000000000000010001011010110111110100000001
000000100000000000000011011101101000010111110000000010
000010100000001000000110001101011001000110100000000000
000001000001000011000000000011001001001111110000000000

.logic_tile 11 8
000000000000001000000111100001001000111100001000000000
000000000000000111000110110000100000111100000000010000
101000001000000001100010100000001001001100111000000000
100000001110000000000100000000001000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101000000000000001001000100000010000000
000010100000001101100000000000011100000000000001100000
000000000000100000000010101101111100000001110100000000
000000000000000000000000000111001000000000100000000000
000000000000000101100000000000000000000010000000000000
000000001110000000000000001011000000000000000000000000
000000000000000000000000001011100000000000000010000110
000000000000000000000000000101000000000010000000000000
110001000110000001000000001000000001000000000000000100
100000100000000000100000001001001100000010000001100000

.logic_tile 12 8
000000000000000101000000000000011000000010000000000000
000000000000001101100010110000000000000000000000000000
101000100000000101000010100101100001000000100010000010
100001000000000000100100000000001001000000000010100000
000000000000001001000000000000011010000010000000000000
000000000000000011000000000000010000000000000000000000
000000000000100001100010000000000000000010000000000000
000001001010010000000010110001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000100000000000000001001000000000000000000000000
000000000000000000000000000000001010000000000110000101
000010000000000000000000000101000000000100000001000001
000000000000000000000000001000000000000000100000000100
000000000000000000000000000101001000000000000011000000
000001000000000000000000000101111011010000000000000000
000000000000001101000000000000011110000000000000100000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000101100000000101111000000100000000000000
000000000000000000000000000000010000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101011001101000100000000
000000000000000000000000001101001010000100000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000010001100001000000000100000000
000000000000000101000011110000001101000001000000000000
101010000000001001100000000000011101000000100100000000
100001000000000111000000000000011010000000000000000000
110000000000000000000111100000000000000010000000000000
100000000000000000000000000000001000000000000000000001
000000000000001000000000000000001000000010000000000000
000000000000000001000000000000010000000000000000000001
000000000000000001000000000000000000000000100100000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000001100000000000000100000000
000000100000000000000010000000000000000001000000000000
000000000000000000000000000000001100000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000010000000000100
000000000000000000000000000000010000000000000000000000

.logic_tile 15 8
000000000000000000000110001111100000000000000100000000
000000000000000000000000000101100000000010000000000000
101000000000000000000000000000000000000010000000000000
100000000000000000000010101101000000000000000000000100
110000000000000000000010100001011110000000000100000000
100000000110000101000010100000110000000001000000000000
000000000000000001100000010011100000000000000100000000
000000000000000000000011110000000000000001000000000000
000000000000000000000000000111100001000000100100000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001011000000000000000000
000000000001000000000000000000000000000010000000000100
000000000000100000000000001101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010000000001010000000000000000001

.logic_tile 16 8
000010100000000000000000010111000001000010000100000000
000000000000000000000011111111101010000001010000000000
101000000000000111100000000000001100000100000100000000
100000000000000000000000000000000000000000000000000100
110000000000000000000000000111101011111100110100000000
100001000000001001000010001001111101010100100010100000
000000000000001001100000010000001001000000100000000000
000000000000000111000010010000011010000000000000000000
000000000010001000000000000000000000000010000010000000
000000000010000001000000000000001100000000000000000000
000010100000000000000000010111000001000010100000000000
000001000110000000000010100000001000000000010000000000
000000000000000001000110010101101011111110000100000000
000000000000000000000010101111101010111101010000000000
000000000000000101100000000001011111101101010100000001
000000000000000000000010001101101111101110000000000000

.logic_tile 17 8
000000000001001000000000000001101000001100111000000000
000000000000000101000000000000101100110011000000010000
000000000100000000000011100101001001001100111000000000
000000001100000000000100000000001111110011000000000000
000000000000000111000000010111001000001100111000000000
000001000000000111100010100000101000110011000000000000
000000000000010000000110100011101000001100111000000000
000000000000100000000000000000101100110011000000000000
000000000000001101000010100011001001001100111000000000
000000000000000101000000000000101111110011000000000000
000000000100000000000010100101101001001100111000000000
000000000000000000000010110000101101110011000000000000
000000000000000101100110010101001000001100111000000000
000000000000000000000111010000101111110011000000000000
000000000000000000000110100111001000001100111000000000
000000000000000000000010100000001010110011000000000000

.logic_tile 18 8
000000000000001000000011100001011000110000100110000000
000000000000000101000000001111111000111001010010000000
101010000000001111100010111111111010111111010100000000
100001000000001111000011111011011111010110100001100000
110000000000000101100000001011001000000110000000000000
100000000000000000000010110001010000000001000000000000
000000000000001000000110101011011001101101010100000000
000000000000000101000010101001101100011101000000100100
000000000000000111000000000111011000110100010110000000
000001000000001101100010110111001100110100110000000000
000001000001000111000111000000000001000000000000000000
000010000000100000100000001101001001000010000000000000
000000000000000011100111110101111101111100100100000000
000000000000000001000010000101111001111110100010000000
000000000000100001100111000111111111111110100100000000
000000000000000000000000001111011010111100100000100000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000001000010101111001111101100000010000000
000000000000000000000000001111011100101000000010000000
101000001110100000000000000101100001000000000000000000
100000000001001001000000000111001010000000010000000000
110000000000010000000010101011111100111110110010000000
110000001010000000000100000001101100111011110000000000
000001100000100111100000000101011110010001110000000000
000010001001011001100000000001111110010010110001000010
000001000000000000000000010000000000000000000000000000
000011101100000101000010101011001011000010000000000000
000000000000001101000010100111100000000001000100000000
000000000000000001000000000111001001000011000001000000
000000000000000000000111111111011010001000000000000000
000000000000000001000110000101000000000000000001000000
000000000000100001100110100101001100000000000010000000
000000000000000000000000000000111110100000000001000000

.logic_tile 21 8
000000001100000000000000011101000001000000100000000000
000000000000000000000010000101001011000000000011000000
000000000000000000000000000011101100000000100000000000
000000100000000000000000000000101101000000000001000000
000000000000000000000000000101000001000000100000000000
000000000000001101000000000000001010000000000000000000
000000000000000101000010100011101000001011000000000000
000000001110000000100100000111010000000011000000000000
000000100000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110010101111100000000000000000000
000010000000000011000010000000100000001000000010100000
000000000000000000000000000011101110000000000000000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000011010000000000000000000
000000000000000000000000000101000000000010000000100000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000101000000000000001000001100110000000000
000000000000000000000000001011000000110011000000010000
101000000000000000000110000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000001111000110000101101010110000000100000000
000000000000000001000000001011101010110110000000000000
000000000000000000000010110101001011101101010100000000
000000000000000000000011110001011011000100000000000000
000000000000000000000000011111111010100001010100000000
000000000000000000000010001001011010010001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111110000000100000000000
000000000000000000000000001101101101000000000000000010
000010000000011000000000001101011011101000000100000000
000000000000000001000000001001011011101110000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000111000111111111111010111110110110000010
000000000000000000100010110001011001111101010000000000
101000000000001111000011110000000000000000000000000000
100000001100000001100111010000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010001101110101001010000000000
000000000000000000100010001001101110010100100000000000
000000000000100000000110001011101100000001010000000000
000000000000000000000000000011011011000001000000000000
000010000000000001100000001011111011010111100000000000
000001000000000111000010000001101001001011100000000000
000000000000000011100000000001011110000000000000000000
000000000000000111100000000000010000001000000000000000
000000000000011000000000000000000000000000000000000000
000000000000101011000011100000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000001001000000111110001101000010111100000000000
000000000000000111000011110011011000001011100000000000
000010000000000111000011100000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000001000111000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010111111101100000000000000000
000000000000000001000010000111001011000000000000000001
000000000000001000000011100101111110010111100000000000
000000000000000111000100001101011010000111010000000000
000000000001011011100000001111001110010111100000000000
000000000000100001100000001001101101000111010000000000
000000100000001001000111001101011100010111100000000000
000001000000000001100000001101001001000111010000000000
000010000000000001100000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000

.logic_tile 8 9
000000000000001111100000011101111100010111100000000000
000001000000100001100011110001111001001011100000000000
101000000000001111100110010001111110111001010000000000
100000000000001111100011010101101110110000000001000000
110000000000000001000011111111011101101000010000000000
000001001000000111000111101111011010111000100000000000
000010000000000011100011101111011100001011000100100010
000001001100101111100110010001010000000011000000000000
000000000000000111000000001001011111010111100000000000
000000001001010000000000000111001011000111010000000000
000000000001011001100010010001101011010111100000000000
000000001110100001000010001101111111000111010000000000
000000000000000011100000000001111101100000000000000000
000000000000000001000000000001101100000000000000000000
000000100001010001000011101101011110010111100000000000
000001000000100001100010000101011100000111010000000000

.logic_tile 9 9
000000100000000111000011100000000001000010000000000000
000000001000000111000000000000001011000000000000000000
000010001000001000000111001001011100101000010000000000
000001000000000001000100001001001000111000100000000000
000000000000001001100000001111101000111110110000000001
000000000000000111000000000001111010111001110000000000
000000000000001011100011100000001100001100110000000000
000010100001011111100000001111001110110011000000000000
000000000000000000000000000101011101010111100000000000
000000000001001101000000001111001010000111010000000000
000000000110000111000000000000011100000010000000000000
000010101100000001100010110000010000000000000000000000
000000000000001000000010001111111011101000010000000100
000000000000000101000010000101101111111000100000000000
000000000000000000000010010000001100000010000000000000
000000000001010000000011000000000000000000000000000000

.logic_tile 10 9
000000000000000000000010100011000001000000000000000000
000000000010100000000100000000101110000001000000000000
101000000000000000000000000000011110000000000000000000
100000000000000000000000001111000000000010000000000000
000010000000000101000110101011101000010000100100000000
000000000000000000100000000011111111010100000010000000
000000000000000101000110111011101011010100000110000000
000000000000000000100010001011011011100000010000000000
000000000000000101000110001011111101000100000100000000
000000000000000000100000000101101100010100100000000010
000000000000001101000111000101011101001001000100000000
000000000000000101100100000011001101001010000010000000
000000000001001000000010111000001110001100110000000000
000000000000000001000110001101000000110011000000000000
110000000000001111000000001000011110000000000000000000
100000000000000001000000000111000000000010000000000000

.logic_tile 11 9
000000000000000001000000001001100000000000000000000001
000000000000000000100010000101000000000001000000000000
101011000001100101100000000001111010000000000000000000
100010000000111101000000000000000000000001000001100101
000001000000000101000000001101111111010000000100000000
000010100000000101000010100101111100101001000000000000
000000000010101001100000010011011010000000000001000000
000000000001000001100011010000000000000001000001100001
000000000000100000000000000101001010000100100010000101
000010000000000101000000000000011010100001000001000110
000000101000001000000111001101101001010000000100000000
000001001110010001000100001011011010010110000000000000
000000000000000000000000001000001110000100000010000111
000000000000000000000010100101010000000000000000100101
110010000000100000000011101101111110010100000100000000
100011100000000000000011110101011000010000100000000000

.logic_tile 12 9
000000000001010000000111101111011001000000010100000000
000000000000100000000100000001001110000001110001000000
101011000110001101000010111000000001000000100010000000
100000000001000101000111000001001010000000000010100001
000000000001000000000010101000011000000000000010000000
000000000000100000000100000101000000000010000001000001
000000000100000101000000001000000001000000100010000000
000000001110001101100010110001001001000000000001100000
000010100000000000000000001111111101010111100000000000
000000000001000000000000001111011001111111010000000000
000000000101011000000010001000000001000000100010000000
000000000000101011000100000001001011000000000011000001
000000000000000000000000000001100000000000100000000100
000000000000000111000000000000001011000000000011100100
110001001000000001000010001001111100010000100110000000
100010100000001111100000000001001001101000000000000000

.logic_tile 13 9
000010000010000000000111100000000000001100110000000000
000001000000000000000010110111001011110011000000000000
101000000000000000000011101000011101000000000000000000
100000000000000000000000000101011111000110100000000000
110010100000000000000010111111100001000000100000000000
100000000000000000000010001011001011000000110000000000
000000100000001001100110000101000001001100110000000000
000000000000000101000000000111101100110011000000000000
000000000000001000000000010011100001001100110000000000
000000000000000111000010101011001010110011000000000000
000001000000000001000111100101101000000110000110000000
000000100000000000000110010000011011001001010000000000
000000000000001111000000001011111000000111110000000000
000000000001001011000000001111111100011111110010000000
000000000000001011100111000111111111001111100000000000
000000000000000001000110001001101001101111110000000000

.logic_tile 14 9
000000000000000101100011100001000000000010000000000000
000000000000000101000011110000100000000000000000000000
101000000000001000000111001011101111101111000100000000
100000000000000111000100001001111111001111000000000000
110000000000000101000000000000000000000010000000000000
100000000000010000000000000000001010000000000000000000
000000000000000000000011100000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000001100110101000000000000010000000000000
000000000000000000000010111101000000000000000000000000
000000000000000000000000010001000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100011001101000010000000000000
000000000000000000000100001011101000000110000000000000
000000000000000000000110010111101100000111000100000000
000000000000000000000010000001110000001001000000000000

.logic_tile 15 9
000000000000001101000000000101100000000010000000000000
000000000000001111100010100000100000000000000000000001
101000000000000101000000011000000000000010000000000000
100000000110100000100010000101000000000000000000000000
110000100000000000000000000000001010000010000000000000
100000000000000101000000000000000000000000000000000001
000000000000000000000111111101100000000001000000000000
000000000000000101000110010001100000000000000000000000
000000000000000000000000001111100000000011100100000000
000000000000000000000000001001001000000001010000000000
000000000000001000000000000001000000000010000000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000001001000001000001000000000000
000000000000000000000000000011001011000010100000000000
000000000000001000000110100111100000000010000000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 16 9
000001000000100000000111100000000000000000100100000000
000000100001000000000000000000001100000000000000000000
101000100000000111100000000011000000000010000000000000
100001000000000000100010100000100000000000000000000000
110000001010000000000110000101101110000100000100000000
100000000000000000000100000000100000000000000000000000
000000000000000000000000000001100000000000000100000000
000010100000000000000011110000100000000001000000000000
000000000000000000000110010011011010000000000100000000
000000000000000001000010000000110000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000001001001000000000000001000000010100100000000
000000000000000001000000001101011110000110100000000001
000000000000000001100000001111100000000000000100000000
000000000000000000000000001101000000000001000000000000

.logic_tile 17 9
000000000000001101000010100001101001001100111000000000
000000000000000011100110110000001000110011000000010000
000000000000001111100010110101101001001100111000000000
000000000000001001000111000000001011110011000000000000
000000000000000000000110000111001000001100111000000000
000000000100000000000100000000001011110011000000000000
000000000000000101000111110001001001001100111000000000
000000000000001101100011100000101100110011000000000000
000000000000000000000000000001101000001100111000000000
000000001010000000000000000000101110110011000000000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001111000000000001001001001100111000000000
000001000000100101100000000000001001110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 18 9
000000000000000001100000001111000000000000100100000000
000000000000000000000010101001001011000001010000000000
101000000001100000000111010000001110010110100100000000
100000000000100000000111110101001000010000000000000000
110000000000010000000111110000001101000000100010000000
010000000000001111000011100000001001000000000000000000
000000000000000001100000001111001000101011010100000000
000000000000000000000000001001111111011111100000000000
000011000000000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000110011111011010001001000100000000
000000000100000000000010001001000000001110000000000000
000000100000001111100110011001101010101001110100000000
000001000000010001000010001011111011101011110000000000
000000001101010000000000001001101010000100000100000000
000000000000000000000000001011110000000110000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000001101000000010101111000001101000100000000
000000000000000001000010000001000000001100000010000000
101000000110000101000000010000001000000100000000100000
100000000000000000100010000000011000000000000001000100
110000000000000000000110010011011100110011010000000000
110000000000000000000010011101101100111011010000000000
000001000000001001100000001000001100000100000000000000
000010000000000011100000001011010000000000000000000000
000000000000001000000111101001101011010110100010000000
000000000000000101000010101011011111010010100010000000
000001001110000101100110101000000000000000000000000100
000000100000000000000011110111001011000000100010000110
000000000000000000000110101101111000001101000100000000
000000001110000000000100001001000000001100000010000000
000000000010101000000110101011011010101011110000000100
000010000000010101000000000011001101110000110001000000

.logic_tile 21 9
000000000000001000000000001011111000011000110100100000
000000000000000001000010100101101000100000110010000100
101000000000000101000110001000011011000010100000000000
100000000000000000000010100001001101010110000000000000
110000000000010001100110001011111000001011010000000000
100000000000000000000010110101111000000101110000000000
000000000000000001100000010001101101010111000000000000
000000000100000000000010001101111001111011100000000000
000000000000000001100000010101011000000010000000000000
000000000000001111100010000000110000000000000000100100
000010100001010000000011101101000000000011000100000110
000001000000000000000100001101000000000010000000100001
000000000000000000000000000101011000001000000000000000
000000000000000000000000001001111100010100000000000000
000000000000000000000000000000001011010010100100000110
000000000000000000000000000011011011010110100000100010

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000010000010001000000010101001100000000001000000000000
000000000000000001000010010001101011000010100000000000
101000000000001111000111110001001011000110100000000000
100000000000000001100011101011101001001111110010000000
110010000000000111100010001111001111111001110000000000
000000000000010000000000001111011100111110010011000000
000000000001010001000110001001011011110110100100000001
000000000000100111100010111111001011111111110000000000
000000000000000001000010001001111110010111100000000000
000000000000011111100100001001001111000111010000000000
000010100000000000000011100011111110111101100000000000
000001000100000111000100000111011111111101110010000000
000000000000000111100111000101101001000000100000000000
000010000000000111000111100011011011101001110000000000
000000000000001000000111011101001110010111100000000000
000000000000001011000110001011001100000111010000000000

.ramt_tile 6 10
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000100000111000000010101011111010111100000000000
000000000000000000100010001111101000001011100000000000
101000000000000111100111110000000000000000000000000000
100000100000001111100111110000000000000000000000000000
110000000000001000000010011001001111010111100000000000
000000001010000001000111010101001110001011100000000000
000000000000010001000000000001001011001001010000000000
000000000000101001100000000101111001000000000000000000
000000000000010111000111100001101101011111110110000001
000000000000000111100011111011011101101111010000000000
000010100110000000000010010001101101111111110000000000
000001000000000001000110000011101101110101100010000000
000000000000001111000111001111011011010111100000000000
000000000100000011100010010001101100001011100000000000
000001000000001011100000001001101111101010110000000000
000010000000001011100011101011101111111100110010000000

.logic_tile 8 10
000000000001000000000000001111101101011100010000000000
000000000110100001000000001111011100111110110010000000
000000100000000101100110100000000000000010000000000000
000001000001010000000000000011000000000000000010000000
000010000000000000000000000000000000000010000010000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000001000010000010000000
000010100000000000000000000000001000000000000000000000
000000000000000111100011100001100000000010000000000000
000000000000000000100000000000100000000000000010000000
000010000000001000000110000000000001000010000000000000
000000000000000111000000000000001101000000000010000000
000000000001010000000000001111101101111100110000000000
000000000000000000000000001111111100011110110000000000
000010000000001000000111000011111111101011010000000000
000000000000001011000111111011011111111010110000000000

.logic_tile 9 10
000000100001010001100000000101000001000000001000000000
000000000000100000100011100000001010000000000000001000
000000000000001000000110110101001001001100111000000000
000000000000001111000011110000001011110011000000000000
000000000000001111100000010101001001001100111000000000
000000000010101001100011100000101000110011000010000000
000000000001010111100110010011101000001100111000000000
000000000000100000000110100000101000110011000000000000
000000100001010000000000000111001001001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000010101101000001100111000000000
000000000000000000000011100000101111110011000000000000
000000101001011000000011110001101000001100111000000000
000001001100100011000111100000101111110011000010000000
000010100000001000000000000001001001001100111000000000
000001000001011111000000000000101110110011000010000000

.logic_tile 10 10
000010000000000000000000000011100000000000001000000000
000001001100000101000000000000101000000000000000000000
000000000000010000000010100111101000001100111000000000
000000000000100000000000000000001010110011000000000000
000000000000001101000000000111101000001100111000000000
000000001000001001000000000000101100110011000000000000
000000000000000111000000000101001000001100111000000000
000000000000000000100000000000001110110011000000000000
000010100000001000000000000111101001001100111000000000
000001001000001001000011110000001111110011000000000000
000000000000100101000110010011101001001100111000000000
000000000000000000000111110000101001110011000000000000
000000000000001000000000010111001001001100111000000000
000000001100000111000011100000101010110011000000000000
000000000000001001100110110011001001001100111000000000
000000000000001111100010100000101100110011000000000000

.logic_tile 11 10
000000000000000000000000010111000000000000000010000000
000000000000000000000010001001100000000010000010000000
101000000000000000000110110011111000010000000100000000
100010000110000101000010101111001011100001010000000000
000010100000000000000000011111011111000100000100000000
000000000000010000000010101001101000010100100010000000
000011100010001000000111001001101100001101000100000000
000010000001010101000100000101001111000100000000000100
000000000000001001000110001011001111000001110100000100
000000000000000111000000000001011011000000010001000000
000000000001000000000000010011111001010000000110000000
000010000000101111000011101111101001100001010000000000
000000000000000001100000000000001110000000100000000000
000000000000000000000010000000011110000000000001000000
110000000000011000000000000000000000000000100000000000
100000000000000111000000001111001101000000000001000000

.logic_tile 12 10
000001000000000001000010000001111010000000100100100000
000000000000001111000010001111001100101000010000000000
101000000000001001000010000001001010011111110000000000
100000000000001011100100001001101011001111010000000000
000000000000100101100000010011111010001001000100000000
000000000000000000000010110001001111001010000001000000
000010100100001111000000001001101110000000010100000000
000000000000001011100011111111011101000010110000000100
000000000000000001000010001001101110001101000100000000
000010000000000111100100000001111111001000000001000000
000000000100001001000000000111011001000000100100000000
000010000000001011100000000011101110010100100001000000
000000100000000000000010000001011011000000100110000000
000001000000000000000011101111001100101000010000000000
110000000000010000000000001111011011010000100100000000
100000000000000111000011100101101011010100000001000000

.logic_tile 13 10
000000000000000101000010010111111100000010100000000000
000000000000000000100111111111111101000000100000000000
101000000000001000000011100101101100000111000100000000
100000000000101111000100000011110000000110000010000000
110000000000000101100010000000011000010100100000000000
100000000000000000000100000000011011000000000010100011
000001000000001000000110011001011100101111000100000000
000000001110000111000011111001101110001111000010000000
000000000000000001100000011000011110010110100100000000
000000000000000000000010000111001101000100000010000000
000000100000000000000111001000001010010100000000000000
000001001100001111000100000101001001000100000000000000
000000000000001000000110001000000000000000000000000000
000000001000000001000000000001001011000000100000000000
000000000000001001100000011000001010010000100000000000
000000000000000001000010001101011000000000100000000000

.logic_tile 14 10
000000100000000101000110100011100001000000001000000000
000000000000100101000000000000101110000000000000001000
000000000000000111100010100011000001000000001000000000
000000000001000101100000000000001010000000000000000000
000000000000000101100010100001100000000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000001001000000010001100001000000001000000000
000000000000001001000011100000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000101010000000000000000000
000000000110000000000010000011100000000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000100000000000000000101011000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000001011000000000000000000

.logic_tile 15 10
000000000000000001100000000011100000000000001000000000
000000000000000000100000000000101101000000000000001000
000000000000000101000000000101001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000010111001001001100111000000000
000000000000000000000011010000001110110011000001000000
000010100000000000000010100111101000001100111010000000
000001000000000101000000000000101000110011000000000000
000000000000100000000000010001101000001100111000000000
000000000000010000000010010000001111110011000000000000
000010000000001000000111000111001000001100111000000000
000001000000001101000100000000001011110011000000000000
000000000000001001100110100111101001001100111000000000
000000000000000111100011110000101011110011000001000000
000001000000000001100110000011101000001100111000000000
000010000000000000100111110000001111110011000001000000

.logic_tile 16 10
000000000000000000000111101101111010000001000000000000
000000000000000000000000000101010000000110000000000000
101000000000000000000000000101100000000010000000000000
100000000000000101000000000000100000000000000000000001
110000000000000000000000010111100000000010000010000000
100000000000000000000011010000100000000000000000000000
000000000000001111100010000011001110000111000100000000
000000000000000101100010011011000000000110000001000000
000000000000001000000110001000000000000010000000000000
000000000000000001000000000001000000000000000000000000
000000000110000000000000010000000000000000100100000000
000000001100000000000010001001001011000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000010100000000001000000010011111110000000000100000000
000001000000000000100010100000100000000001000000000000

.logic_tile 17 10
000000100000000000000000001000001000001100110000000000
000010100000000000000000001011000000110011000000010000
101000000000000000000010100000000001000000100110000000
100000000000000000000000000101001011000000000000000000
110000000000000101000010100000011111010000100100000000
100000001100001111000000001101011011010010100000000100
000000000000000101000011100101111011000100000100000000
000000001110000101000110100000101111101001010000000100
000000000000001000000000000101011000000100000100000000
000000000000000001000000000000010000000000000000000001
000000001000000000000000010101011011010100000100000100
000000000000000000000010000000011111101001000010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000110000000000000011000011011010100100100000100
000000000000000000000011001111011010010100000010000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000001000000000001111011000110010000000100000
000000000000001001000000001101101000110011000011100110
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001001011010000100000010100000
000001000000000000000000000001011111000000000001100110
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000001101001011000011110000000000
000000000000000000000000000101101011111000010000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010101001110000100000100100000
100000000000000101000010001011100000001110000000100100
000000000001000101000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000001111101110000010000000000000
000000000000001001000000001101010000000011000000000000
101000000000000101000000000001011110000000000000000000
100000000000000000100000000000000000000001000000000000
110000000000001000000000001001111100110000010000000000
000000000000001111000000000011001000110000110000000000
000000000000000000000111101011111010010111100000000000
000000000000000000000100000011011010000111010000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000010011011100111110110100000000
000000000000001111100010100101011100110110110010000000
000000000000001000000110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000001000000000000001110000000000000000000
000000000000000101000000000111011100000100000000000000

.logic_tile 5 11
000000000000001001100000001011001011010111100000000000
000000000000001111000000000111011000001011100000000000
101000000000000001100110001000000001000010000000000000
100000000000001101000000000011001010000000000010000000
110000000000000101100000010111101100001011000110000000
000000000000001111000011110111110000000011000010000000
000000000000000000000110111000001011000000000000000000
000000000000001101000011110001001001000000100000000000
000000000000000011100110011111101010001110000100000001
000010000000000000000011011101100000001001000010000000
000000000000000101000000001011101110000110100000000000
000000000100001001100000001101011111001111110000000000
000010100000000011100111000001000000000001000000000101
000010000000010000000110011011000000000000000010100011
000000000000000101000000011001011000000110100000000000
000000000000000000100010000011001011001111110000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000001111100111001011011011010111100000000000
000000000000000001000000001001101000000111010000000000
101000000000011111100111110000000000000000000000000000
100000000000001111100111100000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000001010111100100000000000000000000000000000000
000000000000001000000111100001100001000001000000000000
000000000000001011000000000001101011000010100000000000
000000000000001000000000001011011110001100000000000000
000000000100000001000000000001010000000100000000000000
000000000000000001000000001111101000111111100100000000
000000000000000000000000000011011011101111010000000001
000000001000001000000110000111011010010111100000000000
000000000000000111000000000001001011001011100000000000

.logic_tile 8 11
000000000000000000000000000011101100000000000000000000
000000001100000000000000000000100000000001000000000000
101000000000000000000000000111100001000010000000000000
100000000000000000000000000000001111000000000000000000
110000000000000001100000000111100000000010000000000000
000000000000000000000010010000100000000000000000000000
000000100000000000000000000011101100111001010000000000
000000000001000000000000001111111011111011010000000000
000000000000000111100110010111000000000000000100000000
000000000000000000000011010000000000000001000000000100
000000000110000000000111110000000000000010000000000000
000000000000000001000011000000001101000000000010000000
000000000000000000000000010000000000000010000000000000
000000000000001001000011000101000000000000000010000000
110000000000000001000000000000000001000010000000000000
010001000001000000000011110000001101000000000010000000

.logic_tile 9 11
000001000000001001000110110111101001001100111000000000
000010000000000101100010100000101111110011000000010000
000010100000000000000000000001101000001100111010000000
000011100000001101000000000000001100110011000000000000
000000000000100101100000000001001001001100111000000000
000000000000010000000010110000101101110011000000000000
000000000001011111000111100001001000001100111000000000
000000000000001111100010010000001011110011000000000000
000010000000000001000000000001001001001100111000000000
000001000010000000000000000000001010110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000100000000011000000001010110011000010000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000100000000000000010100101101001001100111000000000
000000000000000101000110100000101011110011000000000000

.logic_tile 10 11
000000000000000111100000000101101000001100111000000000
000000000001011001000011110000101110110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000111000000000011101000001100111000000000
000000000000000000100000000000101101110011000000000000
000000000000000000000000000111101000001100111000000000
000010000000001101000010110000101111110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011100000101000110011000000000000
000000000000000000000111010101001001001100111000000000
000000000000000000000011000000001110110011000000000000
000000000000000101000000000101101000001100111000000000
000001000000000000100010110000001001110011000000000000
000000000000001101000010110011101000001100111000000000
000000000000000111100111100000100000110011000000000000

.logic_tile 11 11
000000000001010101100011100111100000000010000000000000
000000000000000000000000000000100000000000000010000000
101010000000000101000110000000001110000010000000000000
100000000000000000000000000000010000000000000000000000
000001000000101000000010001001101000010111100000000000
000010100001010011000000001111111011111011110010000000
000000000000000101100010000011011010000001010100000000
000000000000000000000000000001111010000001100010000000
000000000000000000000000010000001110000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001101100000000000000010000000
000000000000000000000000000001100000000010000000000000
000000000000000000000110111000011000000100000000000000
000000000000001111000111101101010000000000000011000000
110000000100000000000010000101111010010000000100000000
100010000000000000000010001111101010010110000000000000

.logic_tile 12 11
000000000000001011100000000111100000000000001000000000
000000000000001111100000000000001011000000000000001000
000000000000001011100000010001101001001100111000100000
000000000001010101100011100000101111110011000000000000
000000000000000101100010000001001001001100111000000001
000001000000000000000010000000001000110011000000000000
000000000100100111100000000101001000001100111000100000
000000001010000000000000000000001110110011000000000000
000000000000000101000000000001101001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000000011000000000001001000001100111000000000
000000000100000101000000000000001100110011000000100000
000000000000001000000000000011101001001100111000000000
000000000000001101000000000000001100110011000000100000
000000000000101111000000000111101000001100111000000001
000000000000000101000010100000001011110011000000000000

.logic_tile 13 11
000000000000000000000000010000011001010100000000000000
000000000000000000000011101001011110000100000000000000
101000000001010001100110011111111010011111100000000000
100000000000100000000011111011111111011111010000000000
110000000001010111000000001000001101010100000000000000
100000000000000000000010101001001110000100000000000000
000000000010000000000111010000001100010010100100000000
000000000000000000000111001101011101000010100010000000
000000000000001011100110010000000000000010000000000000
000000000000000001000010000000001010000000000000100000
000001000000000000000010001000001100000010100110000000
000000000000000000000111110001001011000110100000000000
000001000000000000000000001000011010000000000000000000
000000100000000000000011101011010000000010000001000000
000000000000000001000111001101111100011111110000000000
000000000000000000000111101111111111001111010000000000

.logic_tile 14 11
000000000000001111100111000011000000000000001000000000
000000000000000111000111110000101110000000000000010000
000000000000000101100000000011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000110110101100001000000001000000000
000000000000001011000011000000101111000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000111100010010001000001000000001000000000
000000000000001101000010110000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000011100000000011000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000011100010100101000000000000001000000000
000000000000000000000100000000101011000000000000000000

.logic_tile 15 11
000000000000001000000010010111101000001100111000000000
000000000000000011000011110000101010110011000001010000
000000000000000111000000000011001001001100111000000000
000000000000000000100000000000101000110011000001000000
000000001000101011100000000111101001001100111000000000
000000000000011011100000000000001111110011000000100000
000000000000001000000000000001001000001100111000000000
000000000000001001000000000000001110110011000000100000
000000000000001000000000000001001000001100111000000001
000000000000000101000010000000101001110011000000000000
000000000000000001000000000111101001001100111000000000
000000000000000000000011110000001100110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000001000000000000001100110011000000000000
000000000000000101100110110011101000001100111000000000
000000000000000001000011000000101010110011000001000000

.logic_tile 16 11
000000000000000000000000000111011110000110000100000000
000000000000000000000000000000001110001001010001000000
101000000000000101100000001001100000000001000000000000
100000000000000000000011101101101101000001010000000000
110000000000000111100000000011011000010000100000000000
100000000000000000100000000000101010000000010000000000
000000000000000101000010110111000000000010000000000000
000000100000000000000010100000100000000000000000000000
000000000000000101100010100000000001000010000000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000000011111010110100110000000
000000001010000000000000001111001110000100000000000000
000000000000001001100110111000000000000010000000000000
000000000000000001000010000101000000000000000000000000
000001000000001001100000000000000000000010000000000000
000000000000001111000000000011000000000000000000000000

.logic_tile 17 11
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001110000000000010000000
101000000000000111000000001000000000000000000100000000
100000000000000000000000000101001110000010000000000000
110000000000000000000000000001100000000000000100000000
100000000000000111000000000000000000000001000000000000
000001000000001000000000000000001000000100000100000000
000010000000000001000000000111010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000
000000000000000101100000001000000000000010000000000000
000000001010000000000000000011000000000000000001000000
000000000000001000000000000000000000000010000000000000
000000000000001011000000000000001100000000000001000000
000000000000000001000000000000000000000010000000000000
000000000000000000000000000000001010000000000000000010

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000000
110000000000001000000110000000011010000000100110000000
100000000000001011000000000000001011000000000000000000
000010000000000011100000000000000000000000000100000000
000000000000001001100000001011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000111000001000000000100000000
000000000000000000000000000000001010000001000000000000
000000000000000001100000000101111100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000001000000000000000100000000
101000000000000000000000000000100000000001000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000001000000011011101010111111100101000000
000000000000000000000010000101111100011111100001000000
101000000000001001100010100111111101010111100000000000
100000000000001111000100001111011010001011100000000000
110000000000001001100000000011100000000001000000000000
000000000000001111000011111011000000000000000000000000
000000000000000111100011101101111000010111100000000000
000000000000001001000100000111101010001011100000000000
000000000000001001000000000000000000000000000000000000
000000000000000011100010010000000000000000000000000000
000010100000001101100110000101001000000001000000000000
000001000000000011000010000001011100000001010000000000
000000000000000000000110010001111000001000000000000000
000000000000000001000010101111100000000000000010000000
000000000000000111000000000011111101010111100000000000
000000000000001111100000000111011100000111010000000000

.logic_tile 4 12
000000000000000000000010100011111000010111100000000000
000000000000000001000100000001001111001011100000000000
101000000000000111000010110000011000000110000100000000
100000000000000000000110011111011110010110000010000000
110000000000001001000010100101101010000000000010000001
000000000000000001000110111101011110100000000010000110
000000000000000101000011101111111000001110000100000000
000000000000001101100110111011010000000110000010000000
000010100000000111000000001000001101000010100100000000
000000000000000000100010001001001011010010100010000001
000000000000000001100111010111001011000000000010000110
000000000000000000000010001101011010000001000010000011
000000000000001101000011110001101010001000000000000000
000000000000001011000011010101101101101000000000000000
000000000000000101000000000101111101000011110100000000
000010100000000000100000001001011011100011110010000000

.logic_tile 5 12
000000000000000001000011110011011110110011010000000000
000000000000000000100010100101101101111101110010000000
101000000001010000000010001101001110110111110100000000
100000001110100000000111101111111011010111110010000000
110001000000000101000010110111011011010100000000000000
000000000110000000100110000101101101110110110000000000
000000001100000011100000001101101000000110100000000000
000000000001001111100010101001011000001111110000000000
000000000001000000000010100011011110000100000010000100
000000000000100000000110111011101010000000000011000010
000000000000000000000000000101001101000010000000000000
000000000000000000000010001011011110000000000000000001
000000000000100000000110000111101101000000010000000000
000000000010010000000010110101011111000001010000000000
000000000000000000000011110000011001000100000100000100
000000000000001101000110001001011011010100100010000000

.ramt_tile 6 12
000001000000000000000000000000000000000000
000000100110010000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 12
000010000000000111100010001001011101111010100000000000
000001000000000000000010001111011101100001010000000000
101000000000100111100000011011101110111111100000000000
100000000000010111000010000111011010101111110000000000
110010100000001011100010001011011010010111100000000000
000001000000000001000010001101001001000111010000000000
000000000000001101000111110001111011000010100100000000
000000000000000111000011100000001000100001010000000001
000101000000001111100000001111111100101000010000000000
000010000000000011100000000011111011010101110000000000
000000001010000000000010000001100001000000010000000000
000000001110000001000010001111101011000000000000000000
000000000000001000000010011001001110000110100000000000
000000000000000111000010000111101100001111110000000000
000000000000001111000010010000001011010110100100000000
000000000000000001100011001101001000010000000000000001

.logic_tile 8 12
000000000000000101100000000000000000000000000000000000
000010100001001111000000000000000000000000000000000000
101000001110000111000000001011000000000011100100000000
100000000000000000000000000111101000000011110000000100
110000000000100111000000000011011111010110110000000000
000000001110010101000000000101011011100010110000000000
000000000000000101100010000000000000000000000000000000
000001001010000101000010010000000000000000000000000000
000000000000000001000000010111011001010111100000000000
000000000001000000000010001111101110001011100000000000
000000000110000000000000001101111100001110000101000000
000000000000001001000000001111000000000110000010000000
000001000000000000000111000000011010000010000000000000
000010001110000000000110000000000000000000000010000000
000000100000001111100000001001000000000000100000000000
000000000000000001100011111101001010000000000000000000

.logic_tile 9 12
000010000000100000000010100101101001001100110000000000
000001000000010000000010100000101100110011000000010000
101000000000001011100110100000000001000010000000000000
100000000000000001100000000000001001000000000000000000
000000000000000000000110010000001101000100000000000000
000000000000000000000110010000011011000000000000000000
000000001100100000000111000101011011000001010100000000
000000000001010000000010001001111000000010010000000000
000001000000011000000110000111011110000000000000000000
000010000000101001000000000011010000000010000000000000
000000000100000000000000000000011000000010000000000000
000000000100100101000000000000000000000000000000000000
000000001010001000000000000001101011001000000100000000
000000000000001111000000001001011011001110000000000010
110000000000000000000000010011000000000010000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 10 12
000000000000000000000110010101101000001100110000000000
000000000000000101000011000000000000110011000000010000
101000001110000000000010100101101100010000100100000000
100000000000000101000010101101001010101000000000000100
000001000000001000000000011101011001010000100100000000
000010100000000101000011000101111111010100000000000000
000000100001000001000000000001011010000000100110000000
000000000000101101000000001101001110101000010000000000
000000000000001000000000000000011100000100000000000000
000000000000000001000000000000011001000000000000000000
000000000000010000000110000001111011000000100100000000
000000000000000000000000001101001110101000010010000000
000000000000001000000000000001000000000000000000000000
000000000000001001000000001001100000000001000000000000
110000000000001000000110010101111001010000100100000000
100000000000001001000110011101011111101000000010000000

.logic_tile 11 12
000000000000000111100000000111000001000000001000000000
000100000000000000000000000000101001000000000000000000
000000000000000000000111010011101001001100111000100000
000000000000000000000011100000001101110011000000000000
000000000000000011100011100001101001001100111000000000
000000000000000001000000000000101110110011000000000010
000000000000010000000000000011001001001100111000000000
000000000000000001000000000000101100110011000000000010
000010000000000000000000000101001001001100111000000000
000000000000000000000011110000001111110011000000100000
000000000000001001000111100101001001001100111000000000
000000000000001101000111110000101110110011000000100000
000001000100000000000000010001001000001100111000000000
000010000000000000000011100000001010110011000000100000
000001000000101111100111100011101001001100111000000000
000000000001001111100000000000101010110011000000000010

.logic_tile 12 12
000001000100001101000111010101101001001100111000000000
000010000000001011100011000000101011110011000000010010
000000000000000101000111100001101000001100111000000001
000000000000000000100110110000101001110011000000000000
000000000000000011100010100111001000001100111000000000
000000000000000001100110110000101001110011000000000010
000000001110000111000010100101101000001100111000000000
000000000000000000000110000000001011110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000010000000000000000001011110011000000000010
000000000000000000000000000101001001001100111000000000
000000000000000000000010000000001000110011000000000010
000000000001010000000000010001101000001100111000000000
000000001000100000000011010000101000110011000000000010
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101000110011000000000100

.logic_tile 13 12
000000000001000000000000010101011100000110000110000000
000000000000000000000011110000001101001001010000000000
101000000000000011000000000000011010000010000000000000
100000000000000111000000000000000000000000000000000000
110010100000001111100010001000001100000000000000000000
100000001110000001000000000001011001000110100000000000
000000000000001111100111101101011011000111110010000000
000000000000000111000111111101011010101111110000000000
000001000000000111100111110011000000000010000000000000
000010000000000000000010000000000000000000000000000000
000000000000000001000110000101011100010100000000000000
000000000000001101000000000000101111001000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100000001000011111010010100100000000
000000000000100000000000000011001101000010100010000000

.logic_tile 14 12
000000000000001000000000000101100000000000001000000000
000000000000000011000011110000001001000000000000010000
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000001111100000000011000000000000001000000000
000001000000000111000000000000001000000000000000000000
000000000001011111100000010001100001000000001000000000
000000000000100111100011110000101101000000000000000000
000000000101001111000000000111100001000000001000000000
000000000000001011000000000000101110000000000000000000
000000000000000111000111000011100001000000001000000000
000000000000000000000110010000101011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011010000001100000000000000000000
000010100000000011100000000101100001000000001000000000
000001001000000000100011110000001100000000000000000000

.logic_tile 15 12
000000000000000000000011100111001000001100111000000000
000000000000000000000100000000101010110011000000010000
000000000000000000000111010101101000001100111000000000
000000000000010000000010010000001101110011000000000001
000000000000001111100110010101001001001100111000000000
000000000000000111000111110000001001110011000000000100
000000000000001111100000000101001000001100111010000000
000000000000001001000000000000101011110011000000000000
000000000001111011100111000001101000001100111000000100
000000001010000101100100000000101110110011000000000000
000000000000000000000000010011101001001100111000000100
000000000000000111000011010000101010110011000000000000
000000000000000101100000010011001000001100111000000000
000000000000000000000010100000001100110011000000000001
000000000000100000000000000011101000001100111000000000
000000000000000000000000000000001001110011000000000001

.logic_tile 16 12
000000000001010000000000010000000001000010000000000000
000000000000101001000010000000001001000000000000000000
101000000000010001100000010000000000000010000000000000
100000000000100000000010000000001111000000000000000000
110000000000011000000000000001100000000010000100000000
100000000010100101000011110001000000000011000001000000
000000000000000011100000000011000000000010000000000000
000000000000000000100000000000000000000000000001000000
000000000000000101100000000011000000000010000010000000
000000000000000001000000000000000000000000000000000000
000001001010000000000110000001001110001111110000000000
000010000100000000000000001101111010001110100000000000
000010100000010000000110111011100000000000000100000000
000001000000100000000010100111100000000001000000000000
000000101010010001000000000101100000000000000100000000
000001000000100000000000000000000000000001000000000000

.logic_tile 17 12
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000100000000000000010000000
101000000000000111000000001000000001000000100100000000
100000000000000000000000000001001100000000000000000000
110000000000000011100000000111111000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000111100000000111011010000000000010100001
000000000000000000100000000000100000000001000001000001
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000101000000000000000100000000
000000000001010000000000000000000000000001000000000000
000000000000000000000010100000000000000010000000000000
000000000000000000000010000000001010000000000001000000
000000000000101000000000001000000000000010000000000000
000000100000000001000010001111000000000000000010000000

.logic_tile 18 12
000000000000000000000000000111100000000000000100000000
000000000000001111000000000000100000000001000000000000
101000000000100000000000001111001101001001000100000001
100000000000000000000010101111001010001011100010000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000010000000000000
000000000000000111000000000000000000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000010101000000000000010000000000000
000000000110000000000100000001000000000000000001000000
101000000000101000000000000000001010000100000100000000
100000000000000011000000000000010000000000000000000000
110000000000010000000111001101111010100000000000000000
100000000000000000000000001101101111000000000001000000
000000000000000000000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000000001001100000100000110000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101111010001001010100000100
000000000000000000000000001101101111111001010001100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000001100111000000011101000100000000000000
000000000000000000000100000000011001000000000010000000
101000000000001000000000011000000001001100110000000000
100000000000001011000010000111001010110011000000000000
110000000000000000000110000000001110010000000100000000
110000000000000000000000000000011101000000000000000000
000000000000001111000000000101000001000001000100000000
000000000000000001000010001111101010000000100000000001
000000000000000000000110110001001110000000000100000000
000000000000000000000010100000010000001000000000000100
000010100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110111001011011101010100000000000
000000000000000000000111000101111000010000000000000000
000000000000010000000000000000000000000000000100000000
000000001010000001000000001111001101000000100000000000

.logic_tile 22 12
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001000000000000000001000
000000000000001000000110100101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000010111100001000000001000000000
000000000000000000000010000000001000000000000000000000
101000000000011000000000010111001000001100111100000000
100000000000000111000010000000001010110011000000000000
000000000000000000000110000011001000001100111100000000
000000000000000001000000000000101001110011000000000000
000010000000001001100000000101001001001100111100000000
000000000000000001000000000000101111110011000000000000
000000000000000000000011100101101000001100111100000000
000000000000000000000000000000001111110011000000000000
000000000001000101100110010101101001001100111100000000
000000000000100000000010100000001100110011000000000000
000000000000000001100111110111001001001100111100000000
000000000000000000000110100000101001110011000000000000
000000000000000000000000000011101001001100111100000000
000000000100001111000010010000101101110011000000000000

.logic_tile 2 13
000010000000000101000010100001000000000000000100000000
000000000000000000000111110000000000000001000001000100
101000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010100000000001000000100100000000
010000000000000000000010100000001000000000000000000100
000010000001010101000000000101000000000000000100000000
000000000110000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000100110000000
000000100100000000000000000000001001000000000000000100
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000100

.logic_tile 3 13
000000000000000111000111111111001011010111100000000000
000000000000001001000110000001111001000111010000000000
101000000000001001100000001101101110000110100000000000
100000000000001011100010010111001000001111110000000000
000000000000001001100010010000000000001100110100000000
000000000000000001000010011011001001110011000001000000
000000001111011001000000011000000000000000000100000110
000000000000000001100011111101000000000010000010100011
000000000000000101000011100011001100000110100000000000
000000000000001001000011100011011000001111110000000000
000000000000000000000000010011101011100000000000000000
000000000000000001000010000101101010000000000000000000
000000000000000001000000011111111000010111100000000000
000000000000000000100011000011101011001011100000000000
000000000000010000000000000101111000010111100000000000
000000000000000001000010001001001100001011100000000000

.logic_tile 4 13
000000000000000111100000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
101000000000001111100000000000000000000000001000000000
100000000000000001000000000000001100000000000000000000
000000000000000101000000000111001000001100111100000001
000001000000100000100010010000100000110011000010000010
000000000000001000000000000000001000001100110110000000
000000000000001011000000001011000000110011000010000010
000000000001000101100110000000011001001100110100000000
000000000000000000000000000000001000110011000010000010
000000000000000000000000000111111000010100010000000000
000000000100001001000000000011001011101001110000000000
000000000000001111000000011101101110110101010000000000
000000000000001011000010000001011110111000000000000000
110000000000000011100000000001001010000110100000000000
010000000000000000000000000111101000001111110000000000

.logic_tile 5 13
000000100000000000000010110011011010000001100000000000
000000000000001101000111101101101010000000010000000000
101000000000000000000010010000001010000010000110100001
100000000000000000000111100000000000000000000010000000
110000000000000001100110100101101010000100000000000000
010000000000000111000000000000000000001001000000000000
000000000000001001000111100001011011000110100000000000
000000000000000101000010110111101100001111110000000000
000000000000000000000111011001011011010111100000000000
000000000000000000000010001111111011001011100000000000
000000000000001001000000000001011100000100000010000001
000000000000001011000010110000011001000000000000100000
000000000000001101000000001000011000000000000000000000
000000000000000001100000000111010000000100000000000000
110000000000001001100010011001101111010000100000000000
010000000000000001100010001111101110000000010000000001

.ramb_tile 6 13
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000010100000000001000010000000000000
000000000001000000000010010000001000000000000000000100
000001000000001000000010100101101110100011110000000000
000010000000000111000000001111001101010001010001000000
000000000001010000000010000000000000000010000000000000
000000000000100000000100001001000000000000000000000100
000100000000000011100000000000001010000010000000000000
000000000000000000100000000000010000000000000000000100
000010000000000000000010000000000001000010000000000000
000001100000000000000100000000001110000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000010111100000000001000000000010000000000000
000000000000100000100011110000100000000000000000000100
000000000000000001000000001000000000000010000000000000
000000000000000001000000001001000000000000000000000000

.logic_tile 8 13
000000000001011101000111011001101000001001000000000000
000000001110100001000110000111010000001010000000000000
101010000000000101000000001001000001000000010000000000
100000000001000000100000000111101101000001110011100000
000000000000001011100000000011111110001001000100000000
000000000000001111100000000001100000001010000010000000
000001000000100001000000000000000000000010000000000001
000000100000010000100000000000001010000000000000000000
000010000000000000000000000000000000000010000000000000
000001000000000000000000000000001010000000000000000000
000000000001000101100011100000000001000010000000000000
000000000110100000100000000000001100000000000000000000
000000000000000000000000000001000000000010000000000000
000000001110000000000000000000000000000000000000000000
110001000000000101000000000101100000000010000000000000
100000100000000001100000000000000000000000000000000000

.logic_tile 9 13
000000000000010000000000010111101110001110000100000000
000000000000100000000010001001100000001001000010000000
101000000000000000000110000011011111000110000100000000
100000000000000000000010100000011110101001000010000000
110000000000000000000000001001101110010110000000000000
000000000000000000000000001011111111000110000000000000
000000000000000000000000010000011001000100000000100000
000000000000000111000010000000011010000000000000000010
000000000000001000000000000111011010001100000000000000
000000000000001111000010011111110000001000000000000000
000000001111010111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000111011101010111100000000000
000000000000000111000111111011001101000111010000000000
000000000000001111000111010111101100000000000000000000
000000000000000001000011110000010000001000000000000000

.logic_tile 10 13
000001001010001101000111100000001100000100000110000000
000000100000000101000110111011011010010100100000000000
101000000000000101000111000101111010011111110010000000
100000000000000000000100001001011011000111110000000000
110010000000000111000010000001101001010111100010000000
000000000000000000100010101111111111111111100000000000
000000000000000101000111001000000000000000100000100000
000000000000000000100100000011001011000000000000000000
000000001000000000000011110001011100000000000000000000
000000000000000000000011010000000000000001000000000000
000000000000000111000000001000000001000000000000000000
000010100000000000000000000001001100000010000000100010
000000000000000000000110000001011000011111110000000000
000000000000000000000100001001111011001011110000000010
000000000000000000000111000001000000000010000000000000
000000000000100000000100000000000000000000000000000001

.logic_tile 11 13
000000000000001000000011110101101001001100111000000000
000000000000000101000011000000001010110011000000010010
000000000000000000000000000001001001001100111000000000
000000000000000000000011100000101111110011000000100000
000000000000000011100000010001001001001100111000000000
000000000000010111100011110000101001110011000000000010
000000000000000111000111010011101000001100111000000000
000000000000010001100011010000101011110011000000000010
000000000000010000000000000101001000001100111000000000
000000100000001111000000000000001010110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000000000000010000000101111110011000000000010
000000000000000000000000000111101000001100111000000000
000000000000000000000011110000001100110011000000000010
000000000001001000000000000001001001001100111000000000
000010100000001101000010010000001011110011000000000100

.logic_tile 12 13
000000000000001000000000000101101001001100110000000000
000000000000001111000011110000101001110011000000110000
000000000000000000000000000000000000000010000000000000
000000000000000000000011100111000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011100000000010000000000000
000000001000000000000010110000000000000000000000000000
000000000000000000000000000111101110011111110000000000
000000000000001111000000001001011100000111110000000000
000000000000000000000111101000000000000010000000000000
000000000000000001000000001011000000000000000000000000
000000000000001000000000000000011110000010000000000000
000000001010001111000010000000010000000000000000000000
000000000000000000000011100001000000000010000000000000
000000000000000111000111100000000000000000000000000000

.logic_tile 13 13
000000000001000000000000011101001110000110000100000000
000000001110101101000011100111000000001101000010000000
101000000000000000000111110011001101010100000000000000
100000000000000000000010000000101110001000000000000000
110000000000000000000110001101001110000110000110000000
100000000000000001000011101001010000001101000000000010
000000000000001000000110000101000001000011000100000000
000000000000000111000000000101101101000011010010000000
000000000001010000000000010101000001000010100110000000
000000000000001101000011000111001100000001110000000010
000001000000001000000010101001001000000110000000000000
000010000000000001000000000111010000000010000000000000
000010000000001001100111011111111010000110000000000000
000001000000000001000110001101001111000001000000000000
000000000000000001100010000000011111000000000000000000
000000000000001001000100001101011001010000000000000000

.logic_tile 14 13
000000000000001000000010110101100000000000001000000000
000000000000000101000111100000101010000000000000010000
000000000000000000000011100001000000000000001000000000
000000000000000000000110110000001010000000000000000000
000000000000001101000110100111000001000000001000000000
000000000000000111100010110000101010000000000000000000
000000000000001111000000010001100000000000001000000000
000000000000001111100011110000101110000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000111000011010000101101000000000000000000
000000001010000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 15 13
000000000000000000000000000011001000001100111000000000
000000000001010000000000000000001100110011000000010000
000000000110000111100000000111101000001100111000000000
000000000000000000000000000000001110110011000001000000
000000000000000111000000000101101000001100111000000000
000000000000000000100000000000101111110011000000000000
000000000000001111000000010011101001001100111000000000
000000000000001111100011110000101010110011000000000000
000010100000000101000010100011001000001100111000000000
000001000000000101100100000000101110110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000010110000101000110011000000000000
000000000000000101000111000111001000001100111000000000
000000000000001111000110110000101010110011000000000000
000000000000000101000111000101101001001100110000000000
000000000000000000000111110000001111110011000000000000

.logic_tile 16 13
000000000000000000000000001000000000000010000000000000
000000000000000000000011101101000000000000000001000000
101000000100000000000000000000000000000010000000000000
100000000001010000000000001011000000000000000001000000
110010100000000000000000000000000000000000100100000000
100001000000000000000000000000001001000000000000000000
000000000000000000000010000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000001110000100000100000000
000000000000000001000000000000011100000000000000000000
000000000000100000000000000000001000000010000000000000
000000000000010111000000000000010000000000000010000000
000000000000000000000000010000011110000010000000000000
000000000000000000000010000000000000000000000010000000
000000001000001000000000000000011100000010000000000000
000000000000000001000000000000000000000000000001000000

.logic_tile 17 13
000000000000000001100111010000000000000010000010000000
000000000000000000000010000000001010000000000000000000
101000000000000000000000000101001000000100000100000000
100000000000000000000010110000110000000000000000000000
110000000000000011100011100000000000000000100100000000
100000000010000000000110000000001010000000000000000000
000001000000000000000000000000000001000010000000000000
000010000000000001000000000000001010000000000010000000
000000000001000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000001000000
000001000000000000000000000001100000000010000000000000
000010000000000000000000000000100000000000000001000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000010000000000000000000000000000
100000100001000011000011100000000000000000000000000000
110000000001000000000011100000011111000100000100000000
100000000000100000000000000000011001000000000000000000
000000000000000000000000000101000001000000000010100001
000000000000000000000011110000101011000001000000000010
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 19 13
000001000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000011111000000100010100000
000000000000000000000000000000001001000000000001100000
000000000000000000000000000000001010000010000010000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000010100000000101100000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000

.logic_tile 21 13
000000000000000111000010110111101111111001010000000100
000000000000000101000111100001101000010110100000000000
101001000001011011100010110000001011000000100000000000
100000000100000001000011000000011010000000000000000000
010000000001010011100010100101011001000010000000000000
010000000000100000000010100000111101000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010100101000000000000000000000000000000000000
000000000000000000000000010000001000010000000000000000
000000000000000000000010000000011010000000000000000000
000000000000000000000010010101011001101010100000000000
000000000000000000000010001111011101010001000000000000
000000001110000001100000011000011001000000000100000000
000000000000001111000010111111001101010100100000000000
000010100000000000000110011111001100000111000000000000
000000000000000000000010010001011000001111000000000000

.logic_tile 22 13
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000100000000000000111000000000000001000000000
100000000001010000000000000000101111000000000000000000
000000000000000000000000000111001000001100111000000001
000000000000000000000000000000101101110011000000000000
000000000000000000000000010000001001001100110010000000
000000000000000000000010001111001101110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000110010101101110001100110100000000
000000000000000000000110110000110000110011000000000100
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000001000000110010001101000001100111100000000
000000000000000001000110000000101000110011000000010000
101000000000000000000110000101001000001100111100000000
100000000000001101000100000000001010110011000000000000
000000000000001001100000000001001000001100111100000000
000000000000001001000000000000101001110011000000000000
000000000000000000000000000011001000001100111100000000
000000001010000000000000000000101101110011000000000000
000000010000000101000110000011001001001100111100000000
000000010000000000000010100000001100110011000000000000
000000010001001101000110010111101001001100111100000000
000000010000100001000010000000001100110011000000000000
000000010000000000000000000111101001001100111100000000
000000010000000000000000000000101101110011000000000000
000010010000000001100000000001101001001100111100000000
000000010000000000000010100000001101110011000000000000

.logic_tile 2 14
100000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000100
000000010000000000000000000000001001000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000

.logic_tile 3 14
000000000000001000000110001111001111000001000000100000
000000000010001101000000000011101111001001000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000101001000000001101101000010100000000000000
000000001001010111000000000001111111000100000000000000
000000000000000000000000011101011000010111100000000000
000000000000001001000010000101011100000111010000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000011000000000000000000000000000000
000000010000000000000010010000000001000000000000000000
000000010000000001000010000001001101000000100000000000
000000010000000000000110000000000001000000000000000000
000000010000000000000010000101001111000000100000000000

.logic_tile 4 14
000000000000000001100010101111101101000110100000000000
000000001000000111100010100001011110001111110000000000
101000000000001111100110001001001010000100000010000000
100000000000001011100011110101111000000000000000000110
110000000000000001100010101111001010000110100000000000
000000000010001111100011101101001101001111110000000000
000000000000000011100011101001011101010111100000000000
000000000000000101100111111101011000000111010000000000
000000010000001001000110110111011000100000000000000000
000000011000000001000010100011111111000000000000100000
000000010000000101000010011000011000010110100110000001
000000010000000000100010100011011100010000000000000000
000000010000000001100110010101101000111010100000000001
000001010010100001000010001001011010111111010000000000
000010010000001001000000001111011010000110100000000000
000001010000000011000000001011001011001111110000000000

.logic_tile 5 14
000000000000000000000000000111101100000001000000100001
000000000000000000000000000101011101000000000011000111
101000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110001000000000101000000000111101100000001000010100000
000010100000000000000000001011011010000000000011000010
000000000000000101000000010101001101000100000010000001
000000000000000111100010101011011110000000000011000111
000000010000000000000110010000011010010110100110000000
000000010000000001000110011111001100010000000010000000
000000010000000000000000000101101101010110100110000000
000000010000000000000000000000001001100000000010000000
000000010000001000000010100111101100000000000010000001
000000010000000011000100001011011010000000100000100110
000000110000001000000000000000000001000000000000000000
000001011010001001000000000111001011000010000000000000

.ramt_tile 6 14
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000100000001001100111100101000000000000001000000000
000000101110001111100100000000101011000000000000001000
000000000000001001100110000111001001001100111000000000
000000000000001001100100000000001001110011000010000000
000000000000100000000110010001001001001100111010000000
000000000000010000000111100000101011110011000000000000
000000000000000101000010110111101001001100111000000000
000000000000000101000010010000001000110011000010000000
000000010000011000000000000101101000001100111000000000
000000010000101111000000000000001100110011000010000000
000000010001000000000000000001101000001100111000000000
000000011000100000000000000000001000110011000000000000
000000010000000111100000000111101001001100111000000000
000000011110000000100000000000101010110011000010000000
000000010000000001000000000001001001001100111000000000
000000010010000000000010000000001011110011000010000000

.logic_tile 8 14
000000000001001101000000010001100001000000001000000000
000000000000001011000011010000101000000000000000000000
000001000110001000000111100011101000001100111000000000
000010100000000111000100000000101110110011000000000000
000010100001011000000000010111101001001100111000000000
000001000000100011000011100000101011110011000010000000
000000000110000111000011110101101001001100111000000000
000000000001010000000011000000001011110011000010000000
000000010000000000000000000111001000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010100000000000000010111101000001100111000000000
000010110000000000000010100000001000110011000000000000
000000010000010000000010110101001000001100111000000000
000000010000100001000010100000001111110011000000000000
000000010000000011000000000001001000001100111000000000
000000010000100000000011110000101011110011000000000000

.logic_tile 9 14
000010100110000001100000001111111010001000000000000000
000001000000000000000000000111010000001101000000000000
101000000000000011100000001000001101010100000000000000
100000000000000000100000000011001010010000100000000000
000000000000000101100000001001111100001101000011000000
000000000000000000000000001111010000000100000000000100
000000000001001001100110110101111101000100000000000000
000001001000000101000010100000111100101000010000000000
000010010000001000000000000011101110001101000000000000
000001010000000111000000000101010000000100000000000000
000000010000001111000110010011101111010000000100000000
000001010000000001000011100000011000101001000000000000
000000011100100000000010000001100001000001110000000000
000000010000010000000011111111001010000000100010100100
110000010000001111000010000000011111010000000100000000
100000010000000111000100000001011000010110000000000000

.logic_tile 10 14
000000000110000000000110101011000001000001110000000000
000000000000000000000010000011001000000000100000000000
101000000000001101100110100101001111010100000000000000
100000000000001011000000000000111101100000010011000000
000000000000100111100111110001101100001001000000000000
000000000000000000100111011001100000001010000000000000
000000000000100111000010000000001011010000000100000000
000000000000011101100100001001011101010010100000000000
000000010000000011100000000111101100001001000000000000
000000010000001111100000001111000000000101000010000000
000000011000000000000010001000011010000100000000000000
000010110000001101000000000101011100010100100000000000
000000010000001000000110000011011001010000100000000000
000000110000000001000000000000001010101000000000000001
110000110000000000000000000011001010011111110000000000
100000011110001011000000000111001011001011110010000000

.logic_tile 11 14
000000000000001001100000010011001001001100110000000000
000000000000001011000010110000101110110011000000010010
101000000100001011100000000000011110010000100010000000
100000000000001111100000001111011010010100000010000000
110000000000010111100000010001000000001100110000000000
000000000000101101000010001011001001110011000000000000
000000000000000000000000001001101110001000000000000000
000000000000000000000000000001000000001101000000000000
000010110000000000000010010001000000001100110000000000
000001010000000000000011100000001000110011000000000000
000000011000001000000011101000000000000000000100000000
000000010000000001000000001011000000000010000000000000
000001010000000111100111100001100000000001110000000000
000010010000000000100110001111001010000000100000000000
000000011010000001100111000011100001000001010000000000
000000010000000000000000001101001000000010010000000000

.logic_tile 12 14
000000000000000000000110100001111010010111110000000000
000000000000011001000011110001101010100111110000000000
101001000000000101100010100000001000010000000010000000
100010000000000000000100001011011011010110000001000100
000000000000000111100000001111011010100000010000000000
000000000000000000000011100111111110010100000000000001
000000000000000000000011110000001000010000100100000000
000000000000000001000111011101011001010100000000000000
000000010010000111000110000000001100000010000000000000
000000010000000000100000000000000000000000000000100000
000000010000000000000000010000011100000010000000000000
000000010000000000000011110000010000000000000000100000
000000010000000111000000010001100000000010000000000000
000000010000000000000011000000000000000000000000000000
110000010000000101100000000101100000000000010000000001
100000010000000000000000001111101101000001110000000000

.logic_tile 13 14
000000000000000001100000000000011111000000000000000000
000000001100000000000010011101001010000000100000000000
101000000000001001000111001111101001001111110000000000
100000000000001111100000001001111000001110100000000000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000001100001000000100000000000
000000010000000000000010010000001001000000000000000000
000001010010010000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000110000011111011011110100100000001
000000010000001111000000000001101110101001010000000010

.logic_tile 14 14
000000000001010000000010100000001000001100110100000000
000000000000100000000100001101000000110011000010010000
101000000001011111100111100101101111000011110100000000
100000000000101111100100001011001000100011110000000000
110000000000000000000010001011011101000011110100000000
100000000000000000000000000001111010010011110000000000
000000001010000101100110001101111100001111010100000000
000000000000000000000100001001001110001111000000000000
000000010000000011100111101011011111000011110100000000
000000010000000000100011110111111010010011110000100010
000000010000000101100110100101101101001111000100000000
000000010000001001000000001011011110101111000000100010
000000010000001101100010000011101101010110110100000000
000000010000000101000100001111011010010110100000000000
000000010000001001000000010000011010000110100000000000
000000010000000101000010101001011100000000000000000000

.logic_tile 15 14
000000000000000101100110100001101001001011100000000000
000000000000001001000010100001111000101111010000000000
000000000000000101000111100001011010010110000000000000
000000000000000101000010100101011000111111010000000000
000000000000000000000010110001111101010010100000000000
000000000000000101000010100001011011110111110000000000
000000001100001101100111111001001001010111110000000000
000000000000000101000010100011011001010001110000000000
000000010000000000000010000001101101000111010000000000
000000010000000000000000000001111010101011110000000000
000000010000000101000010101001001011010111110000000000
000000010000000000100100001101011001010001110000000000
000000010000000000000000001001111010011011100000000000
000000010000000000000000000111101000101011010000000000
000000110000000001000000001001011000000111010000000000
000001010000000000000000001001011011010111110000000000

.logic_tile 16 14
000000000000000000000010100111100000000010000000000000
000000000000000000000000000000100000000000000000000000
101000000000000000000000000011000000000010000000000000
100000000000001111000000000000100000000000000000000000
110000000000000011100110001111100000000000000100000000
100000000000000000100000000001000000000001000000000000
000000000000000000000000000001100001000000100100000000
000000000000000001000000000000001101000000000000000000
000000010000000000000000010000000000000000100100000000
000000010000000000000010000000001010000000000000000000
000000010000000000000110000000001010000010000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000001001000100000100000000
000000010000000000000000000000011000000000000000000000
000000010000101000000000011000000000000000000100000000
000000110001010001000010000101000000000010000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000010000000000010111000001000000000100000000
000000010000100000000010000000101001000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000001000000000010000011010001100110000000000
100000000000000111000011000000011010110011000000000000
110000000000000111100000011011101001111101010100000010
100000000000000001100010001001111101111111010000000000
000000000010000001100111000001101100000001010100000000
000000000000000000100100001011011000000010010010000000
000000010000000000000110010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000010010000000000000110000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000101011010000000100000000000
000010010000000000000000000000001011000001010000000000

.logic_tile 21 14
000000000000001000000000001000011001000000000000000000
000000000000000011000010010111001111000110100000000001
101000000000000101000000001000000001000010000000100000
100000000000000000000011100001001110000000000000000000
010000000000000000000000001011011011000111000000000000
010000000000000000000000001001011011001111000000000000
000000000000000101000010110001100001000010000000000000
000000000000000000000011010011101100000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000101100010001001011011000000110000000000
000000010000000000100000001011001110000000000000000000
000000010000000000000000000111111001000110000100000000
000000010000000000000000000000001111001001010000100000
000000010000000111000110000001100001000010010000000000
000000010000001111100000000011101011000011110000000000

.logic_tile 22 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000001001100010100000000001000000001000000000
100010000000000001000110100000001001000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000011100000010111001000001100111100000000
000000000000000000100010000000100000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000110000000001001001100111100000000
000100010100000000000000000000001000110011000000000000
000000010000000000000110010101101000001100111100000000
000000010000000000000010000000100000110011000000000000
010100010000000000000000001000001000001100110100000000
110000010000000000000000001011000000110011000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000010110001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000010000001000001100110100000000
000000000000000000000011100000000000110011000010010000
101000000000000000000110010101001001000010000000000000
100000000000000000000010001011111110000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000001011111110000010000000000000
000000000000000001000010000101011011000000000000000000
000000010000000001100110100111000000000010000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000111011001011111110000000000
000000010000000001000010000011111001111111110000000010
000000010000001101100110011101101110000010000000000000
000000010000000101000010101011111100000000000000000000
000000010000001101100110111111101110000010000000000000
000000010000000101000010101111001110000000000000000000

.logic_tile 2 15
000000000000000101000010110000001010000100000100000001
000000000000000000100111100000010000000000000000000000
101000000000000101000000000000000000000000000100000000
100000000000000000100010101001000000000010000000100000
010000000000000000000000001000000000000000000100000000
010000000000000000000010111001000000000010000000100000
000000000000000000000010100000000001000000100100000000
000000000000000000000110110000001000000000000000100000
000000010000000000000000000000000001000000100110000000
000000010000000000000000000000001101000000000000000100
000000010000000000000000000101100000000000000110000000
000000010000000000000010100000100000000001000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000000000000001000000000010
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000110

.logic_tile 3 15
000000000001000111100000011001111110010111100000000000
000000000000000000000010111101011001001011100000000000
101000000000001111100010110000000001000000100100000000
100000000000001101000111100000001001000000000001100100
010000000000000000000111111101111011010111100000000000
110000000000000000000110000111011000001011100000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000010010000000000000110100111101101100000000000000000
000000010000000000000000001101101101000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000110001001101110010111100000000000
000000010000001001100011110111101000000111010000000000

.logic_tile 4 15
000000100000000011100110010001011111111000000000000000
000000000000000000000111110101011001111100000000000000
000000000000000000000111010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000001101000011110001000000000001000000000000
000000000000101001000110011111100000000000000000000000
000000100000001001000000010111101101000000000000000000
000000001000001111000011101111001110000000010000000000
000000010001001000000000000101001010000110100000000000
000001010000000001000000001101011001001111110000000000
000000010000000000000000001001111011010111100000000000
000000010000100000000000001001001010000111010000000000
000000010000000000000010010000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000010110001001001100000001111001010010111100000000000
000001011100000001000010001101101000001011100000000000

.logic_tile 5 15
000000000001000000000111000000011110000010000000000000
000000000000000000000100000000000000000000000010000000
101000000000001011100111110000011100000010000000000000
100000000000000111000111000000000000000000000010000000
110000000000000001000010100001000000000010000010000000
000001000000000101000000000000100000000000000000000000
000000000001100011100010110101011011010111100000000000
000000000000000000100011100101101001000111010000000000
000000010001000000000110000000000000000010000000000000
000000010000000000000000000101000000000000000010000000
000000010000001001000000001101100000000000000000000000
000010110100001101000000001111101101000000100000000000
000000110000000000000000001001111011010111100000000000
000000010000001101000000001001011000000111010000000000
000000010000000001000000011101111110101111010100000001
000000010000000111000010000011101110111111010000000000

.ramb_tile 6 15
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 7 15
000000000000000111100000000101001000001100111000000000
000000000000000000000000000000101100110011000010010000
000000000000011000000011110111101000001100111000000000
000000000000001011000111010000101110110011000000000000
000000000000001000000000010111101000001100111000000000
000000000000001011000011110000001101110011000010000000
000000000001001000000010000111101000001100111010000000
000010100000100011000000000000001010110011000000000000
000000010000000000000000000001001001001100111000000000
000000010000001111000011110000001000110011000010000000
000000011000001000000000000101101001001100111000000000
000000010100001111000000000000101010110011000010000000
000000010000001000000000000111001001001100111000000000
000000010000000111000010100000101001110011000000000000
000000010000000001000010100011101001001100111000000000
000000110000001111000000000000001001110011000010000000

.logic_tile 8 15
000000000000000111000111000001001001001100111000000000
000000000000000000000010110000001110110011000000010000
000000001100001111000010110111001001001100111000000000
000000000000001111000111010000001001110011000000000000
000000000000001111100000010111001000001100111000000000
000000000000000111000011110000001010110011000000000000
000000000000000000000011100011001001001100111000000000
000010100001010000000100000000001000110011000000000000
000000010001100001000000000011001001001100111000000000
000000011001010001000000000000001000110011000000000000
000000011010000000000000000101101000001100111000000000
000010111100000000000000000000101010110011000001000000
000000010000001111000000000001001000001100111000000000
000000010000101011100000000000101001110011000000000000
000000011010000111000000000001101000001100111000000000
000000010001000000100000000000101011110011000000000000

.logic_tile 9 15
000000000000000111100000010001001010001000000000000000
000000000000000101100010100011000000001110000000000000
101000000000000111000110100000001011010000000000000000
100000000000000111100000000111001010010010100000000000
000000000000001111100110100111100000000000010000000000
000000000000010101100011100101101011000001110000000000
000000001000001000000110001101100000000001010010000000
000010100000000101000000000001101011000001100000100000
000000010000000000000010101011001010001001000100000000
000000010010001111000100000001110000000101000000000000
000000010000000000000000010001001011000000100000000000
000000010000000000000011100000101110101000010000000000
000000010110001000000000000000011001010000100000000000
000000010000000111000000000101011101010100000000000000
110000011100000000000000010001000001000000010110000000
100010110000001111000011111101001000000001110000000000

.logic_tile 10 15
000000000000001111000000010001000001000001010100000000
000000001010000101000010100001001010000010010010000000
101000000000100101100110010101101100001101000010100000
100000000000010000000010100001000000000100000011100000
000000000000000101100010001000011110010000100100000000
000000000000000111000100000101011001010100000000000000
000000000000100111000000001101100001000001110100000000
000000000000010000000011100011001000000000100010000000
000010110000001000000000001101100001000001010100000000
000000010000000001000000001001101010000010010000000000
000000010010001111000000001101111100001101000010000000
000000010000000001100000001101000000000100000001100000
000000010000000000000000000001100001000001010000000000
000000010000000000000000001101101010000001100011100010
110000010110000000000000000101001010000100000100000000
100000010000000000000010010000101010101000010010000000

.logic_tile 11 15
000000000111000001100110111101011000001101000100000000
000000000001110000000010001101110000001000000000000000
101010100000000000000010111101111110001000000100000000
100001000000000000000011011101100000001110000000000000
000000000000000111000000001111101100001000000100000000
000000000000000111100011101101000000001101000000000000
000000000000000000000010000111111010000000100010000000
000000000000000000000010100000011000101000010001100000
000000010000000001000000000101001110001000000000000000
000000010000000000100010000101010000001110000000000000
000000010000000000000010000001011010001001000010100000
000000010000000000000000000011110000000101000001000000
000000010000000000000000011000001000010100000010100000
000000010000000000000011101101011101010000100001100000
110000010000001001000000001001100000000000010000000001
100000010000000001100000001011101000000001110000000000

.logic_tile 12 15
000000000100001000000000010000000001000010000100000000
000000000000010101000011110000001000000000000000000100
101000000000000001100111001101111010111000000000000000
100000000000001111100100001001101011100000000000000001
010011100000000111000011100111111000001001000000000000
010000000000000000100111110101110000001010000000100000
000000000100100001100111100000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000010000100000000000000000011000010000000000000000
000000010000001111000000001101011000010010100000000010
000000010000000000000000011011101111101000010000000000
000000010000000000000011100001111001000100000000000010
000000010000000000000111000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000001000000000011011111000100000000000000
000000010000000000000011110000001001101000010000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110010000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000110000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000011111111111001011110100100100001
000000000000000000000011110111101101010110100000000000
101000000000000111000111101011111110001111000100000000
100000000000000000000100000101101111011111000000000010
110000000000000000000110011111111100010110100100100001
100000000000000000000110011011001111110110100000000000
000000000000001000000000000011101001010000000000000000
000000000000001111000000000000111100000000000000000000
000000010000001000000000000001011101011110100100000000
000000010000000101000000000011101101101001010000100010
000000010110000001100000001011101011000011110100000000
000000010000000000100010100011111001010011110000100010
000000010000001000000011110000000000000000000000000000
000000010000000111000010100000000000000000000000000000
000000010000001001100000010011111110001111000100000000
000000010000000101100010100111101011011111000000100010

.logic_tile 15 15
000000000000000101100000010101111100011111100000000000
000000000000000000000011111001011101101110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000010001011101011111100000000000
000000000000000101000010101001011011101110000000000000
000000000000001011100111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010001000000000000000101011100011110100000000000
000000010000100000000010000101111001101110010000000000
000000011000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011101011001011100000000000
000000010000000000000000001001101010101111010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000001100000000001001111010000100100100000
000000000000000000100000000000001111101000010000000000
101000000000000001000110000101011000101101010100000000
100000000000001001100000000011101011101111010000100000
110000000000000101000110010101011111000100000000000000
100000000000000001000110010101111000010100100000000000
000000101010000001100000000111101101000000000000000000
000001000000000000000000000000101100100000000000000000
000000010000000001100000011001101011000001010000000000
000000010000000001000010000101011000000010010000000000
000000010010001001000000001011101010111101010100000100
000000010000000001000000000011011010111001010000000000
000000010000001000000000000001111100110001110100000000
000000010000000001000000000011101101110000110000000001
000000010000000000000110010101000000000000000000000000
000000010110000000000010000000101010000001000000000000

.logic_tile 21 15
000000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100101000000000111001011000111000000000000
100000000000010000000000000101011000000011000000000000
110000000000001001100010100000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000101100000000001010100000000
000000010000000000000000001001001000000010110000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001011000010100100000001
000000010000000000000000000001001101010010100000000000

.logic_tile 22 15
000000000000000000000000010001100001000001000000100000
000000000000000000000011100101001000000000000011100100
101000000000000101000010101011100001000000000000000000
100000000000000101000010101001001011000001000000000000
010000000001000001100010101101111001000010000000000000
010000000000000000000010101001011000000000000000000000
000000000000001011100110000011011100010000100010000000
000000000000000011000010100000111110101000010000000000
000000010000000000000000010101011011000000000000000000
000000010000000000000010001101101011100000000000000000
000000010000001000000000011001101010000000000000000000
000000010001010001000010000001000000001100000001000000
000000011110001000000000001101011000000000000000000000
000000010000000001000000001101101011000000100000000000
010000010000000000000000000101100000000010000100000000
110000010000000000000000000000100000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000011100001001010110000110000001000
000000010000000000000000000000110000110000110010000000
000000000000001111100111100101101110110000110000001000
000000000000001111000000000000010000110000110010000000
000000000000000111000000010111001100110000110000001000
000000000000000000000011110000010000110000110010000000
000000010000000111000111000111011100110000110000001000
000000000000000000000100000000000000110000110010000000
000000000000000111000110100011111000110000110000001000
000000000000000000100000000000110000110000110010000000
000000000000000000000011100111111010110000110000001000
000000000000001111000100000000010000110000110010000000
000000000000001111100011100001101100110000110000001001
000000000000000111000000000000000000110000110000000000
000000000000000111000000000001101010110000110000001001
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 16
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000000000000000101100000000000000100000000
001000000000000111000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000010000000000110000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000001000100001000000000010000011100000100000100000000
000010000000010001000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000001000000000001100000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 3 16
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000100000000000000000000000000000000000000000100000000
000010000000000000000000001011000000000010000000000000

.logic_tile 4 16
000000000000101000000000001001101111000001000000000000
000000000001001111000000001111111101000001010000000000
000000000000010000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000011010010000000000000000
000000001000000000000010000000011100000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000010000000000000000000000000000000
000000101100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000011101001001100010111100000000000
000000001000000111000000000111011011001011100000000000

.logic_tile 5 16
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000001
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001000000011101001001000001100110000000000
000000000000001111000100001101100000110011000000010000
000000000000001000000000010000000000000000000000000000
000000000001010111000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000001001110000000000000000000
000000000001000000000000000000010000001000000010000011
000000000000000001000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000011101101010000100010000000
000000000000000000000010011101101111100000110000000000
000001000000000000000110000001111000010111100000000000
000010000000000000000000001111101101000111010000000000

.logic_tile 8 16
000000000110001000000000001000001001001100110000000000
000000000000000101000011101001001010110011000000010000
101000000000000000000000010111001010001000000000000000
100000000000000000000011101101000000001101000000000000
000000000000000101000000000000011011000100000000000000
000000000000000000000011101111001011010100100001100110
000000001010001011100010000001001100001000000000000000
000000000000000001100010101101000000001101000000000000
000000000000001001100000001111100000000000010110000000
000000000000100001000000001101101111000001110000000000
000000000000000000000000010101100000000000010110000000
000000000010000000000010010011101110000010110000000000
000001000000000001100011100000011011010000100000000000
000000101000000001100000001001011101010100000000000000
110000000000000001100000010101111110010100000000000000
100000000000000000000010000000101110100000010000100101

.logic_tile 9 16
000000000000000000000110010001101000101111110110000000
000010100000001111000010101111111000001111110000000000
101000000000001001100110110001011100000000000000000000
100000000000000111000010000000100000001000000000000000
110000000000001001100010000011001010010111100000000000
000000000000001011000000001101001100000111010000000000
000001000000000001100110110101101011000001000000000000
000010100000000000100010011111001111000010100000000000
000000000000001111000110101101011001010100000000000000
000000000000000101100000001001001011001000000000000000
000000001010001000000000010111111000000110100000000000
000000000000000011000011000111001101001111110000000000
000000100000001000000111010000011011010000000000000000
000000000000000101000010000000011101000000000000000000
000000000000000011100000010000001001010000000000000000
000000000001000000000011110000011111000000000000000000

.logic_tile 10 16
000000000000000000000111000000001010000000100000000000
000000000001001001000010100001001001010100100011000000
101000000100000001100000010000001000010000000000100000
100000000000000000100010010111011011010110000000000000
110000000000001101000000010000000000000000000000000000
000000000100001011000011110000000000000000000000000000
000000000000001101000110100000001111010000100010100001
000000000000000101000011100101011110010100000001000000
000000000000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000110001101111000000000000000000000
000000000001010000000000001011111001000110100000000000
000000100001000011100011101101111010110111110100000000
000000000000100001100100000111101010101011110000000010
000000000000001001100000001101101110010111100000000000
000000000000001001000000000001001100001011100000000000

.logic_tile 11 16
000000000000010000000000000000011000010000100000000000
000000000000000000000000000101001111010100000000000010
101000000100000111100000001001100000000000000100000000
100000000000000000100011101011100000000010001000000010
000010000000000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000111101010010000000000100000
000000000000010000000000000000001011100001010000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000001000000000000011000000000000000000100000000
000000000000000000000011101111000000000010000000000000
101000000000000000000000000101001000001101000000000000
100000000000000000000000001111010000000100000000000001
000000000000000111100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000001000000000011100000000111000000000000000100000000
000010100000000000100000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000011100000011110001100110100000000
000000000000100000000011110011010000110011000000000000
000000001100000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 13 16
000000000000001000000000010101100000000000001000000000
000000000000000101000010000000101000000000000000000000
101000000000001001100000000101001000001100111100000000
100000000000000001000000000000001111110011000000000000
000000000000000001100110110111101000001100111100000000
000000000000000000000010100000001001110011000000000000
000000001110000000000110010111001000001100111100000000
000000000000000000000010100000101011110011000000000000
000000000001110000000000000111001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000110000101100000000111001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000101101100110010111101000001100111100000000
000000000000000101000010100000101011110011000000000000
000000000000001000000000010101101001001100111100000000
000000000000000101000010000000101100110011000000000000

.logic_tile 14 16
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000100000000001000000000000
101000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000110000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000010100000010000000000000000011110000100000100000000
000000000000001001000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000

.logic_tile 15 16
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000110000001
000000000000000000000000000000001001000000000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000001000000000000000010100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
101000000000000001100111001000000000000000100000000001
100000000000000000000000001001001001000010100000100101
010000000001000000000010000111001101100000000000000000
110000000000000000000000001011011110000000000000000000
000000000000000011100000000000000001000000100000100001
000000000000000000000000001001001001000000000000100101
000000000000001000000110110000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000000000000000000000000010000000001000010000100000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000001101000001001000000000000
000000000000000101000000000011110000000101000001000000
010000000000001101100110101111111101100000000000000000
110000000000000101000000000111111000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001110000000000000001000
101000000000000101100110000000000001000000001000000000
100000000000000000000000000000001000000000000000000000
010010100000000000000011100111001000001100111100000000
110001000000000000000000000000100000110011000000000000
000000000000000111100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000011100110010111101000001100111100000000
000000000000000000100010000000100000110011000000000000
010000000000001001100000010000001001001100111100000000
110000000000000001000010000000001001110011000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000000111000110110000101101000000000000000000
000000000001000000000000000001101000001100111000000000
000000000000100000000000000000101101110011000000000000
000010100000000000000111100101101001001100111000000001
000001000000000001000100000000101101110011000000000000
000000000000000000000010001001101000001100110000000000
000000000000000000000010000001100000110011000000000000
000000000000000000000010001001111100100001000000000100
000000000100000001000000000101101101111011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 21 16
000010000000000000000011100101101101110100000000000000
000001000000000000000010111111111001111100000000000000
101000000000000101000110000000000001000000000000000001
100000000000000000000011111011001111000010000000000000
010000000000000111100111100001111000001000000010000000
110000000100000000000000000101100000001101000000000000
000000000000000000000000000001000001000010100000000000
000000000000000000000010111001101100000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110100011111111000100000000000000
000000000000000101000000000000001101000000000000000000
000000000000000001000110000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000101100000000000001110000100000100000000
000000000000000000000010000000000000000000000000000000

.logic_tile 22 16
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000101100001000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000011101101101000001100110000000000
110000001100000000000000001111000000110011000000000000
000000000000101001100000001111100000001100110000000000
000000000000000001000000001011100000110011000000000000
000000000000000000000000010111001110101000010100000000
000000000000000000000010101111101101111000100000000000
000000000000000000000110011111011010100001110100000000
000000000000000000000010001011101110111000010000000000
000000000000001000000111110011100001001100110000000000
000000000000001111000110000000101111110011000000000000
000000000000000000000010000011101110111001010100000000
000000000000000000000010000111111001110000000000000000

.logic_tile 23 16
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001101100110100000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001000000010000000000
000000000000000000000000001001001000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001111011001000000000010000000
000000000000000000000000000001101001100000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000111111000110000110000001000
000000010000000000000000000000000000110000110010000000
101000000000000111000000000111001100110000110000001000
100000000000000000000000000000000000110000110010000000
000000000000001111000010000101011010110000110000001000
000000000000001111000010000000010000110000110010000000
000000010000001000000000010111111100110000110000001000
000000000000001011000011110000000000110000110010000000
000000000000000000000000000101111100110000110000001000
000000000000000001000010000000000000110000110010000000
000000000000000111000000000101001010110000110000001000
000000000000001111100000000000100000110000110010000000
000000000000001001000000000101001110110000110000001001
000000000000000111000000000000100000110000110000000000
000000000000000001000011100011011110110000110000001001
000000000000000001000100000000110000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000111000000001100110110000000
000000000000000000000000000000101101110011000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000110100001000001000000001000000000
000000000000000000000000000000101101000000000000000000
101000000000000001100000010111001000001100111100000001
100000000000000000000010000000001110110011000010000000
010000000000000000000110010101001001001100111100000001
000000000000000000000010000000101100110011000010000000
000010100001000000000000000101001000001100111100000000
000000000000000000000000000000101101110011000010100000
000000000000001000000111010111101000001100111110000000
000000000000001011000111110000001100110011000010000000
000000000000001000000110010111001001001100111110000000
000001000010100011000011100000101000110011000010000000
000000000000001001100111000111101001001100111100000000
000000000000001111000000000000101001110011000010000010
000000100000001000000000010011001001001100111110000000
000000001000000001000011110000101101110011000000000010

.logic_tile 5 17
000001000000000000000000010000000001000000001000000000
000000000000000000000011100000001101000000000000001000
101000000000000000000000010101000000000000001000000000
100000000000000000000010000000100000000000000000000000
010000000000000000000010100111001000001100111110000001
010000000000000000000100000000100000110011000000000100
000000000000000001100000000111001000001100111110000001
000000000000000000000000000000100000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000101
000000000000000000000110000101101000001100111100000001
000000000000000000000010000000000000110011000000000001
000000000010000000000110010000001001001100111100000001
000000000000010000000010000000001001110011000000000001
000000000000001000000000000000001001001100110100000001
000000000000000001000000000000001101110011000000000001

.ramb_tile 6 17
000000000000000111000010001001100000000000
000000010000000000000110001011000000000000
101000000000000011100000000011100000000000
100000000000100000100010010011000000000000
010000001110000001000011100101100000000000
010000000000000000100000000101100000000000
000000000001000111100111010101000000000000
000000000010001001000111111001100000000000
000000000000000011100000001111000000000000
000000100000000000100010011001000000000000
000000000000000000000000001101100000000000
000000000000000001000010010101000000100000
000000000000000000000000010001000000000000
000000000000000001000011011011000000000000
110000000000010001000000000101100000000000
110000000000000000000000001111100000000000

.logic_tile 7 17
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001111000000000010000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001110000000000000000000
000000000110000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110100000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000101000010100000011110000010000000000000
000000100000000000100110110000000000000000000000000000
000000000000000101000000000000011010000010000000000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000011100000000010000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000001101000100000000001100000000000000000000

.logic_tile 8 17
000000000000001111100111110001000000000000001000000000
000000000000000101100110100000101000000000000000001000
101000000001000000000000000101101001001100111100000000
100000000000001111000011110000001110110011000000000000
000000001000101101100110110101101001001100111100000000
000000000000010111000011100000101000110011000000000000
000000000000001111000110110001101001001100111100000000
000000000000000101100010100000101010110011000000000000
000000100000000000000000000101001000001100111100000000
000000100001000000000000000000001011110011000000000000
000000000000000000000000000001001000001100111100000000
000000000000000000000000000000101011110011000000000000
000000001000000000000000000001001001001100111100000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000101111000011110000001111110011000000000000

.logic_tile 9 17
000000000000000000000000010101011010001001000000000000
000000000000000000000010100101100000000101000000000000
101000000000001000000000001000000000000000000100000001
100000000000000101000000001101000000000010000000000010
000000000001010101100110110111100001001100110100000000
000000000000000000000010000011101111110011000000000000
000000000000000101100000000101111001010010100000000000
000000000000000001000010000000001010000001000000000000
000000000000000000000000000000011011000110100000000000
000000000000001111000000001101001000000100000000000000
000000000000000000000111100101001001010010100000000000
000000000000000000000100000000111010000001000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000001001011000100000000000000
000000000000000000000011110000101010101000010000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000010100000000001100000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000010000111100000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000
000010000000000000000010100000011000000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000010000000000000
000000000000000111000000000001000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000001001100010100101101000001100111100000000
000000000000000101000100000000101100110011000000010000
101000000000000000000000010001001000001100111100000000
100000000000000000000010100000001000110011000000000000
000000000000000000000000010111001001001100111100000000
000000000000000000000010100000101001110011000000000000
000000000000000101100010100111001000001100111100000000
000000000000001101000110110000101011110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001001100110010101101001001100111100000000
000000000000000001000010000000101100110011000000000000
000000000000000000000110010001001001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000001100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000110001111011101100000000000000000
100000000000000000000000001011011110000000000000000000
000000000000100101000110000000000000000000000000000000
000000000001010000100010110000000000000000000000000000
000000000000000111000010100001001011011100000100000000
000000000000000000100000000001111001111100001000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100110110111001111100000000000000000
000000000000000101000010101111101110000000000000000000
010000000000001101100000010101011011100000000000000000
110000000000000101000010001101011111000000000000000000

.logic_tile 17 17
000000000000000000000000010101001000001100111100000000
000000000000000000000011110000000000110011000000010000
101000000000000000000000010101001000001100111100000000
100000000000001111000010000000000000110011000000000000
010000001110001001100110010101001000001100111100000000
010000000000000001000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000110000111101000001100111100000000
010000000000000000000000000000100000110011000000000000

.logic_tile 18 17
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011001010100000000000001
000000000000000000000000000000011001100000010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000001000000000010011000001000000001000000000
000000000000000001000011100000001011000000000000000000
000000000000000000000111100101101001001100111000000000
000000000000000000000110100000101110110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000101000011100000101100110011000001000000
000000000000000111000000000111101001001100110000000000
000000000000000111000000000000001001110011000000000000
000000000000000000000000001111011000001101000000000000
000000000000000000000000000101000000000100000000000100
000000000000000001000000010000000000000010000000000000
000000000000000000100010000011001011000000100000000000
000000000000000111000000000111000000000000010000000000
000000000000000111000000001111001011000010110000000100

.logic_tile 21 17
000000000000001000000000001000001011010110100100000000
000000000000000111000000000101001111010110000000000000
101000000000001001100010010001011001010000000000000000
100000000000000001100111101111001100000000000000000000
110000000000000001100010000011100000000001000000000000
110000000000010101000000000111100000000000000000000000
000000000000000101000010011001111100001100000000000000
000000000000000000100011100111110000001000000000000000
000000000000000001000000000111101100010111100000000000
000001000000000111000000001101101100110111110000000000
000000000000000111000010010101111100001001000010000000
000000000000000111000111000111100000001010000000000000
000000000000001001000011111001100000000010000000000000
000000000000000001100010000111100000000000000000000000
000010000100001101100111001011101011100001010000000000
000000000000000101000111110001101011000001010000000000

.logic_tile 22 17
000001000100001001100000010000011000000000100000000000
000000000000001111000010000000001001000000000000000000
000000000010000001100000001111101010000000100000000000
000000000000000000000000000001101100100000010000000000
000000100000000111000000000101101011110111110000000000
000001001100001111100010001111011110101111110000000000
000000000000000000000000000011101100000010100000000000
000000000000000001000010000000011000100001010000000001
000000000000000101100000010111011101000000100000000000
000000000000000000000011000111001101000000000000000000
000000000000001101100000011000000001000000000000000100
000000000000000101000010001111001011000000100000000000
000010100001011001000111101101001010000111100000000000
000000000000100101100010100111011010011111010000000000
000000000000000001000010010001000000000000000000000000
000000000000000000100110100000001111000000010000000000

.logic_tile 23 17
000000000101010101000000001111000000000000010000000000
000000000000000000100010111101101001000000000001000000
000000000000000000000000000101001000110111110000000000
000000000000000000000000000001011111010111110000000000
000000000000000111000111101000011101000010000000000000
000000001010000000100000001111001100000000000000000000
000001000000000101000011110111111101000000010000000000
000000000000000000000110001011101101010100010001000000
000010100010000001000110101111101101000001000000000000
000000000000000000000000000011111110001001000000000000
000001000000001001100110000101100001000000010000000000
000000100000001001100000000011001011000000000000000000
000000000000000000000000010000011110000000000000000000
000000000000010000000010000101001011000100000000000011
000000000001010001100110010101001000001000000010000000
000000000000001001000111000001010000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000001000000000000
000000000000000000000011111101100000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001001
000000000000000000000000000000000000110000110010000001

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011000001000000100000000010
000001000000001111000000000000001010000000000010000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000001100000010011101000001100111100000000
000000000000000000000010000000001100110011000011010000
101000000000000000000110010111101000001100111100000000
100001000010000000000010000000101000110011000011000000
010000000000100000000000000011001000001100111100000000
000000000001010000000000000000001001110011000010000001
000000100000001001100000000011101000001100111110000000
000000001000000001000000000000101101110011000000000000
000000000000001011100110010101101000001100111110000000
000000000000000001100011110000001110110011000000000000
000000000000000011100000010101101000001100111100000000
000001000010000000000011000000001111110011000010000001
000000000000000011100000010111101001001100111100000000
000000000000000000000011010000101001110011000010000000
000000000000000000000111010011001001001100111110000000
000000000000000000000011110000101001110011000010000000

.logic_tile 5 18
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000001000000111100101000000000010000000000000
110000000000001001000100000000000000000000000010000000
000000000000001000000010010000000000000010000100000000
000000000000000001000010010000001101000000000001100000
000001000000100000000110000111100001000000000010000100
000000100001010000000000000000101011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000010000000
000000000000000000000000001001100000000001000000000000
000000000100000000000011110101100000000000000010000000

.ramt_tile 6 18
000010100001010000000111111001100000000000
000001100000100000000111101111000000000000
101000000000000111100000001101100000000000
100000000000000000100000001111000000000000
010000000000000000000110101011100000000000
010001001110000000000000000111100000000000
000000000000000111100111101011000000000000
000000000110000000000000000111000000000000
000010100000000000000111100011100000000000
000001001000000111000000001111000000000000
000010100001000111000111000101100000000000
000000000000001001100100001111100000000000
000000000000000111000110010001000000000000
000000000000000000000110011101100000000100
110011100000001001100110010111000000000000
010011001100001001100110011011000000000000

.logic_tile 7 18
000000000000000000000000000000001110000010000000000000
000000001101010000000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000111010000000011100000011110000010000000000000
110010000000100111000100000000000000000000000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000000001100000000000000000000
000001000000000001100000000000000000000010000000000000
000010000000000000100000000000001111000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000001000000000110010000000000000000000000000000
000000000000001000000000000101100000001100110100000110
000000000100001001000000000101100000110011000011100000

.logic_tile 8 18
000000000000000000000110110011101000001100111100000000
000000100000001111000011100000001000110011000000010000
101000000000001000000000010101101001001100111100000000
100000000000000101000011110000001010110011000000000000
000000000110101111100111110101101001001100111100000000
000000100000010101100110100000101011110011000000000000
000000000000000111000011110001101000001100111100000000
000000000000001111100110010000101011110011000000000001
000000000110000111100000000111001001001100111100000000
000000000000000000100000000000001000110011000000000001
000001000000000001100000000001001000001100111100000000
000010000000000000100000000000101010110011000000000010
000000001000000000000000000001001000001100111110000000
000000000000001111000000000000101010110011000000000001
000000000000000000000000000101001000001100111100000001
000000000000000000000000000000101100110011000000000010

.logic_tile 9 18
000000000000000101100110101101000000000011100000000000
000000000000000000000000000111001010000010000000000000
000000000001000000000000011111111100000010000000000000
000000000000100000000010001011010000001011000000000000
000000000000001101100000010001001011000110100000000000
000000000000000101000010100000011110000000010010000000
000000000000000000000010100111100000000011100000000000
000000001100000101000000001101001001000001000000000000
000000000000000000000000001111111011000000100000000000
000000000000000000000000001001101111100000110000000100
000000000000000001100110011111111011001001000000000000
000000000000000000100110011111111010101000000000000000
000000000000000000000000001011100001000010100000000000
000000000000000000000000001011001110000010010000000000
000000000000000001000011100111100001000010000000000000
000000000000000000100111100101001101000011010000000010

.logic_tile 10 18
000000000000000101100110111011011010101101110000000000
000000000000000000000011101101001010101110110000000000
000000000000000000000000000001000000000001110000000000
000000000000000000000000000001101101000000100000000000
000000000001001001000110000101101100100010110010000000
000000000000100101000000000101001011111111110000000000
000000000000000000000110000000001001000100000000000000
000000000000000001000000000111011100000110100000000000
000000000000000001100110000000001000000100000000000000
000000000000000000000100001111011001010100100000000000
000001000110000001100000000101001001000001000000000000
000000000000000000100000001011011100101001000000000000
000000000000001000000010100001001010001000000000000000
000000000000001001000100001001000000001101000000000000
000000101010000000000000000000001000010000000000000000
000000000000000000000000000101011001010010100000000000

.logic_tile 11 18
000000000000000000000000011101111011111101110000000000
000000000100000000000011101001101000101010110000000000
101000000000001000000000001001111001001000010000000000
100000000000000101000011111111011010001000100000000000
010000000000000000000000001101111111000010000000000000
010000001000000000000000000001011001100010010000000000
000000000000000101100110111001111011000001110000000000
000000000000001111000010100101101011000000000000000000
000000000000000000000000001000000000000010000100000000
000010000000000000000000000011000000000000000010000000
000000001110001000000000000000000000000000000000000000
000000000010010001000000000000000000000000000000000000
000000000000000000000000001101111111000010000000000000
000000000000100000000000001101001001100010010000000000
000000000000000000000000001001111011000000000000000000
000000000000001101000010110101111110111000100000000000

.logic_tile 12 18
000000000000000101100000011111000000000001000000000000
000000000000001101000010100011101001000011000000000000
101000000000000101000000001001001010000010000100100000
100000000000001101100000000011011000010111100000000000
110000000000001000000110100000000000000000000000000000
010000000000000001000010110000000000000000000000000000
000000000000000000000110101011111001001011100110000001
000000000000000000000000000011001101000001010000000000
000000000000000000000000000011101010000110100110000000
000000000000000000000010000000011000000001010000100000
000000000000000001000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000100000000001000000000011101011000010100100000000
000001000000000000000010110000001000001001000000100000
000000000001011000000000001101101111001100000100000000
000000000000101111000000000111101000001110100000100000

.logic_tile 13 18
000001000000000000000000000000001000001100110110000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000000000001100110100000000
100000000000000000000000001101001100110011000001000000
000000000000010000000000001111111101100000000000000000
000000000000001111000010000111011101000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000001011001100000000000011100000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000000011100110110011001110100000000000000000
000000000000000111100010101111011100000000000000000000
000010000000000011100110110101000000000000000100000000
000000000110000000000010100000000000000001000000000000
000000000000001101100000000011100000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 14 18
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000100000000000000000000001000000001000000000
100000000000000000000000000000001100000000000000000000
000000000000000101100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000001100001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000010100000000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000000000
000000000000000111100000000111101000001100111100000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000110000001100110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000001000000000000011101100100000000000000000
100000000000001011000000001011011100000000000000000000
010000000000000000000000001011111011100000000000000000
010000000000000000000000001011101110000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100110111101100000001100110100000000
000000000000000000000010100001000000110011000000100010
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001000000000010101001000001100111100000000
100000000000001011000010000000000000110011000000000000
010000000000000001100111000000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
010000000000000001100000000101101000001100110100000000
010000000000000000000000000000100000110011000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000001111000000000000000000000000000000000000
000000000000001111000000000101001111000000100000000000
101000000000000000000000000111001010111000010100000000
100000000000000000000000000001101111010010110000000000
010000000000000001100111100101111011010000100010000000
110000000000000000000100000000011111101000000000000000
000000000000000011100111010111011010000010000100000000
000000000000001001100011000000100000000000000000000000
000000000000000001100000000111001101010000000000000000
000000000000000001000000001111001100000000000010000000
000000000000001000000000001001011010001000000000000000
000000000000000011000000000101010000001101000010000000
000000000000001101100110000101100000000001110000000000
000000000000001011000010000011001110000000100010000000
000000000000000000000110100101100001000000100000000000
000000001100000001000000000000001110000000000010000000

.logic_tile 21 18
000000000000001101100010100111011001101001000000000000
000000000000000101000010010001011100001001000000000000
101000000000001111100110010111101111111111110100000000
100000000000000101000110001001011100111110110000000000
110000000000101111000010110001011000000110000000000000
010000000000000111100110001001011011000001000000000000
000000000000000111000010100011111001101001000000000000
000000000000001101100000001101111110101001010000000000
000000000000001000000111101111011001010111100000000000
000000000000000001000010010001101111001011100000000000
000000000000001111000000000101001100000010000000000000
000000000000000001000010000000001101000001010000000000
000000000000001000000110001000000001000000000000000001
000000000000000011000011101111001000000000100000000000
000000000000000101100011101101111010111111110100000000
000000000000001001000100000101101010111011110000000000

.logic_tile 22 18
000000000000000001000110000001101110001000000000000000
000000000000000101100010101101010000001001000000000000
101000000000000101000010100011101101001111110000000000
100000000000000000100010110001001011000110100000000000
110000000000001000000010101011001001100001010000000000
010000000000000001000110110101111110010110100000000000
000000000000000111000000010000001001000100000000000000
000000000000000000000010011101011001000000000000000000
000000000000001000000010111111111101111111110100000000
000000000000000111000011011011101111111110110001000000
000000000000001101100011100101001110000010000000000000
000000000100001011000010110111110000000011000000000000
000000000000000001100110111101011100000010100000000000
000000000000000001000011001001011000100001010000000000
000000000000000011100110010111011010010100000000000000
000000000000000000000010000000001010001000000000000000

.logic_tile 23 18
000000000000000000000110010101011101000000000000000000
000010000000000000000111100000111111001001010001000000
000010100000001000000010100000000000000010000000000001
000000000000000001000000001011001110000000000000000000
000000000000000001100000010000011111000000100000000000
000000000000001111000011100000011101000000000000000000
000000000000000000000010100001111010100001010000000000
000000000000000000000100001101011001010110100000000000
000001000000000101000011101011001010010111100000000000
000010000000000111000000000111001010000111010000000000
000000001100001101100110111001001111100001010000000000
000000100000000101000011010011101001101001010000000000
000000000010001101100000001000001011010100000000000000
000000000000001011000000001111011100000100000000100000
000000000000100011100110011101101101000000000000000000
000000000001010000000011001001101100000000010000000000

.logic_tile 24 18
000000000000000101000111101000000000000000000000000000
000000000000001101100000001011001010000000100000000000
000001000000000000000000000111011000000110000000000000
000000000000000000000010110101111110001000000000000000
000000000000000101000010101101111010000000000000000000
000000000000001101100000000101101000000100000001000000
000000000000000001100000010000001010000000000000000000
000000000000001101000010001001000000000100000000000000
000000000000000000000000000101101110000000000000000000
000000000000000000000000001111001011000001000000000000
000000000000000000000000010111011111111111100000000000
000000000000000000000010011111001110011111110000000000
000000000000001011100110001001000001000000000000000000
000000000000010001100011101001001101000000010000000000
000000000000001011100000001001101110000110000000000000
000000000000001011100010111111111110000001010000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000001000000000000011101000001100111110000001
000000000000000001000000000000001000110011000000010000
101000000000000000000000000111101000001100111100000001
100000000000000000000000000000101100110011000010000000
010000000000100000000110010101001000001100111100000001
000000000000000000000010000000101110110011000010000000
000000000000001001100110010101001001001100111100000000
000000000000000001000010000000101111110011000010100000
000000000000001001100000000101101000001100111110000000
000000000000001011000000000000001100110011000010000000
000000000000000011100000010101101000001100111110000000
000000000000000000000011110000001111110011000010000000
000000000000000011100000010101101001001100111100000000
000000000000000000100011010000101101110011000010000010
000000000000001000000111010101101001001100111100000000
000000000000000111000011000000101110110011000010100000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000100001111000111101001100000000000
000000010000001111100100001011000000000000
101000000000000011100011100011100000000000
100001000000100111100100000001000000000000
110000000000000001000000000001000000000000
110000000000000000000000000101100000000000
000000000000000001000000000111100000000000
000000000000000001000000001011000000000000
000000000100000000000010001111100000000000
000000000000000000000010001111100000000000
000000100001000000000000001001000000000000
000001000000100001000010000101000000100000
000010100000000000000010000111000000000000
000000001010000000000010001011100000000000
010000000000000111000011101001100000000000
110000001010000000100110001001000000100000

.logic_tile 7 19
000000001000000000000000000000000000000010000000000000
000000001010000000000000000000001111000000000000000000
101000000000000000000011100000001100000010000000000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000010101000000000010000000000000
000000000100000000000010100000100000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
000011000000110000000000001000000000000010000000000000
000010000000010000000010111111000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000100001101100000001111001001000000000010000000
000000000001000101000010100011100000000010000000000000
000000000110100000100110000000000000000000000000000000
110000000001010000000010100000001110000010000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 8 19
000000000110001111000110100101101001001100111100000000
000000000001010101100011110000001010110011000000010010
101000000000001111000110110011101001001100111100000000
100000000000000111100010100000001000110011000000000010
000000000000101101100111110101001001001100111100000000
000000000000010111000111010000101001110011000000000001
000000000001001111100000000001001000001100111100000000
000000000000100101100000000000101001110011000000000000
000000000000000000000000000101001000001100111100000000
000001000001000000000000000000001000110011000000000000
000000001100001000000000000101001000001100111100000000
000000000000000101000000000000001000110011000000000001
000000000000000000000000010001101001001100111110000000
000000001110000000000010100000101000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000101111110011000000000001

.logic_tile 9 19
000000100000001000000010000101100001000000010000000000
000001000000000101000100001111101011000001110000000010
000000000000010000000000000001001010000111000000000000
000000000000000000000011111001000000000010000000000000
000000000000000101100110110000011100000010000000000000
000000000000000000000010100000000000000000000000000000
000010000000001000000010101111101100000110000000000000
000000001010001011000010100111000000000101000000000000
000001000000000000000000000101100000000010000000000000
000010000000001001000000000000000000000000000000000000
000000000000000001000111100000000001000010000000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000111000000000001000010000000000000
000000000000000000000100000000001001000000000000000000
000000000000001001100000000101001100000110000000000000
000000000000101001100000001101100000000101000000000000

.logic_tile 10 19
000000000000000101100000010101111001000100100000000000
000000000000000101000011110101001100001000100000000000
101000000000000111000111100101111000001001000000000000
100000000000001111100100000001100000001010000000000000
010000000000001001100110101011011001010101000000000000
010000000000000101000000000011101101000010000000000000
000000000001001000000110100001111010001101000000000000
000000001000100001000000000111010000000100000000000000
000000000000001000000110000000011101010000000000000000
000000000000000001000000001101011000010110000000000000
000000000000000000000010111111111100000000100000000100
000000000000001001000110000001001010010100000000000000
000000000000000000000000000001011101000100000000000000
000000001000001101000000000000011000101000010000000000
000010100000000001100000001001001101011111100100000000
000000000000000101100000001001001110101110000000000010

.logic_tile 11 19
000000000000000101000110101111111000000010000000000000
000000000000000101110010110001001010101010000000000000
101000000000001111100110011111111000000111010000000000
100000000000000101000010100001011001000000000000000000
010000000000000101100111111001011100001101000000000000
110000000000000000000110100111110000001000000000000000
000000100000000000000000001000011100000110100100100000
000001000000000000000000001111001111000000100000000000
000000000000010001100010110001101010010110000100000000
000000000000000000000111101011111000111111100000000010
000000000000000000000010100101000001000001010000000000
000100000000000101000100001011001110000010010000000000
000000000000000111000000010001001100000001000000000000
000000001100100000100011100111000000000011000000000000
000000000000001111000000010001001110001001000000000000
000000000000001011000010000001100000000101000000000000

.logic_tile 12 19
000000000000000101000000010000011100000100000000000000
000000000000000000100010101001001010010100100000000000
101000000000000101100010001101100000000010100100100000
100000001100000000000100001001001010000011010001000000
110000000001000001000010100001001010111011110000000000
110000000000100001000100000101001101100011110000000000
000000000000000001100110100000011010000110100110100000
000000000000000000000000000101011111000110000000000000
000000000001010000000000010001011100001000000000000000
000000000100000000000011000101000000001101000000000000
000001000000000101000110011101000001000000010000000000
000010100000000000100010011111001000000010110000000000
000000000000000000000010010011101010000110000100000000
000000000110000000000011011101100000001010000000000010
000000000000000000000000000011101011010100100000000000
000000000000000000000010110000101000000000000000000000

.logic_tile 13 19
000010100000010000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000001100000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000110000000000000000000001011111111100000000000000000
000100000100000000000010101011101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110110001101001100000000000000000
000000000000000000000010101101111000000000000010000000
000010000000001101100110110111001110100000000000000000
000000000000000101000010101111011110000000000000000000
000000001110001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101001000000000000000110000000001000001100111100000000
100010000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000001000001000000000000000001000001100111100000000
000000000001010001000000000000001101110011000000000000
000000000000001001100110010101101000001100111100000000
000000000000000001000010000000000000110011000000000000
000001000000000000000000000111101000001100111100000000
000000100000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010101000000000101100000000000000000000000
110000000000100000100000000101000000000001000011000000
000000000000001000000000001101000001000000010000000000
000000000000001101000000000101001111000010110000000000
000000000000000000000110100011001111100000000000000000
000000000000000101000000000011111110000000000000000000
000000000000000001100000011000000000000010000100000000
000000000000000000000010100011000000000000000000000000
000000000000000000000110010000011010010100100010000001
000000000000000000000010100000001010000000000000100100
110000000000001101100110111011111111100000000000000000
000000000000000101000011000011111110000000000000000000

.logic_tile 16 19
000000001110000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
101000000000000000000000010101100000000000001000000000
100000000000000000000010000000000000000000000000000000
110001000000000000000000010101001000001100111100000000
010000100000000000000010000000100000110011000000000000
000000000000000101100110000000001000001100111100000000
000000001110000000000000000000001001110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000111000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000000000000000000000001101101010101001010100000000
100000000000000000000000001011111011110110100010000010
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000100000000000000111100000000000000100000000
000000000001010000000000000000000000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000011010000100000100000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000000000011111100000011001111001000100000010100001
100000000000000101100010100011011011000000000000000001
000000000000000001100110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001110000001100000000001111000000010000000000000
000000000000000000000011100000010000000000000010000001
000000000000000000000000000000000001000010000010000001
000000000000000000000000000101001101000000000010000100
000000000000000001100000010000000001000000100110000000
000000000000000000000010000000001000000000000010000001
000010000000000000000000001101111101000000000010000101
000000000000000000000000000001101001000010000000000011
000001000000000000000000001101011010000000010000000000
000010100000000000000000001101101011000000000000000010

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 20 19
000010000000000111000111000000001010000100000010000000
000001000000000001000011101001001110010100100000000000
000000000000000111000110000101111100000000000000000000
000000000000100111000000000000110000001000000000000000
000000000000001000000000010000000000000000000000000000
000000001100000111000011110000000000000000000000000000
000010100001000000000011101001000001000010100000000000
000000000000100101000000001001001010000001000000000000
000000000000000001100000001011001010000110000000000000
000000000000000000000000000011010000000010000000000000
000010000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000001001000111000111001000010000000000000100
000000000000000101000000000000011110101001000000000000
000000000100000000000000000111011001000000000000000000
000000000000000000000000000001101000000000100000000000

.logic_tile 21 19
000000000000001001100111101011101100111111110100000000
000000000000000111000111101101101110111011110000000000
101000000000001001100000001001011110000111000000000000
100000000000100101000010110111110000000011000000000000
110000000000000101100110110011111011100000000000000000
010000000000001101000010001101001001000000000000000000
000000000000000000000110000000000001000000000000000000
000000000000000101000000001001001111000000100000000010
000000100000000101100000011111001010011110100000000000
000001001100010001000011000111011010011111100000000000
000000000000000101100011100111011000000100000000000000
000000001010000000000011110000110000000000000000000000
000010100000000111000110001001011001001001010000000000
000000000000000011100010001011001000010110100000000000
000000000000000001000111000001001100001011100000000000
000000000000001111100010100101001111010110100000000000

.logic_tile 22 19
000000000010010001100000000111111101111111110100000000
000000000000000000100010101001011011110111110001000000
101000000000000101000010000101001100010110100000000000
100000000000001001100110111011001111010111100000000000
110000100000000111000010011000000001000000000000000000
110001000000000000100010011001001110000000100000000000
000000100000000001000110000001100000000000000000000000
000000000000001001000000000000001000000001000000000000
000000000001010000000110011111011011000110100000000000
000000000000000101000010001011101110001111110000000000
000000000000000101100010000111111100111110000000000000
000001000000000000000010101101011111111111000000000000
000000000000100000000111010001111111010000000000000000
000000000000010000000010100000011010100000010000000000
000000000000001101000000011101001101101001000000000000
000000000000000101000010100011111001101001010000000000

.logic_tile 23 19
000000000000001000000000000101100000000000000000100000
000000000000001001000010110011100000000010000000000000
000000000100001011100010000001011000111000000000000000
000000000000000111100100000111001111111100000000000000
000000100001010001100010110101111001000000000000000000
000001000000001101000110001101011011000010000000000000
000000001110000101000010111111011111010111100000100000
000000000000001101100111111111001110001011100000000000
000001000000000001000010000001111100000110000000000000
000010100000000111100110111001001010001110000000000000
000001000000000101100000000111100000000010000000000000
000010100000000000000000001011001010000011000000000000
000000000000001101000000010111100000000000000000000000
000000000000000011100010100000001110000000010000000000
000000000000001101000000000101101100000110000000000000
000000000000000011000010100011011011000001000000000000

.logic_tile 24 19
000000000000100000000110000000001111010000000000000000
000000000000000000000000000000011010000000000000000000
101000000000000111000010110111101110000010000000000000
100000000000000000000110000000110000000000000000100101
010000000000001001100111100111101000000100000000000000
110000000000000001000111110000110000000000000000000000
000000000000000101000110001111101111010000000000000000
000000000000000000100000000111111101000000000000000000
000000000000000000000000000001101001000010100000000000
000000000000000000000000000111111101000010000000000000
000001000000000000000111000101111100000011000000000000
000000000000000111000010001001101010001011000000000000
000000000000000001100010110000000001000010000100000000
000000000110000000100110010000001001000000000000000000
000000000000000000000010101001101010000111110000000000
000000000000001101000110110001101011001111110000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000001100110011000011010000
101000000000001000000110010111001001001100111110000000
100000000000000001000010000000001101110011000010000000
010000000000001000000000000111001001001100111100000000
000000000000000001000000000000101100110011000010000001
000000000000000000000000000111001001001100111110000000
000000000000000000000000000000101111110011000010000000
000000000000001011100111010011001001001100111100000100
000000000000000011000011110000001000110011000010000000
000000000000001000000111000111101000001100111100000000
000000000000000011000000000000001101110011000010000001
000001000000101001100110010111001001001100111100000000
000010100001001111000010000000001001110011000010000000
000000000000000001100000010011001001001100111110000000
000000000110000000000011000000101001110011000000000000

.logic_tile 5 20
000001000000001000000000000000000000000010000000000000
000010100000001001000000000000001000000000000001000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000010000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001010001001000010010000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000001000000000000000000000001011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000010100000001000000000010011000000000000
000001000000000111000011011001000000100000
101010100000000111100000010101000000000000
100000001010000000000011000101100000000000
110000001010001111100111111011100000000000
010000000000001011100111111001100000000000
000000000000001111100000001111100000000000
000000000110000011100000000101000000000000
000000000000101111100111110011000000000000
000000100001011011000011010001100000000000
000010000000000000000111000101100000000000
000000000000000001000100001101000000000000
000000100000000000000000000001100000000000
000000000000000000000000000011000000100000
110000000000000011100000001101000000000000
010000000110000000100010001111000000000000

.logic_tile 7 20
000000000000000000000000000000000000000010000000000000
000000001100000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010001100110000000000000000000000000000000
000010100110100000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 20
000000000110011111100011100001001001001100111100000000
000000000001110111100111110000101001110011000000010000
101000000000000001100000010111101000001100111100000000
100000000000000000100010010000101011110011000000000000
000001000000001111000110110001101001001100111100000000
000010000000000101100011000000001011110011000000000000
000000000000001000000011100001001001001100111100000000
000000000000001111000100000000101101110011000000000000
000000000110000000000000000101001000001100111100000000
000000000001000000000000000000001000110011000000000000
000000000000000000000111100101001000001100111100000000
000000000000000000000011110000001111110011000010000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010010000001011110011000001000000
000000000000000000000111100011101000001100111100000000
000000000000000000000100000000101000110011000010000000

.logic_tile 9 20
000000000000000000000000001111100001000010000000000000
000000001100000000000000000111001100000011010000000000
000000000000001101100000001001100001000011100000000000
000000000000000101000000000111001000000010000000000000
000000000000001101100110110111101010000010100000000000
000000000001010101000010100000001010001001000000000000
000000100000000111000111000111011101000110100000000000
000001000000000000000000000000101110000000010000000001
000000000000000000000000000111101010000010000000000000
000000000000000000000000001101010000001011000000000000
000000000000001000000000001000011111000110000000000000
000000000000001001000000000111011111000010100000000000
000010000000000000000110001111100000000010000000000000
000000000000000000000100000001001011000011010000000000
000000000000000001100110011101111010000111000000000000
000000000000000101100110010111010000000010000000000000

.logic_tile 10 20
000010000000001101100000011000001011010100000000000000
000001000000001111000010000111011000010000100000000000
000000000000001000000000000111101000001101000000000000
000000000000000101000000001011010000000100000000000000
000000000100001000000000010000011011000110100000000000
000000000100000101000010100001001101000100000000000000
000000000000000101100000000111111010001000000000000000
000000000000001101000000000101000000001110000000000000
000000000000000000000010101001000001000001010000000000
000000000000100000000100000001001110000010010000000000
000000000000000000000000011001000000000010000000000000
000000000000000000000011100101001111000011100000000000
000000000000000000000000011001000000000000010000000000
000000000000000000000011100111001001000001110000000000
000000000000000001000000000111111010010100000000000000
000000000000000000000000000000001011100000010000000000

.logic_tile 11 20
000000000000000101100110000011000001000000010000000000
000000000000000101000000000111101001000001110000000000
000000000100001000000110110111011001010100000000000000
000000000000000101000010100000001001100000010000000000
000010100000001101100110100101100000000001010000000000
000000000000000101000000000101001110000001100010000000
000000000000000000000000000111001010010000100000000000
000000000000001101000000000000011010101000000000000000
000000001110001000000010100001001110000000100000000000
000000001010000001000100000000111100101000010010000000
000000000000000000000000000001101110001001000000000000
000010000000000000000000000001000000001010000000000000
000000000000000011100000011000001010010000000000000000
000000000000000000000011101001001110010110000000000000
000000000110000000000000000001000000000000100000000000
000000000000000000000000001001001111000010100000000000

.logic_tile 12 20
000000000000000111100111001111101000010110000100000000
000000000000001101100010000001111110011001000001000011
101000000000001111100110101011000000000001010000000000
100000000000000001100000000111001110000001100000000000
010000100001001000000000001000001011010000100000000000
010001000000100101000010110011001011010100000000000000
000000000000000000000010110000011101010000000000000000
000000000000001101000110101111001011010010100000000000
000000000000000000000000011001001010001101000000000000
000000000000001101000010000011010000001000000000000000
000000000000000000000000001001001110000110000110000000
000000000000001001000000000001000000000111000000100010
000000100000000001000000000101100000000011010100000001
000001000000001111100010110111001101000001010000100010
000000000000000000000000001111001100000111000100000000
000000000000001101000010111001010000000001000000100000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000000001100000010000001000001100111100000000
100000100000000000000010000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000001010000000000000101101000001100111100000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
000000001110000001000000000000001001110011000000000000
000000000000000000000110000111101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 15 20
000010100000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001101000110101011101100010000110100000000
100000000000000101100000000101111100110000111000000000
000000000000001101100000001001101011100000000000000000
000000000000000101000010111101011111000000000000000000
000000000000000101100010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001110000001100000010101001000100000000010000000
000000000000000101000010000101011001000000000000000000
000000000000001101100110111101111001100000000010000000
000000000000000101000010001101001001000000000000000000
000000000000000101100110110111111101100000000000000000
000000000000000000000010100111111100000000000000000000
110000000000000000000110011111001100100000000000000000
000000000000000000000010100011101111000000000000000000

.logic_tile 16 20
000000000000001001100110010000001000001100111100000000
000000000000000001000011110000001000110011000000010000
101000000000011001100000000000001000001100111100000000
100000000000100001000000000000001000110011000000000000
010000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 17 20
000000000000010000000110000000000001000000001000000000
000000000000110000000011110000001110000000000000001000
101000000000001000000000000101000000000000001000000000
100000000000000001000000000000100000000000000000000000
010001000000000000000011110101001000001100111100000000
010000000000000000000110000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000010100000000000000000000000001001001100111100000000
000001000000000000000000000000001000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000101100000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.logic_tile 18 20
000000000000100000000000010001111011100000000000000000
000000000000000000000010100011111010000000000000000000
101001000000000000000110100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000010101011010100000000000000000
000000000000001101000011001001101011000000000000000000
000000000000000000000000001111100000001100110110000000
000000000000000000000000000111000000110011000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000001010111100011111001001001000000000000000000
000000000000000000000111100101011001000100000000000000
000000000000001000000011110111101110010000000000000000
000000000000001111000111010000101110100001010000000001
000000000000000111100000011111111111001001010000000001
000000000010101101100011111011011011101001010000000000
000000000000011111000110011011101101000011100000000001
000000000000101011100011101001001100000011110000000000
000000000001001111100000001000000001000000000000000000
000000000000000001000000000001001010000010000000000000
000000000000000001000000011011100000000000010000000000
000000000000000001000010000111101010000010100000000000
000000000000000001000000001101101011101111110000000000
000001000010000011000000001001011010010110110000000000
000000000001010000000110100001001011010111100000000000
000000000000001111000010100011101011000111010000000000

.logic_tile 21 20
000010100000000101000010101001001011000000000000000000
000000000010000000000000000001011001100000000000000000
101000000000001101100111111111111010000010100000100000
100000000000000101000010001111101111000000100000000000
010001000001001000000011111001001101000000000000000000
110000001010001111000111101001111011010000000000000000
000000000000001001100011100000011100010000000000000000
000000000000000111000000000000011100000000000000000000
000000100000000101100010110001101010111110000000000000
000001001000000101000010101011101100111101010000100000
000010100000001011100000011111011111110000110000000000
000001000000000101100010100111101100110000010000000000
000010100000000011100110010001101010011111110000000000
000000000000000000100010001011101100011101010000000000
000000000000001111000110111111011101101011110100000000
000000000000000001100011000001001010011111110000000000

.logic_tile 22 20
000000000000000000000110000101100001000000000000000000
000000000000001101000000000000001110000000010000000000
000000000000000000000000000000000001000000000000100000
000000000000000000000000001011001110000000100000000000
000000000000000000000000000111100001000000100010100000
000000000000000000000000001111101111000000000000000010
000000001100000001100000001111000000000000100000000000
000000000000000101000000000011001100000000110000000000
000000000000000101100010101001001110000010100000000000
000000000000000000000010100011101101000111010000000000
000000000000001101000010101001000000000000000000000000
000000000000001011000000000111000000000001000000000000
000000000000001101000110100000011111000000000000000000
000001000110000001000000001111011111000000100001100000
000000000000001111000110111111111011101001010000000000
000000000000000101000010101011001010101001000000000000

.logic_tile 23 20
000010000000000101100000000000000001000000000000000001
000000000000000000000010110101001110000000100011100000
101000000000000000000000000001111110000010100000000000
100000000000001101000000000001011011000010000001000000
000000000000000001100010110000011100010000000010100000
000000000000000000100110100000001001000000000001000000
000001000110101000000110001011001110001101000100100000
000010000001000001000000000111111100001000000001000000
000000000000000011100110110101111110010000000110000000
000000000000000000000010100111001011001001010001100010
000000001110001001100000010101000001000000000000000000
000000000000000101000010000000101010000001000000100000
000000000000000011100110001011011111010000000100000000
000000000000000000000000001011001100010010100001100010
000000000000001101000110101111011010010100000100000000
000000000000001011000000000111011101010000100001100000

.logic_tile 24 20
000000000000000000000110100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000101000000110100001100000000000001000000000
000000000001000101000000000000000000000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000010100101101000001100110000000000
000000000000000000000100000000100000110011000000000000
000000000100000000000000000000011001000100000000000000
000000000000000000000000001011001011000000000011000000
000000000000000000000000000001011000000000000000000000
000000000000000000000000000000110000000001000010100000
000000001000000000000000000101101011000000000000000000
000000000000000000000000001011111011000010000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000100000000110000111001000001100111100000001
000000000001000000000000000000001110110011000010010000
101000000000000001100000000111001000001100111110000001
100000000000000000000000000000001100110011000000000000
010000000000000000000000000111001000001100111100000000
000000000000000000000000000000101110110011000010100000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000001001110011000010100000
000000000000000001100000000111101000001100111110000000
000000000000000000000000000000001110110011000000000000
000000100000000000000110000111001001001100111110000000
000001000000000000000000000000001000110011000010000000
000000000000001111100000010111101000001100111110000000
000000000000000001100010000000101110110011000010000000
000000000000001000000000010111001001001100111100000000
000000000000000001000010000000001101110011000010000010

.logic_tile 5 21
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001000000000000010000000000000
000000000000000000000000000011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000010100000000001000010000000000000
000000000000000000000010100000001111000000000010000000

.ramb_tile 6 21
000000000000000000000010001001100000000000
000000010000000000000110001011000000000000
101000000000001011100000000011100000000000
100001000000101111100010010011000000000000
110000000000000000000000000101100000000000
110000000000000000000000001011100000000000
000000000000000111100111010001100000000000
000000000000001001000111111001000000000000
000000000000000011100000001111100000000000
000000000001010000000010011001100000000000
000000000000000000000111001101100000000000
000000000110000001000010010101000000000000
000000000000000000000010000111000000000000
000000000000000000000110001001100000000000
110000100000000001000000001101100000000000
110000000000000000000010001011100000000000

.logic_tile 7 21
000000001000000000000000000000011110000010000000000000
000000000110000000000000000000000000000000000000000000
000000000001001000000000000000000000000010000000000000
000000000000100101000000000111000000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000000000110110000001011000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000110000101000000000000000000000010000000000000
000000000001011101100000001011000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 8 21
000000000110001111000111100011001000001100111100000000
000010100001010101100000000000101011110011000000010000
101000000000001101100110110101101000001100111100000000
100000000000000111000010100000101001110011000000000000
000001000000000101100011100101001001001100111100000000
000010000000001111000111110000001111110011000010000000
000000000001000000000111110001001000001100111100000000
000000000000100000000111110000001011110011000010000000
000000000000001000000111100001101000001100111100000000
000000000000000111000100000000001100110011000010000000
000000000000000000000000000001101000001100111100000000
000000000010000000000000000000101000110011000010000000
000000000000000000000000000001101001001100111110000000
000000000001010000000000000000101000110011000000000000
000000000000010000000111100101001001001100111100000000
000000000000000000000100000000001011110011000010100000

.logic_tile 9 21
000000000000000001100000011001101110000111000000000000
000000000000000000000010100011100000000010000000000000
000000000000001000000011100011100000000011100000000000
000000000000001111000000000011001111000001000000000000
000000000000001101100000010101011011000110100000000000
000000000000000101000011000000101100000000010000000100
000000000000001000000000000000001011000110100000000000
000000000000000011000000000101001110000000100000000000
000000000000001001100000000111100000000010000000000000
000000000000000001100000001001001010000011010000000000
000000000000001000000110000011011000010000000000000100
000000000000000101000100000000001000100001010000000000
000000000001001000000000010000000000000000000000000000
000001000000001001000010010000000000000000000000000000
000000000000001000000000001000011100000110100000000000
000000000000000101000000001011001010000100000000000000

.logic_tile 10 21
000000000000000000000111100111111010000110100000000000
000010100000000000000100000000101100001000000000000001
000000000000001101000000000101111000010000000000000000
000000000000000101000000000000101001101001000010000000
000000000000000101100110100001101001000000100000000000
000000000000000000000000000000011101101000010000000100
000000000000001000000110101101000000000001010000000000
000000000000000001000000001011101001000001100000000000
000000000000001000000000000000000001001100110000000000
000000000000000111000000000000001111110011000000100000
000000000001010000000110011101100000000001010000000000
000000000000101111000010010001101001000010010000000000
000000000000000000000000001001000000000001110000000000
000000000110000000000000001011101010000000100000000000
000000000000000000000010001011100001000010100000000000
000000000000000000000011111111001010000010010000000000

.logic_tile 11 21
000000000000000101000110101000011010000000100000000000
000000000000000000100000000011011111010100100000000000
000000000000001111100110001111000001000001110000000000
000000000000000101000000001101101001000000010000000000
000000000000000000000011100001011010000000100010000000
000000100000000000000100000000101110101000010000000000
000000000000001000000110100001101011000110000000000000
000000000000001011000010000000011000000001010000000000
000000000000000000000000000101111001010000100000000000
000000000110100000000000000000111011101000000000000000
000000000000000111100111100111111001000000000000000000
000000000000001101100100000000001011000001000000000000
000010000000000001100110001001011011101101010000000000
000000000000000000000000000001011110011101010000000000
000000000000000011100000001000011001000110100000000000
000000000000000000000000000011001101000100000000000000

.logic_tile 12 21
000000000000000101100000000000011101000110000000000000
000000000000001101000011100001011000000100000000000000
101000000000000101100000011001101100001000000000100000
100000000000001101000010100101110000001101000000000000
010000000000001000000010100101011010000000100000000000
010000000100000101000010110000001101101000010000000000
000000000000001101000010110001011010000011000000000000
000000000000001011100110100011000000000010000000000010
000000100000000111100000000101111001001001000000000000
000000000000001101000010110001001011010100000000000000
000000000000000000000110001001001110100010110000000000
000000000000000000000000001101001111010110110000100000
000000000000000111000000010101011110000110000100000000
000000000000000000000010001101100000000111000001000010
000000000000000000000000001011000000000000010000000000
000010100000001001000000000101001000000001110000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000110000011001111100000000000000000
010000000000000000000000000111111100000000000000000000
000000000000000000000000000000001011001100110100100000
000000000000000000000000000000011000110011000000000010
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110111101011101100000000000000000
000000000001000101000010100011111101000000000000000000
000000001110000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000110000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
010000000000001000000111100000001000001100111100000000
110000000000000001000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000010100000001000000110000111101000001100111100000000
000001000000000001000000000000000000110011000000000000
000000000000100000000110000111101000001100111100000000
000000000001010000000000000000100000110011000000000000
110000000000000001100000011000001000001100110100000000
000000000000000000000010001011000000110011000000000000

.logic_tile 17 21
000000000000000000000000000101001000001100111100000000
000000000000000000000011100000000000110011000000010000
101000000000001000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
010000000000001001100110000000001000001100111100000000
010000000000000001000000000000001101110011000000000000
000000000000000001100110000101001000001100111100000000
000010100000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 18 21
000000000000000001100000000101101010100000000000000000
000000000000000000000011111101011010000000000000000000
101000000000000000000110100111111000111000010110000000
100000000000000101000010110001011101100001110001100111
010000000000000101100110110000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000001101100110010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010001101001111100000000010000000
000000000010001101000000000001001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000001011011011100000000000000000
000000000000000000000000001101001001000000000000000000

.ramb_tile 19 21
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 20 21
000000000000000111100000010000011000000000100000000000
000000000010000000100011110000001110000000000000000000
000000000000000111000110000101001010110111110000000000
000000000000000000100000000101101110110001110000000000
000000000000001111000011110101011011000000000000000000
000001000000000111100111100000111010100000000000000000
000000000000000011100000000011001110010100000000000001
000000000000000000100011110000011111001000000000000000
000000100000001001000000000001000000001100110000000000
000000000000000001000000001101000000110011000000000000
000000000000000000000000000001001110000100000010000000
000000000000001001000000000000110000000000000000000000
000000000000000001100010010111111001010000000000000000
000000000000000111000010100000011100101001000000000100
000000000000001000000000000000000000001100110000000000
000000000000000001000000000001001100110011000000000000

.logic_tile 21 21
000000100001010101100110011011101001010110100000000000
000000001110000000000010101011111010000100000000100000
000000000000001000000000010111011001100010110000000000
000000000000000001000010011101111011101001110000000000
000000000000000001100000011111101100100000000000000000
000000000100000000100010010001111110000000000000000000
000000000000001001100000010111001001000000010000000000
000000000000001111000011100001011111000000000000000000
000000000000000000000110100111001010000110000000000000
000000000010001001000000000101010000001011000000000010
000000000000000000000110000000001010010000000000000000
000000000000000000000010100000001110000000000000000000
000000000000001001100011100011011111000000000000000000
000000000000000101000000000000111000100000000000000000
000000000000000101100000011111101100101100000000000000
000000000000000000000010100101001000111100000000000000

.logic_tile 22 21
000000000000000000000000001101100000000000100000100000
000000000000000000000011111101101011000000000001000000
101000000000001000000000011000001100000100000000000000
100000000000001001000011110111000000000000000010000000
010010100000000000000110000101100001000000010000000000
010000000000000000000110101101101011000000000000000000
000000000000001000000110010001101110101110100000000000
000000000000001001000110011111011011101111110000000010
000000000000001000000000011000011110000010000100000000
000000000000001011000010100011000000000000000000000000
000000000000001000000110011001101110001000000000000000
000000000000000001000011111011100000000000000000000000
000000000000001101100110110101101110011111100000000000
000000000100001111000010001111011101101011110000000000
000000000000001000000000001011111100111100000100000000
000000000000000111000000001011011110110000110000000000

.logic_tile 23 21
000000000000000000000110000101111000100000010000100000
000000000000000000000000001011011110010000000000000000
101000000000000000000110100000011001000000000000100001
100000000000000101000010111001001011000000100000100100
000000000000000000000010100000011011000010000000100000
000000000000000000000000001101011011000000000001000100
000000000010001011100010101111011000001001000100100000
000000000000000101100010101111111110000101000001000011
000000000000000001100000001001011011000000100000000100
000000000000000000000010001101111000000000000001000010
000000000000000000000000000101011010000000000010000000
000000000110000000000000000000110000001000000000100010
000000000000000001100110000000001001001100110000000000
000000000000001101000000000000011010110011000000000000
000000000000010000000000011011000000000000010000000000
000000000000000000000010000101101100000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011000000000000000000
000010100000000000000000001111011110010000000011000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000000010000000000000000000000000000
000010000000001001000010010000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000101000110011000011010000
101000000000001000000000000111001001001100111110000000
100000000000000001000000000000001011110011000010000000
010001000000000000000000000101101000001100111100000000
000010100000000000000000000000101001110011000010000001
000000000000000001100110010111001001001100111110000000
000000000000000000000011100000101011110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101000110011000010000001
000000000000000000000000010101101001001100111110000000
000000000000000000000010000000001011110011000000000001
000000000000100001100110000101101001001100111100000000
000000000001000000000000000000101101110011000010000000
000000000000000000000000000101101001001100111110000000
000000000000000000000000000000101011110011000000000000

.logic_tile 5 22
000000000000100000000000010000000000000010000010000000
000000000001000000000011010101000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001100000010000001010000010000000000000
010000000000000000100010010000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000011100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramt_tile 6 22
000010100001011011100111110001100000000000
000001000000101011100111010111100000000000
101000000000000111000111111011100000000000
100000000000000000000011000001000000000000
010000000000000000000011100011100000000000
010000000000000000000000001101100000000000
000000000000001001000111100111100000000000
000000000000000011100100000111000000000000
000000000000000000000111101011000000000000
000000000000000000000000001001100000000000
000000000000000000000111001111000000000000
000000000000000111000100000101100000000000
000001001010001011100011100001000000000000
000010000000000011000100000001100000000000
010000000001000011100000000101100000000000
110000000000100000100000000001100000000000

.logic_tile 7 22
000000000000000101100000010111100001000001110100000000
000000001100000000100011011001001111000000010000000100
101000000000000000000000010001111010101111110000000000
100000000000000000000011110001101010111111110000000000
000000000110001101100000000101011011111111110000000000
000000000000000111100000000101011010011111110000000000
000010100000000111000000010000000001000010000000000000
000001000000000000100011110000001101000000000000000000
000000000000001000000000000000000001000010000000000000
000000001100001001000000000000001101000000000000000000
000000000000000000000110010111100000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000100000001001100110100011000000000010000000000000
100001000000000111100100000000000000000000000000000000

.logic_tile 8 22
000010001011010111000000010101001000001100111100000000
000001000000100000100011000000001011110011000010010000
101000000000001111000110110001101001001100111100000000
100000000000000101100011000000001000110011000010000000
000001000000101111100110110101001001001100111100000000
000000100000010011100011010000101010110011000010000000
000000000000000101100000000001101000001100111100000000
000000000000000000000000000000101111110011000010000000
000010000000000111100000010111101000001100111100000000
000001000000000000100011100000001001110011000010000000
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000101100110011000010000000
000000000000000111100000010001001000001100111110000000
000000001110000000000010010000001010110011000000000000
000000000000011000000000000111001001001100111100000000
000000000000101001000000000000001001110011000010000000

.logic_tile 9 22
000000000000000000000000011000011100010100000000000000
000000000000000101000011001111001000010000100010000000
000000000000001000000111010000001001010010100000000000
000000000000000011000111010011011010000010000000000000
000000000000001111000000001101111110000111000000000000
000000000000000011000010100111010000000001000000000000
000000000000001000000000010001111110000000100000000000
000000000000001001000011000000011110101000010000000000
000000000000000001000000000101111000000010100000000000
000000000000000000000000000000011010001001000000000000
000000000000000001100000001111000001000010000000000000
000000000000000000000000000101001011000011100000000000
000000000000000001000000000101101011000110000000000000
000000000000000001000000000000001001000001010000000000
000000000000000001100010010001111110010000000000000000
000000000000000000100010010000011011100001010000000000

.logic_tile 10 22
000000000000001000000000011111100001000010100000000000
000000000000001101000011111011001000000010010000000000
101000000000000111100011101101101001010110000100100000
100000000000000101000110100011111111101010000000000000
010000001000000000000010001111101110000010000000000000
110000000000000101000000000001010000000111000000000000
000000000000000000000111000000011000000110100000000000
000000000000000101000000001011001110000100000000000000
000000000000001000000011100111001111000110100000000000
000000000000000111000100000000011000000000010000000000
000000000000001101000000001000011100010100000000000000
000000000000001001000011111001001010010000100000000000
000000000000000000000000001001100000000001010000000000
000000000000001111000011111001001000000010010000000000
000010000000000000000000001011011100000010000000000000
000001000001011111000010110101010000000111000000000000

.logic_tile 11 22
000000000000000000000110110101011010001101000000000000
000000000010000000000111111001000000001000000000000000
000000000001011000000000001101011100000110000000000000
000000000000100001000000001101000000001010000000000000
000000100000001111100110101101000000000001010000000000
000000000000000101100100000001001001000001100000000000
000000000000001101100000001000001111000110100000000000
000000000001000101000011111101011110000000100000000000
000001001100000000000000000011111111000110100000000000
000010000000100000000000000000001111001000000000000000
000000000000001111100000000101111110010000000000000000
000011100001001001100000000000001001101001000000000000
000000000000000000000010001000011110010000000000000000
000000000010000000000000000111011011010110000000000000
000000000000001001100111110101011111010010100000000000
000010101100001001100110010000011110000001000000000000

.logic_tile 12 22
000000000000001101100000000111011110000000000000000000
000000000010000101000000000000110000001000000000000100
101000000000000111100110010000000001000000000000000000
100000000000000000100010001111001111000010000000000000
110000000000000001100000001000011101000110000000000000
010000000000000000000000000011001001000010000000000000
000000000000001000000010100111111010000111000110100000
000000000000000101000100001111010000000011000000000000
000000000000001000000000001011111000010000010000000000
000000001000000001000010011111001010100000010000000000
000000000000001001100000001001001011010100000000000000
000000000110000011100000001001001000011000000000000000
000000000000000000000011100001111000001001000000000000
000000000000000000000110100011011000000010100000000000
000000000000100101000110011111000000000000010000000000
000000000000010000100010100101101000000010110000000000

.logic_tile 13 22
000000000000000000000000001111000001000000010000000000
000000000000000000000010011001101111000000110000000001
101000000000001000000000001111011111001000000010100001
100000000000001111000010111011001110000000000001100100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000011010000010000100000000
000000000000000000000000000000000000000000000000000000
000000001110000101000110100011111111000100000000000000
000000000000001001000010100000111100000000000000000000
000000000000000001000000011000000001000010000000000000
000000000000000000000010100001001010000000100001100110
110010000000000001100011100000000000000000000000000000
010001000000000101000100000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000101100000000010000000000000
000000000000000000000010110000100000000000000000000000
000000000000000101000000001011111001000000000000000000
000000000000001101100000000001101011000001000000000000
000000000000000000000010100011011111000110000010100001
000000000000000000000110110000101111101001000001000100
000000000000001000000000000000000000000000000000000000
000010100000000101000010110000000000000000000000000000
000000000000000001100010100011011010100000000000000000
000000000000000000000000001001001011000000000000000000
000000001000000000000000001000000000000010000000000000
000000000000000000000010110001000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000110100011101011000010000000000000
000000000000000001000000001101111010000000000000000000

.logic_tile 15 22
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
000000000000000101100000010000000001000000001000000000
000000000000001101000010100000001000000000000000000000
000000000001011000000000000101000000000000001000000000
000000000010100101000000000000000000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000001010000100010110000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000101100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 16 22
000000000000000001100110010111100000000000100001000000
000000000000000000000010000000101010000001010001000011
101000000000000000000000000001001010011100000100000000
100000000000000000000000001001101101111100001000000000
000000000000000001100000000011111101100000000000000000
000000000000000000000000001011101101000000000000000000
000000000000000000000000000111011100100000000000000000
000000000000000000000000000011101111000000000000000000
000000000000000101100011110001011110001101000000000001
000000000000000000000011001011010000000100000000000000
000000000000001101100110110000000000000000000000000000
000000000001010101000010100000000000000000000000000000
000000000000000000000110110000011110000100000000000000
000000000000000000000010100000011010000000000010000010
010001000000000000000000000000000000000000000000000000
100010000000000000000010000000000000000000000000000000

.logic_tile 17 22
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
010000000000001000000011000000001000001100111100000000
110000000000000001000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000001110000000000000000000001001001100111100000000
000000001000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000001000001000001100110100000000
100000000000000000000000001001000000110011000000000000

.logic_tile 18 22
000000000001010011100010110000000001000000001000000000
000000000000100000100110000000001001000000000000001000
101000000000000000000000010101000000000000001000000000
100000000000000000000010000000001111000000000000000000
110000000010000101000000000101101001001100111000000000
010000000000000000000010110000001111110011000000000000
000000000000001001100111001111101000001100110000000000
000000000000000001000110111011100000110011000000000000
000000000000000000000000001001001010101000010110100101
000000000000000000000011101101011001110100010001000100
000000000100000000000110000001111110001100110000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000110001001011011101000010100000000
000000000000000000000010000101011011111000100001000110
000000000000000000000010000111011010101000010110100001
000000000000000000000000001001111000110100010001100110

.ramt_tile 19 22
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001111110001110000000000000
000000000000000000000000001101100000000111000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000110001001011011111010000100000000
000000000000000000000000001001101000010110000000000000
101000000001001000000000010000011101010000000000000000
100000000000100001000010000000011010000000000000000000
010000000000000000000010101011111111101101010110000000
110000000000001101000100001011001000101111010000000000
000000000000001000000110000101101100000010000000000000
000000000000000101000000000000110000000000000000000000
000000100000000000000000010111001110000011110000000000
000000000000000000000010100111011111010011100000000000
000000000000001001100000010000001101010000000000000000
000000000000000101000010100000011010000000000000000000
000000000000000111100010010000001011010000000000000000
000001000000001111100010000000001100000000000000100110
000000000000000000000000000011100000000000100000000000
000000000000000101000000000000001010000000000000100011

.logic_tile 22 22
000000000000000000000011111001011011101000010000000000
000000000000000000000010101111111101010110100000000010
101000000000001101100110000101100001000001010000000000
100000000000000001000010110111001111000010110000000000
110000000000000101100110001000000000000000000010000000
110000000000000000000000001001001001000000100000000010
000010100000000001100000010001111101011110100000000000
000000000000001101000011011001011011010110000000000000
000000000000000000000000000101111000001011110100000000
000000000000001101000000000011011011001111110000100000
000000000000000000000000011011100000000000000000000000
000000000100000000000011101101101001000000100000000000
000000000000001000000010101000000000000000000000000000
000000000000000001000100001001001001000010000010000110
000000000000000000000010101101011011000110100000000000
000000000000000000000110110001001111000000000000000000

.logic_tile 23 22
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001111111010001001000100000000
000000000000000001000000000001001000001101000000000000
000000000000000000000000000000011101000010000000000000
000000000000000000000000000000001100000000000000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000001010000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000101100110011000010110000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000010000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111001101011010001100110100000000
000000000000000000000000000111010000110011000000000010
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000100001111000000000000000000000000000000000000

.ramb_tile 6 23
000001000000100000000110101000000000000000
000010111001010000000000001111000000000000
101000000000000000000000001000000000000000
100000000000000000000000001111000000000000
110000000000000000000111101000000000000000
110000000000000000000000000111000000000000
000100000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000000000000000000000000
000000000000000001000000001111000000000000
000000001100000101100010010000000000000000
000000000000000000000010100111000000000000
110000000000001101100110110000000000000000
010000000000000101000010101001000000000000

.logic_tile 7 23
000000000000000000000000000011100000000000001000000000
000000000000001001000010100000001101000000000000001000
101000000000000111100111100111001000001100111100100000
100000000000000000000100000000101101110011000000000000
000000000000000101000000000011001001001100111100100000
000000000000000000000000000000001010110011000000000000
000010100010000001000111100001001001001100111110100000
000000000000000000100000000000001111110011000000000010
000000000000001101100111110111101000001100111100000000
000000000000000111000010100000001100110011000000100000
000000000000000101100110100101001001001100111100000000
000000000000000000100000000000001000110011000000100000
000000000000000000000110100011101001001100111100000000
000000000000000000000000000000101011110011000010000000
000000000000001000000000010001001001001100110100000000
000000000000000101000010100000101001110011000000100000

.logic_tile 8 23
000000000000000000000011101001001000001100110110000000
000000000000000000000100000111100000110011000010010000
101000000000000111100111101101111100111111010000000000
100000000110000000100000001001011011111111110000000000
000001000000000000000000011101011001111101110000000000
000010000000000000000011111101101101111111110001000000
000000000000000111100111101011111010111111110000000000
000000000000000000100000000001111011111101110000000000
000000000000000000000000001001101011111111010000000000
000000000000000000000000001101011101111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101011001111111110000000000
000000000000000000000000001011101011110111110000000000
000000000000000111100000000101111101111111110000000000
000000000000000000000000001101111000111011110000000000

.logic_tile 9 23
000000000000000101000000001000001010000100000000000000
000000000000000000000000000101011101010100100000000000
000000000000001000000000010011011000001101000000000000
000000000000001011000011010001100000000100000000000000
000000000000000101000010100101011010001101000000000000
000000000000000000000010001011110000001000000000000000
000000000000000101000010101011000001000001110000000000
000000000000000101000010101101101010000000100000000000
000000000000000000000000000111101110111101110000000000
000000000000000000000010001101101110010101110000000000
000000000000000000000000001011001010001101000000000000
000000000000000000000000000101100000000100000000000000
000000000000000001100000001111101111010001010000000000
000001000000000001000000000111101011010000000000000000
000000000000010001100000001001101010000100000000000000
000000000000000000000010001111111110010000100000000000

.logic_tile 10 23
000000000000001000000011111101001001000010000000000000
000000000000000111000110101111011010101010000000000000
000000000000000101100000001101001100001101000000000000
000000000000000000000000001101110000001000000000000000
000000000000000011100010100001101010010101000000000000
000000000000000111100010100001001001000010000000000000
000000000000000101100000001101000000000000010000000000
000000000000001111000011111101101011000001110000000000
000000000000001001000000010101011000000111010000000000
000000000000001001000010010001001001000000000000000000
000000000000000000000000001111101010111001100000000000
000000001110000000000000000101101010111111010000000000
000000000000000000000000000101000000000000010000000000
000000001000000000000000000011001001000010110000000000
000000000000000000000110000000001101010000000000000000
000000000000000000000100000011011011010110000000000000

.logic_tile 11 23
000000000000001000000000011000011110010000000000000000
000000000000001111000010100101011000010110000000000000
101000000000001101100111111001011100000100000000000000
100000000001000111000110100101010000001001000000000000
110000000000011101100000000000011101010000000000000000
110000000000100001000000000101011110010010100000000000
000000000000001101000010100001101001010110000100000000
000000000000000101000010100101011000111111010000000010
000000000000000000000000011000011100000110000100000000
000000000000000000000010010001001110000010100000100000
000000001000100101100111011001011000001000000000000000
000000000000010000000110011101010000001110000000000000
000000000000000001100011101001100001000000010000000000
000000000000000000000000001111101011000010110000000000
000000000001010001100110010111101101000100000000000000
000000000000000000100110010000111001101000010000000000

.logic_tile 12 23
000000000000000000000000011101101110010010100100100000
000000000000001101000010100101011000010001010000000001
101000000000000101000010110101011001011110100100100000
100000000000000000100110011111111001000100000000000010
110000000000001111100110010101001100000010000000000000
110000000000000101100011110000110000000000000000000000
000000000000001001100000001001101000001101000000000000
000000001010000001000000001111110000000100000000000000
000010100000000000000110010011011100001101000000000000
000001000000000000000110100101110000001000000000000000
000000000000000001100110000001101111010100000000000000
000000000000000000100100000000101100100000010000000000
000000000000000101000111110101011000000110100100000000
000000000000000000100010100000001101000001010001000010
000000000000000000000000010001101001111110100000000000
000000000000000000000010011111111001111001110000000000

.logic_tile 13 23
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
101000000000001000000000000111000000000000001000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000001000001100110000100001
000000000000000000000000000000000000110011000001100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000010000000000001000000001000000001001100110100000000
000001000000000000000000001011001000110011000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000001000000000010000000001000000001000000000
100000000000000001000010100000001110000000000000000000
010000000000000000000000010101001000001100111100000000
000000000010000000000010000000100000110011000000000000
000000001010000000000000000111001000001100111100000000
000000100000010000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000111101000001100111100000000
000010100001000111000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000001000001001100110010111101000001100111100000000
010000000000011001000010000000100000110011000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011010000010000000000000
000000000001000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000110100101101110000010000010000000
000000000001000000000000000111101111000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
000000000110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000111000000000010000000000000
000000000000001101100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 23
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000010000100000000
100000000000000000000000000000100000000000000000100010

.logic_tile 18 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000111100000000000000000000000001000000000
100000000000000000000000000000001101000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000001000000000000000010100101101000001100110000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000011010001100110000000000
000001000000000000000000000000011101110011000000000000
000000000100000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000010100001

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101010000111000000000000
000000000000000000000000001011010000000010000000000100
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000001100000000000001110000000100000100100
000000000000000101100010101001011000000000000000000010
101000000000001000000000000000011011010000000010000000
100000000000001001000000001101011011010110000000000000
000000000000000000000000000111000000000001010000000000
000000000000000101000011111001101000000001110001000000
000000000000001000000111010011000000000010000000000000
000000000000001001000010000000100000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001000000000000000000000
000010100000000000000000010111011010000010000000000000
000001000000000000000010101001101000000000000011100100
110000000000000000000000000001101000000101000000000001
010000000000000000000000000101011111001011000000100110

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000110100000011100000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001111000100000000000000
000000000000000000000010001011011000000000000000100010
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000011111000000000000000000000000
000000000000001001000010010001001101000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000010100000011000000100000100000000
000000000000000000000000000101001110010100100000000000
101000000000000001100000000011101110001001000100000000
100000001100000000000000001111100000000101000000000001
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001110010000000100000000
000000000000000000000010000101001001010010100000000000
000000000000001101100000010111000001000000010100000000
000000000000000001100010100111001010000001110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000100000000000001000000000000000000100000000
010000000001000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000101000000000000001101010100100100000000
000000000000000000100000000000001011000000001000000000
000000000000000000000000010101111100000100000110000000
000000000000000000000010000000110000001001001000000000
000000000000000000000000001111100000000000000100000000
000000000000000000000000001101000000000001000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000111100000010000000000000000
000000000000000000100011010101000000000000
101000000000000000000000011000000000000000
100000000000000000000011000101000000000000
110000000000001011100000001000000000000000
010000000000000011000000001001000000000000
000000000000001111000000000000000000000000
000000000000000011100000000101000000000000
000000000000000000000000000000000000000000
000000000000000000000010001001000000000000
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
000000000000000000000111000000000000000000
000000000000000000000100001111000000000000
010000000000000111000000001111100000000000
110000000000000000100000001011000000000000

.logic_tile 7 24
000000000000010000000000000000000000000000100110000000
000000000000100000000000000000001111000000000010100000
101000000110001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000111000000000010000000000000
000100000000000000000000000000100000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000101000010101011001010000000000000000000
000000000000000000000000000101101011000111010000000000
000000000000000000000111000101011011010000000000000000
000000000000000000000000000000001001100001010000000000
000000000000000001000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100001000010000101111010001010100000000000
000000000000010000000000001001101000001000000000000000
000000000000000000000010000011001011000010000000000000
000000000000000000000000001101101010100010010000000000
000000000000000000000000000111100001000001110000000000
000000000000000000000000000101101001000000100000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101101010000000000000000000
000000000000000000000000001011011000110100010000000000

.logic_tile 10 24
000000000000001011100010101111001011010110000100000100
000000000000000111000000001011101100111111010000000000
101000000000001111000010100000011011000000100000000000
100000000000001111000000000001001000010100100000000000
110000000000001101100010100111100001000010100100100000
010000000000100101000100000001001101000011100000000000
000000000000001111000110100101101011000111010100000000
000000000000000101100000001111111101000010100000000010
000000000000000000000000001001101000001101000000000000
000000000010000000000010010101110000001000000000000000
000000000000001001100110011101100001000001110000000000
000000000000001001000110000001001001000000100000000000
000000000000000000000000000000011101000100000000000000
000000000000100000000011100101001000010100100000000000
000000000000001000000000000101011001000100000000000000
000000000000000101000000000000001010001001000000000000

.logic_tile 11 24
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000111100010110000001111010000100000000000
100000000000000000100010000101001001010100000000000000
110000000000001000000000011001111100000111000100100000
010000000000001111000010011101010000000001000000000000
000000000000000101100110101000011100000100000000000000
000000000000000000000010100111011110000110000000000000
000000000000000000000000011111001010000111010000000000
000000000000000001000011011001111100010111100000000000
000000000000000000000110011001000000000011010000000000
000000000000000000000010011101001011000010000000000000
000000000000001001100110010101101010001001000000000000
000000000000001001100110101111100000000101000000000000
000000001010000000000000011000011011010000100000000000
000000000000001111000010000111001111010100000000000000

.logic_tile 12 24
000000000000001101100110110001100000000001000000100000
000000000000001011000010010101000000000000000000000000
101001000000000111100000000101001000000110000100100000
100010000000000101000000001001110000000101000000000000
110000000000001111100010100001100000000000000000100000
010000000000000001100010100101001001000000100000000000
000000000000000000000110100001011010100010110100100000
000000000000000101000000001101111010000010100000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001011000111111000000000000
000000000000000000000000000001001111010110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000110000101011111010000100000000000
000001000000000000000100000000011010101000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000101000000000000101001000001100111100000000
100000000000011011000000000000000000110011000000000000
010000000000000001100000000000001000001100110100000000
000000000010000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010100000
000000000000010000000000000000000000000000000011100011

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010001111110000100000100000000
100000000000000000000011000000100000001001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000010001100000000000000100000000
100000000000000000000011100000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000110001101101011100011110000000000
000000000000000111000000000101001000110111110000000000
101000000000000000000000000001000000000010100100100000
100000000000000101000000000111001001000011010001000000
110000000000000101000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000001100110011000001011010100000000000000
000000100000000111100010000101001100010000100000000000
000000000000000000000110000101101011000110100100000000
000000000000000000000100000000101011001000000000000010
000000000000000001100000001101111010000110010100000000
000000000000000000100000000101101010000110100000000010
000000000000001000000010000011011011010100100000000000
000000000010000001000000000000101110000000000000000000
000000000000000001100000000101011001000100000000000000
000000000000000000100000000000001010101000010000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001101000010101011111001100001010100000000
100000000000001101100100000111101010100010100010000000
110000000000000000000000011011011001101001000100000000
010000001110000000000010001011111000011001000010000000
000000000000000000000110010011000000000001000000000000
000000000000001101000010001101100000000000000000000000
000000000000000001100110010011000000000001000000000000
000000000000000000000011001011000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000001001111111101001000100000000
000000000000000000000000001101011000100110000010000000
000000000000001000000000000000001101010000000000000000
000000000000000001000011110000011011000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 25
000000000000001000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000010001011110000000000000000000
000000100001000001000010000000000000001000000000000000
000000000000000000000000010101111111001001000110000000
000000000000000000000011011101111101111110100010000000
000001000000000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000100000000000000001011010100100100000000000
000000000000000000000000000001101011001000100000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 15 25
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000010001011001010001000000000000000
000000000000001111000000001111110000000000000000000000
101000000000000001100010100001111100101001000100000000
100000000000001001000110110101011001100000000000000000
110000001000100101000110000111011011000000100000000000
010000000000011101100010001101001001000000000000000000
000000000000001101000110000111001010100000000000000000
000000000000000001100000000101101100010000100000000000
000000000000000101100110100000011000010000000000000000
000000000000000101000011110000001000000000000000000000
000000000000000101100010100101001101010000000000000000
000000000000000000000010000000001101000000000000000000
000000000000001000000010000001111001000000100000000000
000000000000000001000100000001101011010000100000000000
000000000000000000000111101101011010010010100000000000
000000000000000000000000000011001010101001010000000000

.logic_tile 17 25
000000000001000101100110001011101100001100000100000000
000000000001010000000000000101001101101101010000000010
101001000000100000000000000111100000000001000010000000
100010000001000000000000000101000000000000000000000000
010000000000000000000111101001011110011101000100000000
110000000000001101000100000101001101101001000000000001
000010100000000111000000000111011110000000000010000000
000001000001010000100000000101000000000100000000000100
000000000010000101100110111011011110011101000100000000
000000000000000000000010100101111101101001000000000001
000000000000000101100110100000001110000000100000000000
000000000000000000000000000000011001000000000000000000
000000000000101101000111001011101110001100000100000000
000000000000000101100000000101101101101101010000000001
000000000000001101000000010011011010000110000000000000
000000000000000101100010100000100000000001000010000000

.logic_tile 18 25
000000000000100000000011101000011010000000000100000000
000000000000010000000100000111011100010010100000000000
101000000000100000000000000101101110110000000100000000
100010100101010000000000000111001111111001010000000000
010000000000000111100111010000001000000110000000000000
110000000000000000000111110101010000000010000000000000
000001000000100101100010110111001110000000000100000000
000000000000001101000111110000100000001000000000000000
000000000000000000000111101101111100110000000100000000
000000000001000101000000000011001110111001010000000000
000000000000000101000010100011101110101000010100000000
000000000000001101000010101101101101111000100000000000
000000000001000001000010101000011100010000000100000000
000000000000100001000010101101011110010110100000000000
000000000001010011100000000101101111010000000100000000
000000000000000101000000000000001110101001010000000000

.ramb_tile 19 25
000000000000000000000000010000000000000000
000000010000000000000011010111000000000000
101000000000000011100111001000000000000000
100000000000001111100100001001000000000000
010000000000000111100000000000000000000000
010000000000000000000000000101000000000000
000000000000000111100111110000000000000000
000000000000000000100011010111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001000000000000000
000000001010000000000000000111001111000000
000000000000001111100000001000000001000000
000010100000001111100011110101001011000000
010000000000000000000010001000000001000000
010010100000000001000000001101001000000000

.logic_tile 20 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101001100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000011011100000000001000000000000
000000000000000000000010001111100000000000000000000000
000000000000000000000110101111101100001111000000000000
000000000000000000000010101011110000000101000001000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000101101100000000010110100101
000000000000000000000000001011111011000000110011100010
000000000000000000000000000000011101010010000000000000
000000000000000000000010001011011111000000000010000000

.logic_tile 21 25
000000000000000000000110001001011011010010100000000000
000000000000000000000000000111111001101001010000000000
101000000000001000000000000000001010000000100000000000
100000000000000001000011101001011110010000100000000000
110000000000000000000110101011101000000000000000000000
110000000000000000000010111011010000001000000000000000
000000000000000000000000010111000000000001000100000001
000000000000000000000010001101001111000001010101000000
000000000000000000000000001101101001001011000000000000
000000000000000000000000001001111110001111000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100010010111001011010000100100000000
000000000000000001000010001101111000100000100101100000
110000000000000101000000000101000001000011000000000000
100000000000000000100010111101101111000001000000000000

.logic_tile 22 25
000000000000000001100110100001001111010100100100000000
000000000000000000000000000000001101100000010000000100
101000000000000000000110110000001100000000000000000000
100000000000000000000010100101011001010110000000000000
010000000000001000000111000000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000011100111000011100000000001010100000000
000000000000000000100100001011101000000011010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001001000000000001111001001000000000000000000
000000000000100001000010110101111001000000010000000000
000000000000000000000110001101111110101000010100000000
000000000000000000000000001001111111111100100000000001

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001110000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000111101010010000000100000000
100000000000000101000010110000001000101001000000000000
000000000000000101000000001001001000001101000100000001
000000000000000000000000001101010000000100000000000000
000000000000000000000010100111011000010000000100000000
000000000000000000000000000000011000101001000000000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000001101100000100000100000000
000000010000000000000000000000001000101000010000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000001000000000010101100000000000001000000000
000000000000001111000011100000100000000000000000001000
000000000000000000000111100111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000010100000001000110011000010000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011100000100000110011000010000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000001101000001100111000000000
000000010100000000000000000000100000110011000000000000
000000010000000000000011100001101000001100111000000000
000000010000000000000000000000100000110011000010000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000000

.logic_tile 13 26
000000000000000000000000000101111101100000000100000000
000000000000000000000000001101011101110110100000000000
101000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000001000000110011000000000000000000000000000
110000000000000001000010000011001111000000100000000000
000000000000001000000111100000001110000000000000000000
000000000000000111000000000101010000000100000000000000
000000010000000001100110111101011100100000000110000000
000000010000001101100010011101111100111001010000000000
000000010000001000000010100000000000000000000000000000
000000010000000001000010110000000000000000000000000000
000000010000000101100010001111101100000010000000000000
000000010000000000000000000011101101000000000000000000
000000010000001000000000011001101110100000000000000000
000000010000000101000010010111001101000000000000000000

.logic_tile 14 26
000000000000000000000000011011111001111000000000000000
000000000000001101000011110011001010110000000000000000
101001000000001111100000000011001111111001010100000000
100000000000000001000000001011101110111111110001000000
010000000000001011000010101001111101101000010000000000
010000000000000111000000001011001010100000010000000000
000000000000000101000000001111101111110000000100000000
000000000000000000100010111011011110110110100001000000
000000010000001000000110111011011110111001110110000000
000000010000000001000010000001101100111101110001000000
000010010000000101100110001101100001000010000000000000
000001010000001111000011111101001111000000000000000000
000000010000000001100110000000000000001100110000000000
000000010000000000000000000101001111110011000000000000
000000010000001001100000011001001010101100000000000000
000000010000000101000010001111011010111100000000000000

.logic_tile 15 26
000000001000000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
101000000000000000000000001111111010111001010100000000
100000000001000000000000001111011000111110100010000000
010000000000000001000111100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000110010011011101000000000000000000
000000000000000000000011110111011100010000000000000000
000000010000001001100000000011100000000000000000000000
000000010000000101000000000101100000000001000000000000
000000010000000001100010000111101110000000000000000000
000000010000000000000010110000100000001000000010000000
000000010000000101000000000011011011100000000000000000
000000010000001111000000000101011111110000010000000000
000000010000000101000011111011101100100000000000000000
000000010000000000100110000011101110010000100000000000

.logic_tile 16 26
000000000000000111000110111101001001111110110110000000
000000001000000000100010001111111000111111110101100001
101000001000000000000000000001000001000010000100000000
100000000001011101000010100000101111000001010100000000
110001000000000001100110000101001110001000010000000000
010010000000001111000110101111001010010000100000000000
000000000000000000000110000111011101010111100000000001
000000000000000001000000000101111101011111100000000000
000000010000000000000010110111001100000000000000000000
000000010000000000000011100000010000001000000000000000
000000010000001001000110110011111001101111110100000000
000000010000000001000011010101011111001111110100000000
000000011000000000000110101101111101001110000000000000
000000010000000101000000000011001011001001000000000000
110000010001010000000010000000001010000000000000000000
100000010000100000000010110111011000000100000000000000

.logic_tile 17 26
000000000000001101000000001001001110111001110110000000
000000000000000101000010000101001101111101110100000001
101000000000000101100000001101001010000000000000000001
100000100000000000000000000111010000000100000000000001
010000100000000101100110000101000000000000000000000000
010000000010001101000000000011001010000010000000000000
000000000000000111100000000000001101000010000000000000
000000000000000000000000000000001000000000000000000000
000000010000001101000000010000001100000010000000000000
000000010000000001100010000000001000000000000000000000
000000011110000000000000000011001110000010000000000000
000000011110000000000000000001100000000000000000000000
000000010000001001100000000001011110111001110000000000
000000010000001011000000001011001110111011110000000001
110000010000001000000000000001000000000000000000000000
100000010000000001000000000011000000000001000001000000

.logic_tile 18 26
000000000000001111000111110001001000011001000110000000
000000000000000001100111101001011000011000100110000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000110001111011111010000000000000001
110000000000000001000000000011101010100000010000000000
000000000000000111100000000001000000000011110000000000
000000000000000000000000000101101001000001110010000010
000000010000000000000000000000000000000000100000000000
000000010000001101000000000011001111000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000110110000000000000000000000000000
110000011100001000000000000011001110000000000000000000
100000010000000001000000000000010000001000000000000000

.ramt_tile 19 26
000010000000010000000000010011000000000000
000001000000100111000011110000100000000000
101000000000000000000000010101100000100000
100000000100000111000011000111000000000000
010010000000010011100000000011100000000000
010001001110100000100000000000100000000000
000000000000000001000000000001000000000000
000000000000000000000010000000000000000000
000000011100000000000010001101100000000000
000000010000000000000100000001100000000000
000000010000000001000011101001100000000000
000000010000000001000110000111100000000000
000000010000000000000000001111000000000000
000000010000000001000011101011100000000000
110000010000000000000000001101000000000000
010000010000000001000000000011000000000000

.logic_tile 20 26
000000000000000000000110011001001110000010000000000000
000000000000000000000111111001100000000000000000000000
101001000100000000000000010000000000000000000000000000
100010000000000000000010010000000000000000000000000000
010000000000000000000110000011100000000000000100000000
010000000000000000000000000000000000000001000001000000
000000000000000000000000001111101100000000000000000000
000000000000000000000010101101000000001000000000000010
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000101100000011111101100001100000010000000
000010010000000000000010001101000000000100000000000000
000010110000000000000000010111001001000010000000000000
000001011100001111000010100000011001000001010000000000
000000010000000011100000000101011100000000100100000000
000000010000000000100000000000111111101001010010000001

.logic_tile 21 26
000000000000000000000010110000001101001100110000000000
000000000000001101000010000000011100110011000000000000
101001000000001000000110100101101001010100100010000000
100000000000000001000010100000011011000000000010000001
000000000000001000000011100000000001000000000010000000
000000000000000101000000000001001011000000100011100000
000000000000000101100010111011011001000011110110000000
000000000000000000000110101001001101001011110000000000
000000011100001000000110000011111000000110100000000000
000000010000000001000000000111111011101111110000000000
000000010010000000000010000001111110000000000000000000
000010010000000001000000000000101001100001000010000000
000000010001010101000110100101011010000010000010000001
000000010000100000100000000000010000001001000011000001
000000010000100111100000001111001111011101100000000000
000000010001000000000000001001011101011110100000000000

.logic_tile 22 26
000010000000110000000010100111111000110010110000000000
000001100001110111010111111101111000111011110000000000
101000000001000101000010100011101011010010100000000000
100000000000000000100100001101001100100000010000000000
010000000000000111100010110111111000110010110000000000
010000000000001111100011111011101000111011110000000000
000010000000000000000110111101111101011110100100000000
000000000000000000000011011111101011010110100000000000
000010010000000000000110000000011110010110100000000000
000001010000000000000110011111011000010100100000100000
000000110100001001100000010000011100010110100000000000
000101010000000101000010011011011010000100100000000000
000000010000000101100111100011001011001000010000000000
000000010000000000000000000101101101000000000000000000
000100010100000000000000011001001110101111010000000000
000000010000000000000011101111001001101011110000000000

.logic_tile 23 26
000000000000000001100000011000001100000000100100000000
000000000000000000000011011011001100010110100000000000
101000000000000001100000010011000001000000110100000000
100000000000000000000010000001101011000010110000000000
010000000000000101100000011011001010001101000100000000
010000000000000000000010001011010000000110000000000000
000000000000001000000000010000001101010000100100000000
000001001000000001000010101011011011010010100000000000
000000010000001001100110000000011010010110100100000000
000000010000000001100011110101001101000100000000000000
000000010000000000000000011011100000000001010100000000
000000010000001111000010010001101100000011010000000100
000000010000000000000000011111001101100001010100000000
000000011110000000000011101001101100100010110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000001000000000000000111110000000000000000000000000000
000010100000000000000111000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000101101111000000100100000001
000000000000000000000010100000101100101000010000000000
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110010101011000000100000100000000
000000000000000000000011100000101110101000010000000000
000000010000000000000000001111000000000000010100000000
000000010000000000000000001101001001000010110000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
110000010000000000000000000000001110000100000100000000
100000010000000000000000000101011110010100100000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001111101010111000100100000000
100000000000000000000000001011111001100000010010000000
110000000000000111100111101101111100100001010100000000
110000000000000000100000000011111011010001010010000000
000000000000000000000000010000001010010000000000000000
000000000000000000000010000000001000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000010000000000000000000000000000000
000000010110000101000000000000000000000000000000000000
000000010000000000000011110111000000000001000000000000
000000010000000000000110000101100000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000001001000000000010000001001001100111000000000
000000000000001001000010100000001000110011000000010000
000010100000001000000000000000001000001100111000000000
000001000000001001000000000000001100110011000000000000
000000000000000101100000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000100000000000000000000001101110011000000000000
000000010000000101100110100000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000010110000000000000000000000001000001100111000000000
000001010000000000000000000000001111110011000000000000
000000010000000000000000010000001000001100111000000000
000000010000000000000010100000001000110011000000000000
000010010000000000000000000101001000001100111000000000
000001010000000000000010100000000000110011000000000000

.logic_tile 13 27
000000000000000101100110110000000001000000000000000000
000000000000000000000010001001001000000000100000000000
101000000000001101100011100101111110111000100110000000
100000000000001111000010100001011111010000100000000001
110000000000000001100110000001111111100001010100000000
110000000000000101000000000011011111100010100000000000
000000000000000111000000000111111100101100010100000000
000010100000000000100010111001101101001100000000000000
000000010000001000000111000000000001000000000000000000
000000010000000001000111111101001000000000100000000000
000010110000001001100010111011001000000010000000000000
000001010000000001000010001011111010000000000000000000
000000010000000000000111110101111110000010000000000000
000000010000000000000110100101101011000000000000000000
000000010000000000000110111001111101100000000000000000
000000010000001111000011001001111100000000000000000000

.logic_tile 14 27
000000000000001111000000000011011000000000000000000000
000000000000000001100000000000011111100000000000000000
000000000000001000000110101111011000100000000000000000
000000001100000111000000001001101100000000000000000000
000000000000000001100000001001000000000001000000000000
000000000000000000100000001111000000000000000000000000
000000000110000001100110101000001010000000000000000000
000000000000000000100000001011000000000100000000000000
000000110000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000001010110000000000110000111001111100000000000000000
000000011110000000000100000011011001000000000000000000
000000010000000101100110010011011101000000000000000000
000000011110000000000011100101011011100000000000000000
000000010000000000000011111001011010010100000010000000
000000010000000000000110001111001111011000000001100100

.logic_tile 15 27
000000000000001001100000000001111101000000000010000000
000000000000001001000000000001011001001001010000000000
000000000000000101000000010000000001000000000000000000
000000000000000000000010100101001010000000100000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100000000101101011001110000000000000
000000010000000000000000000101001110000110000000000000
000000010000000101100000000111001010111111000000000000
000000010000000000000000000011001000010110000000000000

.logic_tile 16 27
000000000001001101000110000101101101011101010000000000
000000000000001001000100000001101111011110100000000000
101001000000001101000110101011001111111111110110000001
100010000000000111000000000011101001011111110110000011
010000000000100000000011100111011111000010000000000000
110000000001000101000100001111001000000011000000000000
000000000000001101000010110101100000000010000000000000
000000000000001111000111110001001010000000000000000000
000000010000001001100000010011111011000000000000000000
000000010000000101000010000000111111001001010000000000
000000010000000111000110011011100001000000010000000000
000000010000000000100010001101101010000000000000000000
000000010000001101100110001001011000000000000000000000
000000010000000001000000001101001000000000100000000000
110000010010001000000011100011000000000001000000000000
100000110000000001000100001001001000000000000000000000

.logic_tile 17 27
000000000000000101100010100001001110000000000000000000
000001000000000101000000000000000000001000000001000000
000000001010000000000000000111101011000000000000000000
000010100000000000000000000000011111000000010000000000
000000000000000000000111100011100000000000010010100000
000000000000000000000000000111001000000000000011000111
000000000000000101000010100001001111000100000000000000
000000000001001101000000000000001100000000000000000000
000000010000000000000110100000011100000100000000000000
000000010000000000000000000111001000000000000000000000
000000010110001001100000000111011100110010110000000000
000000010000000001100000000111101000110111110010000000
000000010000001001100110001000001000000000000000000000
000000010000001001100000001101011110000100000010000000
000000010000000101100000011000011010000110100000000000
000000010000000000000010010101001101010110100010000011

.logic_tile 18 27
000000000000001000000111101111000000000000100000000000
000000000000001111000000000111101011000000000001000000
101000000000000111100010111111011010001101000100000001
100000000000000000000010100111110000000110000110000001
000000000000000000000110100101111100000010000100000000
000000000000000000000000000000100000001001000110000000
000000000110000101100111110000000000000010000000000000
000000000000000000000011111011001110000000000000000000
000001010000000001100110000011011000001001000010000000
000000110000000000100100000001010000001101000010000000
000000011010000001100000001101111000011111110000000000
000000010000000000000000000001011001101111010000000000
000000010000000000000110000111001101000000000000000000
000000010000001101000011110000111011100000000010000000
110000010000001111000000001001000001000010110110000000
100000010000000001100000000011001001000001010100000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000010010000010000000000000000000000000000

.logic_tile 20 27
000000000000001000000000010000011100000100000100000000
000000000001010111000010010011000000000110000110000000
101000000000000000000000001000000000000000000100000000
100000000000001111000000000111000000000010000100000000
000000000110001000000000001111111010001101000100000000
000000000000000111000000000011010000001111000100000000
000000000001000000000000011011100000000001000100000000
000000000000000000000010000011000000000011000110000000
000000010000001000000000000000001010000000000000000000
000000010001000111000000001001000000000100000000000000
000000010000001001100110100111101000000100000000000000
000000010000000001000011110000110000000000000000000000
000000010000001000000000000000000001000000000000000000
000000010000000101000000001001001000000000100000000000
110000010000001000000111101001011100111100010000000000
100000010000000111000100001011011110111100000001000000

.logic_tile 21 27
000000000000000111000110011101101001000000000000000000
000000000000000000100110100011111001000000100011100000
101000000000001000000110000111101001000110000100000000
100000100000010111000110110000111001101001000000000000
000000000000001000000010111111101010001011000100000000
000000000000001001000010011111110000000011000000000000
000000000000101000000111111101111110001110000100000000
000000000000000001000011100101110000001001000000000000
000000110000000001100110001001011100101111110000000000
000001010000000001000000001111011100011110100000000000
000000010000000000000110010111101110001110000100000000
000000010000001001000110000101100000001001000000000000
000000010000000111100000011111001101000010000000000000
000000010000000000100010000001111110000000000000000000
000000010000000001100111101101011100000000000010000100
000000010000000001000010110111111100000100000001000100

.logic_tile 22 27
000000000000010011100010110011000000000000001000000000
000000000000100000000010100000100000000000000000001000
000000000100000000000000000011100000000000001000000000
000000000000100000000000000000101001000000000000000000
000000100000100101100110100001001000001100111000000000
000000000000110000000000000000001111110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000010000000000000110010001001000001100111000000000
000000010000000000000110100000001101110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000011010000101000110011000000000000
000000011010000000000110100001001000001100111000000000
000000010000000000000000000000001011110011000010000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000001000110011000000000000

.logic_tile 23 27
000000000000001000000000000111101100101011110000000000
000000000000001111000010100001101001011111100000000000
101000000000001000000000001001011001111011110000000000
100000000000000101000000001101001111101011010000000000
000000000000000001100010110011100000000011010100000000
000000000000000101000010100001001010000011000001000000
000000000000000000000000001001001010010000100100000000
000000000000000000000010101111011011010100000001000000
000000010000000101000000000111000000000010110100000000
000000010000001101100000000001001111000010100000000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000111100000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000010000000000000000010001001101111011110000000000
000000010000000000000011010101001111101011010000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000001000000110001011001000001101000100000000
000000000000000001000010100001010000000100000000000000
101000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000001000001000010000000100000000
000000000000001111000000000101011100010110000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001011010010000000100000000
000000000000000000000000000000001100101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000010100101001001010000100100100000
000000000000000000000000000000111010101000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000010111111110000000000000000000
000000000000000000000010000000010000001000000000000000
101000000000000111100000001001001010000010000000000000
100000000000000000100000001111101101000000000001000000
110000000000000111000000001011111001100000000100000000
110000000000000000100010000101001100111001010000000000
000000000000000011100110000111011011110100010100000000
000000000000000000100000001101011000101000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001100000001000001000000000000000000000
000000000000000101000000000111010000000100000000000000
000000000000001101100010000111011001101001000100000000
000000000000000001000100001011001010011001000000000000
000000000000000000000000010000000001000000000000000000
000000000000001001000010001011001110000000100000000000

.logic_tile 12 28
000000000001001000000000000101101000001100111000000000
000000000000000111000000000000100000110011000010010000
000000000000001000000000010101001000001100111000000000
000000000000000111000010100000100000110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000011110000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001000110011000000000000
000011000000001000000000000000001001001100111000000000
000001000000000101000000000000001110110011000000000000

.logic_tile 13 28
000000000000000000000011101000000001000000000000000000
000000000000000000000000001111001100000000100000000000
101010000000000101100010100000011001000000000000000000
100000000000001101000100001011001001010000000000000000
110000000000000000000010001111100000000001000000000000
110000000000000000000000000011000000000000000000000000
000010000000000000000110110111101111000010000000000000
000001000000010000000010000111101110000000000000000000
000000000000001000000110011001001110110100010100000000
000000000000000001000010011101111011010100000000000000
000000000000000001100000001000011100000000000000000000
000000000000001001000000001101000000000100000000000000
000000000000001011100011110001011100110100010100000000
000000001100000101000010001011101011010100000000100000
000000000000001000000110000101001101110100010100000000
000000000000000001000000001001101000101000000000000000

.logic_tile 14 28
000000000000000000000000011101111001100001010100000000
000000000000000000000010001101001000010001010001000000
101000000000000011100000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
110000001000001000000000000001111111100000000100000000
010000000000000001000000001111011011110110100001000000
000000000000001011100010100001000001000000000000000000
000000000000000001100000000000101110000000010000000000
000000000000000000000000000111101010000000000000000000
000000000000000000000011100000000000001000000000000000
000000000000000001100000000111100001000000000000000000
000000000000010000000000000000101110000000010000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000110011101111010100000000110000000
000000000000001011000011110011011110110110100000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000001100101000110000001011000000010000000000000
000000000001010000000111110000110000000000000000000000
101000000000000000000010101101101110010000100000000000
100000000000000000000000000011011111101000010000000000
010000000000001000000010010000000000000000000100000000
010000000000000001000010010011000000000010000000000000
000000000000000001000010000011011010001000000000000000
000000000000000000000100001011110000001101000001000000
000000000000001001000111010000001011010010100000000000
000000000000000101000110000011001100010110100000100000
000000000000001001100000000011101010000100000000000000
000000000000000101000010000000111100000000000000000000
000000000000000000000010010001001010000010000000000100
000000000000000000000010100000011011001001000000000000
000000100000000000000000000000000000000000000000000000
000001100000000000000000000001001100000010000000100010

.logic_tile 17 28
000000000000000000000010100101101001111111010000100000
000000000000000000000010010111111010101001010000000001
101000000000000000000110100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000001011001000110100000000000
010000000000100000000000000000111000000001010000000000
000000000000000101000000000111000001000000110100000000
000000000000000001000010101001001011000010110000000000
000001000000000001000000000001100001000000000000000000
000010100000000000000000000000101000000000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000001110000100000000000100
000000000000000000000000000101011100010100100000000000

.logic_tile 18 28
000000000000101000000000000101100000000000000100000000
000000000001010011000000000000100000000001000000000000
101000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000001011100111100000000000000000000000000000
110000000000000101100111110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000000000000000011100001000000010000000100
000000000000000000000000000101001000000001110000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000101000000110000000001110010100000000000100
000000000001000001000000000101001000010000100000000000
000000000000000000000000000111001010010000000000000000
000000000000000000000000000000101011100001010000000001

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000011000000100000110000000
100000000000000000000010101011010000000110000101000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000111000000000000100000000001000100000000
110001000000000000000000000001100000000000100100000000
100000000000000000000000000000101110000001010100000000

.logic_tile 21 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000001101000000001000011100000100000100000000
000000000000001111100000000111010000000110000110000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000110000000
000000000000000000000110000111100000000000000110000000
000000000000000000000100000000000000000001000100000000
000000000000000000000000000101011000000010000000000000
000000000000000000000000001001001010000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101110110011000000010000
000000000001001000000000000001101001001100111000000000
000000000000101001000000000000001100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001111110011000000000000
000000100000000000000000000011101001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001101000000000011101001001100111000000000
000000000000000101100000000000001110110011000000000000
000000000000001011000000000111101001001100111000000000
000000000000000101100000000000101110110011000000000000
000000000000100101100110100011001001001100111000000000
000001000001010000000010000000001111110011000000000000
000000000000000101100010000011001000001100111000000000
000000000000000101000000000000001111110011000000000000

.logic_tile 23 28
000000000000000111100110110001101100001000000100000000
000000000000000000000010101111101010001101000000000000
101000000000001111000110110011111010000010100100000000
100000000000000101100010000000011000100001010001000000
000000000000100111100110011101101110000010000010000000
000000000000010000000011000111001011000000000000000000
000000000000000000000010100000011001000010100100000000
000000000000000101000000000001011000010010100000000000
000000000000001101100111000001011110010000000100000000
000000000000000111000000000101101111101001000001000000
000000000000000000000110000000001101000110000100000000
000000001000001111000000000001001101010110000000000000
000001000000001000000111000001001010101111010000000000
000010000000000001000000001111011001101011110000000000
000000000000001001100110100001111110110111110000000000
000000000000000101000000001011011000110010110000000000

.logic_tile 24 28
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000110000000011110000000000100000000
100000000000000001000000000001010000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000000000000000000000000000001001111000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000011110000000000100000000
000000000000000000000000001001010000000010000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000111100000001111001011111000100100000000
100000000000000000000000000001011010100000010010000000
010000000000000001100111110011011010000000000000000000
010000000000000000000110000000010000001000000000000000
000000000000001111100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000000000000001100010000000000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001101011110100000000100000000
000000000000000000000000000101101011111001010010000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 12 29
000000000000000101100000000000001000001100111000000000
000000000000001101000000000000001000110011000000010000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001011110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000010000001000001100110000000000
000000000000000000000010100101000000110011000010000000

.logic_tile 13 29
000000000000001000000000010101101100101100010100000000
000000000000000011000010101001101000001100000000000000
101000000000000101100000010101000000000001000000000000
100000000000000000000010100111000000000000000000000000
010000000000000001000011110111100000000000000000000000
110000000000000000100010000000101010000000010000000000
000000000000000001100000000101011010000000000000000000
000000001110000000000010000000000000001000000000000000
000000000000000001100000001111001111000010000000000000
000000000000000000000000001011011100000000000000000000
000000000000001000000000001001001111110100010100000000
000000000000000111000010111101011000010100000000000000
000000000000001000000110001101101010101100010100000000
000000000000000001000011111001111000001100000000000000
000000000000011000000000011101100001000010000000000000
000000000000000101000010001111001110000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100000001111111011111000100100000000
000000000000000000000000001001111011100000010001000000
000001000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010011100000000000000000000000
000000000000000000000011100000001100000000010000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
101000000000000101000000010011101100010110100100000000
100000000000000000100010010000111101100000000000000000
000000001110000000000000010011101101000110000100000000
000000000000000000000011010000111110101001000000000000
000000000000000000000110001000011010010100000100000000
000000000000001101000010111111011101010100100000000000
000000000000001000000111110000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000001000000000000000110011001001100111011110000000000
000000000000000000000110000001101011101011010000000000
000000000000000000000110100101011011101111010000000000
000000000000000000000000001001111001010111110000000000
000000000000000001100000010001001111010100000000000000
000000000000000000000010011101111010010000100000000000

.logic_tile 22 29
000000000000000101000011110101001001001100111000000000
000000000000000000100010000000101001110011000000010000
101000000000001000000000010111101000001100111000000000
100000000000000001000011010000101001110011000000000000
000000000000000111100110110011101001001100111000000000
000000000000000000100010100000001001110011000000000000
000000000000000000000000000101001000001100110000000000
000000000000001101000000000000101001110011000000000000
000000000000000001100000000011001111001111110000000000
000000000000000000000000000101011101001110100000000000
000000000000000001100000011101001000001101000100000000
000000000000000000000011010101011111000100000000000000
000000000000000000000000011011101010000010000000000000
000000000000000000000011001111011011000000000000100000
000000000000000000000110000101011000000011110100000000
000000000000000000000000001111001000100011110000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111000110000110000000
000000000000000000000000001101011010010110000000000000
000000000000000001100000001101001011101111110000000000
000000000000000000100000000011101110101001110000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000010100011111111100001010100000000
000000000000000101000000000001011010010001010000000010
101000000000000000000000001000000001000000000000000000
100000000000000000000000000101001011000000100000000000
010000000000001000000011100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001000000000000000000
000000000000000000000000000101001010000000100000000000
000000000000000011100000000001001101110100010100000000
000000000000000000100000000111101010101000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010010000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011001001000010000000000000
000000000000001001100000001001000000000000000100000000
000000000000000001000000000011100000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000101001000001000000000000
000000000000000000000000011001000000000000000100000000
000000000000000000000010001001100000000010000000100000

.logic_tile 22 30
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000000000000000011000000000000000100000000
100000000000000000000000000001100000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000011000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000111011010000000000100000000
100000000000000000000000000000010000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000110
000000000000111000
000000000000000100
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000001010000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 9 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100111000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000111000000100
000011111000000001
000010000000000010
000010110000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000001000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000010000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 CLK36_$glb_clk
.sym 5 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 6 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 7 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 8 CLK36_$glb_clk
.sym 9 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 10 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 11 rst_$glb_sr
.sym 12 UI_inst.diplay_number.updating_$glb_ce
.sym 13 wdata[0]
.sym 14 wdata[12]
.sym 15 wdata[6]
.sym 16 wdata[5]
.sym 17 wdata[11]
.sym 18 wdata[4]
.sym 20 wdata[7]
.sym 21 wdata[0]
.sym 22 wdata[15]
.sym 23 wdata[6]
.sym 24 wdata[5]
.sym 26 wdata[4]
.sym 27 wdata[14]
.sym 28 wdata[7]
.sym 30 wdata[10]
.sym 32 wdata[8]
.sym 33 wdata[9]
.sym 34 wdata[2]
.sym 36 wdata[1]
.sym 38 wdata[3]
.sym 40 wdata[13]
.sym 41 wdata[3]
.sym 42 wdata[2]
.sym 44 wdata[1]
.sym 45 wdata[0]
.sym 46 wdata[8]
.sym 47 wdata[0]
.sym 48 wdata[1]
.sym 49 wdata[9]
.sym 50 wdata[1]
.sym 51 wdata[2]
.sym 52 wdata[10]
.sym 53 wdata[2]
.sym 54 wdata[3]
.sym 55 wdata[11]
.sym 56 wdata[3]
.sym 57 wdata[4]
.sym 58 wdata[12]
.sym 59 wdata[4]
.sym 60 wdata[5]
.sym 61 wdata[13]
.sym 62 wdata[5]
.sym 63 wdata[6]
.sym 64 wdata[14]
.sym 65 wdata[6]
.sym 66 wdata[7]
.sym 67 wdata[15]
.sym 68 wdata[7]
.sym 101 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$443_Y[13]_new_
.sym 103 $abc$29714$new_n3291_
.sym 104 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[1]_new_inv_
.sym 105 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[0]_new_inv_
.sym 106 $abc$29714$new_n3287_
.sym 107 $abc$29714$new_n3331_
.sym 108 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[11]_new_inv_
.sym 116 sin[0]
.sym 117 sin[11]
.sym 118 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[15]_new_
.sym 119 sin[13]
.sym 120 sin[1]
.sym 121 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[8]_new_inv_
.sym 122 $abc$29714$new_n3347_
.sym 123 $abc$29714$new_n3319_
.sym 131 SRAM.rdata_1[0]
.sym 132 SRAM.rdata_1[1]
.sym 133 SRAM.rdata_1[2]
.sym 134 SRAM.rdata_1[3]
.sym 135 SRAM.rdata_1[4]
.sym 136 SRAM.rdata_1[5]
.sym 137 SRAM.rdata_1[6]
.sym 138 SRAM.rdata_1[7]
.sym 142 $abc$29714$new_n3334_
.sym 144 wdata[5]
.sym 153 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 203 wdata[0]
.sym 204 wdata[12]
.sym 205 wdata[6]
.sym 207 wdata[11]
.sym 209 SRAM.rdata_1[7]
.sym 211 $abc$29714$new_n3286_
.sym 213 $abc$29714$new_n3290_
.sym 215 SRAM.rdata_1[1]
.sym 216 SRAM.rdata_1[2]
.sym 221 wdata[10]
.sym 224 wdata[3]
.sym 225 wdata[2]
.sym 228 wdata[1]
.sym 229 SRAM.rdata_1[0]
.sym 230 wdata[3]
.sym 232 wdata[13]
.sym 241 wdata[8]
.sym 242 SRAM.rdata_1[6]
.sym 246 wdata[4]
.sym 247 wdata[14]
.sym 248 wdata[7]
.sym 249 SRAM.rdata_1[4]
.sym 250 wdata[15]
.sym 255 wdata[9]
.sym 261 SRAM.rdata_1[11]
.sym 266 SRAM.rdata_1[13]
.sym 267 SRAM.rdata_1[3]
.sym 268 SRAM.rdata_1[14]
.sym 269 SRAM.rdata_0[0]
.sym 270 addr[0]
.sym 271 SRAM.rdata_0[1]
.sym 272 addr[0]
.sym 273 wdata[10]
.sym 277 addr[8]
.sym 280 addr[9]
.sym 281 SRAM.rdata_0[8]
.sym 282 addr[12]
.sym 287 addr[12]
.sym 288 SRAM.rdata_0[11]
.sym 289 dds_core.iscos
.sym 292 SRAM.rdata_0[13]
.sym 293 dds_core.iscos
.sym 316 addr[11]
.sym 327 addr[6]
.sym 329 SRAM.rdata_0[6]
.sym 331 SRAM.rdata_0[7]
.sym 332 SRAM.rdata_0[9]
.sym 336 SRAM.rdata_1[5]
.sym 337 addr[10]
.sym 348 wdata[14]
.sym 359 CLK36_$glb_clk
.sym 364 addr[1]
.sym 367 addr[4]
.sym 368 addr[12]
.sym 369 addr[11]
.sym 372 addr[1]
.sym 375 addr[7]
.sym 376 addr[6]
.sym 377 wdata[15]
.sym 378 addr[2]
.sym 379 addr[3]
.sym 381 wdata[12]
.sym 382 addr[5]
.sym 383 addr[13]
.sym 384 wdata[9]
.sym 385 wdata[14]
.sym 386 wdata[11]
.sym 387 addr[0]
.sym 388 wdata[10]
.sym 389 addr[0]
.sym 391 wdata[13]
.sym 392 wdata[8]
.sym 393 addr[8]
.sym 394 addr[9]
.sym 395 addr[10]
.sym 396 addr[8]
.sym 397 addr[0]
.sym 398 wdata[8]
.sym 399 addr[9]
.sym 400 addr[1]
.sym 401 wdata[9]
.sym 402 addr[10]
.sym 403 addr[2]
.sym 404 wdata[10]
.sym 405 addr[11]
.sym 406 addr[3]
.sym 407 wdata[11]
.sym 408 addr[12]
.sym 409 addr[4]
.sym 410 wdata[12]
.sym 411 addr[13]
.sym 412 addr[5]
.sym 413 wdata[13]
.sym 414 addr[0]
.sym 415 addr[6]
.sym 416 wdata[14]
.sym 417 addr[1]
.sym 418 addr[7]
.sym 419 wdata[15]
.sym 452 sin[15]
.sym 453 sin[8]
.sym 457 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[14]_new_
.sym 458 $abc$29714$new_n3343_
.sym 466 SRAM.rdata_1[8]
.sym 467 SRAM.rdata_1[9]
.sym 468 SRAM.rdata_1[10]
.sym 469 SRAM.rdata_1[11]
.sym 470 SRAM.rdata_1[12]
.sym 471 SRAM.rdata_1[13]
.sym 472 SRAM.rdata_1[14]
.sym 473 SRAM.rdata_1[15]
.sym 476 addr[1]
.sym 477 $abc$29714$new_n3298_
.sym 495 $abc$29714$new_n3318_
.sym 514 SRAM.rdata_1[8]
.sym 517 addr[7]
.sym 519 wdata[15]
.sym 520 SRAM.rdata_1[15]
.sym 522 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 527 addr[6]
.sym 529 addr[2]
.sym 530 addr[3]
.sym 533 addr[5]
.sym 534 addr[13]
.sym 536 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 537 addr[4]
.sym 539 addr[10]
.sym 541 wdata[12]
.sym 542 SRAM.rdata_1[9]
.sym 544 wdata[9]
.sym 546 wdata[11]
.sym 548 SRAM.rdata_1[10]
.sym 552 wdata[13]
.sym 557 sin[0]
.sym 559 sin[12]
.sym 560 SRAM.rdata_1[12]
.sym 561 $abc$29714$new_n3346_
.sym 562 SRAM.rdata_0[4]
.sym 563 SRAM.rdata_0[14]
.sym 564 sin[13]
.sym 565 SRAM.rdata_0[15]
.sym 566 sin[1]
.sym 570 wdata[8]
.sym 572 sin[14]
.sym 573 sin[15]
.sym 574 sin[12]
.sym 578 sin[0]
.sym 591 $PACKER_VCC_NET
.sym 592 $PACKER_VCC_NET
.sym 593 addr[11]
.sym 594 addr[10]
.sym 596 addr[4]
.sym 597 addr[13]
.sym 598 addr[2]
.sym 599 $PACKER_VCC_NET
.sym 600 addr[9]
.sym 601 addr[6]
.sym 602 addr[3]
.sym 604 addr[7]
.sym 606 addr[5]
.sym 608 addr[8]
.sym 609 wen
.sym 612 addr[12]
.sym 615 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 617 wen
.sym 620 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 623 $PACKER_VCC_NET
.sym 624 addr[10]
.sym 625 addr[2]
.sym 626 $PACKER_VCC_NET
.sym 627 addr[11]
.sym 628 addr[3]
.sym 629 $PACKER_VCC_NET
.sym 630 addr[12]
.sym 631 addr[4]
.sym 632 $PACKER_VCC_NET
.sym 633 addr[13]
.sym 634 addr[5]
.sym 635 $PACKER_VCC_NET
.sym 636 wen
.sym 637 addr[6]
.sym 638 $PACKER_VCC_NET
.sym 639 wen
.sym 640 addr[7]
.sym 641 $PACKER_VCC_NET
.sym 642 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 643 addr[8]
.sym 644 $PACKER_VCC_NET
.sym 645 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 646 addr[9]
.sym 681 sin[14]
.sym 693 SRAM.rdata_0[0]
.sym 694 SRAM.rdata_0[1]
.sym 695 SRAM.rdata_0[2]
.sym 696 SRAM.rdata_0[3]
.sym 697 SRAM.rdata_0[4]
.sym 698 SRAM.rdata_0[5]
.sym 699 SRAM.rdata_0[6]
.sym 700 SRAM.rdata_0[7]
.sym 704 addr[9]
.sym 715 addr[11]
.sym 741 addr[11]
.sym 743 SRAM.rdata_0[5]
.sym 745 $abc$29714$new_n3342_
.sym 747 addr[13]
.sym 748 addr[5]
.sym 749 $PACKER_VCC_NET
.sym 750 $PACKER_VCC_NET
.sym 754 SRAM.rdata_0[2]
.sym 755 addr[7]
.sym 756 SRAM.rdata_0[3]
.sym 757 addr[2]
.sym 758 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 760 wen
.sym 764 addr[3]
.sym 768 addr[8]
.sym 772 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 784 addr[4]
.sym 789 sin[8]
.sym 792 sin[11]
.sym 793 sin[9]
.sym 822 $PACKER_GND_NET
.sym 830 $PACKER_GND_NET
.sym 838 $PACKER_VCC_NET
.sym 846 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 SRAM.rdata_0[8]
.sym 921 SRAM.rdata_0[9]
.sym 922 SRAM.rdata_0[10]
.sym 923 SRAM.rdata_0[11]
.sym 924 SRAM.rdata_0[12]
.sym 925 SRAM.rdata_0[13]
.sym 926 SRAM.rdata_0[14]
.sym 927 SRAM.rdata_0[15]
.sym 969 addr[10]
.sym 972 $PACKER_GND_NET
.sym 981 SRAM.rdata_0[10]
.sym 989 $PACKER_VCC_NET
.sym 1006 dds_core.iscos
.sym 1014 SRAM.rdata_0[12]
.sym 1430 sin[5]
.sym 1434 sin[13]
.sym 1435 sin[14]
.sym 1436 sin[1]
.sym 1443 sin[15]
.sym 1444 sin[12]
.sym 1448 sin[0]
.sym 1453 sin[5]
.sym 1640 sin[9]
.sym 1644 sin[11]
.sym 1648 sin[8]
.sym 2288 sin[13]
.sym 2289 sin[14]
.sym 2290 sin[1]
.sym 2297 sin[15]
.sym 2298 sin[12]
.sym 2302 sin[0]
.sym 2303 sin[5]
.sym 2492 sin[9]
.sym 2496 sin[11]
.sym 2500 sin[8]
.sym 2605 DAC1.acc[1]
.sym 2606 DAC1.acc[2]
.sym 2607 DAC1.acc[3]
.sym 2608 DAC1.acc[4]
.sym 2609 DAC1.acc[5]
.sym 2610 DAC1.acc[6]
.sym 2611 DAC1.acc[7]
.sym 2631 cordicCORE.U.x_i_s_pipe[3]
.sym 2699 SCLK
.sym 2813 DAC1.acc[8]
.sym 2814 DAC1.acc[9]
.sym 2815 DAC1.acc[10]
.sym 2816 DAC1.acc[11]
.sym 2817 DAC1.acc[12]
.sym 2818 DAC1.acc[13]
.sym 2819 DAC1.acc[14]
.sym 2820 DAC1.acc[15]
.sym 2862 DAC1.acc[0]
.sym 2870 adcdata[0]
.sym 2873 adcdata[5]
.sym 2885 adcdata[4]
.sym 2895 adcdata[7]
.sym 2905 adcdata[8]
.sym 2907 adcdata[9]
.sym 2916 adcdata[2]
.sym 2924 adcdata[5]
.sym 2926 adcdata[7]
.sym 2928 adcdata[8]
.sym 2930 adcdata[9]
.sym 3025 X_R
.sym 3026 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[3]_new_inv_
.sym 3028 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[2]_new_inv_
.sym 3029 DAC1.dac_val[15]
.sym 3030 L2
.sym 3031 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[1]_new_inv_
.sym 3032 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[0]_new_inv_
.sym 3138 sin[13]
.sym 3139 sin[14]
.sym 3140 sinmod[6]
.sym 3142 sinmod[7]
.sym 3144 sinmod[0]
.sym 3145 sin[1]
.sym 3146 sinmod[1]
.sym 3147 sin[15]
.sym 3148 sin[12]
.sym 3153 sin[5]
.sym 3157 sin[0]
.sym 3218 sinmod[0]
.sym 3219 sinmod[1]
.sym 3220 sinmod[2]
.sym 3221 sinmod[3]
.sym 3222 sinmod[4]
.sym 3223 sinmod[5]
.sym 3224 sinmod[6]
.sym 3225 sinmod[7]
.sym 3253 adcdata[2]
.sym 3298 adcdata[1]
.sym 3300 sinmod[5]
.sym 3310 adcdata[13]
.sym 3332 sinmod[2]
.sym 3342 sinmod[3]
.sym 3344 sinmod[4]
.sym 3350 sinmod[14]
.sym 3351 sin[9]
.sym 3352 sinmod[15]
.sym 3354 sin[8]
.sym 3355 sin[11]
.sym 3365 adcdata[1]
.sym 3367 adcdata[13]
.sym 3377 adcdata[8]
.sym 3378 adcdata[15]
.sym 3379 adcdata[14]
.sym 3381 adcdata[4]
.sym 3383 adcdata[7]
.sym 3384 adcdata[0]
.sym 3387 adcdata[9]
.sym 3389 adcdata[5]
.sym 3391 adcdata[6]
.sym 3393 adcdata[2]
.sym 3394 adcdata[3]
.sym 3397 adcdata[12]
.sym 3398 adcdata[10]
.sym 3399 adcdata[11]
.sym 3401 adcdata[1]
.sym 3403 adcdata[13]
.sym 3407 adcdata[8]
.sym 3408 adcdata[0]
.sym 3409 adcdata[9]
.sym 3410 adcdata[1]
.sym 3411 adcdata[10]
.sym 3412 adcdata[2]
.sym 3413 adcdata[11]
.sym 3414 adcdata[3]
.sym 3415 adcdata[12]
.sym 3416 adcdata[4]
.sym 3417 adcdata[13]
.sym 3418 adcdata[5]
.sym 3419 adcdata[14]
.sym 3420 adcdata[6]
.sym 3421 adcdata[15]
.sym 3422 adcdata[7]
.sym 3424 sinmod[10]
.sym 3425 sinmod[11]
.sym 3426 sinmod[12]
.sym 3427 sinmod[13]
.sym 3428 sinmod[14]
.sym 3429 sinmod[15]
.sym 3430 sinmod[8]
.sym 3431 sinmod[9]
.sym 3504 sinmod[8]
.sym 3506 sinmod[13]
.sym 3509 adcdata[14]
.sym 3511 adcdata[4]
.sym 3512 SCLK
.sym 3514 adcdata[0]
.sym 3516 sinmod[9]
.sym 3517 adcdata[15]
.sym 3522 adcdata[6]
.sym 3525 adcdata[3]
.sym 3528 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 3529 adcdata[12]
.sym 3530 adcdata[10]
.sym 3531 adcdata[11]
.sym 3538 sinmod[10]
.sym 3548 sinmod[11]
.sym 3550 sinmod[12]
.sym 3556 sinmod[22]
.sym 3558 sinmod[23]
.sym 3585 sin[0]
.sym 3588 sin[10]
.sym 3589 sin[5]
.sym 3590 sin[14]
.sym 3591 sin[13]
.sym 3592 sin[12]
.sym 3594 sin[2]
.sym 3596 sin[1]
.sym 3598 sin[15]
.sym 3600 sin[3]
.sym 3601 sin[4]
.sym 3604 sin[6]
.sym 3605 sin[9]
.sym 3608 sin[8]
.sym 3609 sin[11]
.sym 3611 sin[7]
.sym 3613 sin[8]
.sym 3614 sin[0]
.sym 3615 sin[9]
.sym 3616 sin[1]
.sym 3617 sin[10]
.sym 3618 sin[2]
.sym 3619 sin[11]
.sym 3620 sin[3]
.sym 3621 sin[12]
.sym 3622 sin[4]
.sym 3623 sin[13]
.sym 3624 sin[5]
.sym 3625 sin[14]
.sym 3626 sin[6]
.sym 3627 sin[15]
.sym 3628 sin[7]
.sym 3630 CLK36_$glb_clk
.sym 3632 sinmod[16]
.sym 3633 sinmod[17]
.sym 3634 sinmod[18]
.sym 3635 sinmod[19]
.sym 3636 sinmod[20]
.sym 3637 sinmod[21]
.sym 3638 sinmod[22]
.sym 3639 sinmod[23]
.sym 3712 sinmod[16]
.sym 3714 sinmod[21]
.sym 3720 sin[10]
.sym 3724 sinmod[17]
.sym 3727 sin[2]
.sym 3733 sin[3]
.sym 3734 sin[4]
.sym 3737 sin[7]
.sym 3738 sin[6]
.sym 3746 sinmod[18]
.sym 3756 sinmod[19]
.sym 3758 sinmod[20]
.sym 3764 sinmod[30]
.sym 3766 sinmod[31]
.sym 3841 sinmod[24]
.sym 3842 sinmod[25]
.sym 3843 sinmod[26]
.sym 3844 sinmod[27]
.sym 3845 sinmod[28]
.sym 3846 sinmod[29]
.sym 3847 sinmod[30]
.sym 3848 sinmod[31]
.sym 3921 sinmod[24]
.sym 3923 sinmod[29]
.sym 3927 sinmod[31]
.sym 3933 sinmod[25]
.sym 3955 sinmod[26]
.sym 3965 sinmod[27]
.sym 3967 sinmod[28]
.sym 3980 sinmod[31]
.sym 4122 $PACKER_VCC_NET
.sym 6673 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[6]_new_inv_
.sym 6674 $abc$29714$new_n3311_
.sym 6675 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[9]_new_inv_
.sym 6676 $abc$29714$new_n3303_
.sym 6677 $abc$29714$new_n3323_
.sym 6678 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[4]_new_inv_
.sym 6679 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[7]_new_inv_
.sym 6680 $abc$29714$new_n3315_
.sym 6715 $abc$29714$new_n3330_
.sym 6717 $abc$29714$new_n3291_
.sym 6720 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 6721 SRAM.rdata_1[13]
.sym 6725 SRAM.rdata_1[11]
.sym 6728 $abc$29714$new_n3287_
.sym 6729 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6730 SRAM.rdata_1[1]
.sym 6732 SRAM.rdata_0[0]
.sym 6733 SRAM.rdata_0[11]
.sym 6734 SRAM.rdata_0[1]
.sym 6736 SRAM.rdata_1[0]
.sym 6737 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 6741 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6744 $abc$29714$new_n3286_
.sym 6745 $abc$29714$new_n3331_
.sym 6746 $abc$29714$new_n3290_
.sym 6748 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 6750 SRAM.rdata_1[13]
.sym 6751 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 6760 SRAM.rdata_1[1]
.sym 6761 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6766 SRAM.rdata_0[1]
.sym 6767 $abc$29714$new_n3291_
.sym 6768 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6769 $abc$29714$new_n3290_
.sym 6772 $abc$29714$new_n3286_
.sym 6773 SRAM.rdata_0[0]
.sym 6774 $abc$29714$new_n3287_
.sym 6775 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6778 SRAM.rdata_1[0]
.sym 6780 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6785 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6787 SRAM.rdata_1[11]
.sym 6790 $abc$29714$new_n3331_
.sym 6791 $abc$29714$new_n3330_
.sym 6792 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6793 SRAM.rdata_0[11]
.sym 6825 sin[9]
.sym 6826 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[3]_new_inv_
.sym 6827 $abc$29714$new_n3299_
.sym 6829 sin[4]
.sym 6831 sin[6]
.sym 6832 sin[7]
.sym 6833 $abc$29714$new_n3330_
.sym 6837 SRAM.rdata_1[6]
.sym 6838 SRAM.rdata_0[4]
.sym 6842 wdata[8]
.sym 6846 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 6854 SRAM.rdata_1[5]
.sym 6855 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 6858 SRAM.rdata_1[9]
.sym 6859 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6873 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6878 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6886 dds_core.iscos
.sym 6905 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[1]_new_inv_
.sym 6906 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[0]_new_inv_
.sym 6908 $abc$29714$new_n3347_
.sym 6910 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$443_Y[13]_new_
.sym 6914 $abc$29714$new_n3346_
.sym 6915 SRAM.rdata_1[8]
.sym 6916 $abc$29714$new_n3318_
.sym 6917 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[11]_new_inv_
.sym 6918 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6920 dds_core.iscos
.sym 6921 SRAM.rdata_0[13]
.sym 6923 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6924 cnt[11]
.sym 6925 SRAM.rdata_0[15]
.sym 6927 SRAM.rdata_0[8]
.sym 6929 SRAM.rdata_1[15]
.sym 6932 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6933 $abc$29714$new_n3319_
.sym 6935 cnt[11]
.sym 6937 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[0]_new_inv_
.sym 6942 cnt[11]
.sym 6944 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[11]_new_inv_
.sym 6947 $abc$29714$new_n3347_
.sym 6948 SRAM.rdata_0[15]
.sym 6949 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6950 $abc$29714$new_n3346_
.sym 6953 SRAM.rdata_0[13]
.sym 6954 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6955 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$443_Y[13]_new_
.sym 6956 cnt[11]
.sym 6961 cnt[11]
.sym 6962 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[1]_new_inv_
.sym 6965 $abc$29714$new_n3318_
.sym 6966 $abc$29714$new_n3319_
.sym 6967 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 6968 SRAM.rdata_0[8]
.sym 6972 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6973 SRAM.rdata_1[15]
.sym 6978 SRAM.rdata_1[8]
.sym 6979 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 6981 dds_core.iscos
.sym 6982 CLK36_$glb_clk
.sym 7012 sin[3]
.sym 7021 wdata[9]
.sym 7024 sin[11]
.sym 7025 wdata[13]
.sym 7026 SRAM.rdata_1[3]
.sym 7027 sin[9]
.sym 7029 wdata[11]
.sym 7030 cnt[11]
.sym 7033 sin[3]
.sym 7034 cnt[11]
.sym 7036 sin[4]
.sym 7040 sin[6]
.sym 7042 sin[7]
.sym 7052 cnt[11]
.sym 7054 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[8]_new_inv_
.sym 7057 SRAM.rdata_1[14]
.sym 7058 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 7059 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[15]_new_
.sym 7060 dds_core.iscos
.sym 7061 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 7065 SRAM.rdata_0[14]
.sym 7072 $abc$29714$new_n3343_
.sym 7074 $abc$29714$new_n3342_
.sym 7088 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[15]_new_
.sym 7090 cnt[11]
.sym 7095 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[8]_new_inv_
.sym 7097 cnt[11]
.sym 7118 $abc$29714$new_n3342_
.sym 7119 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 7120 SRAM.rdata_0[14]
.sym 7121 $abc$29714$new_n3343_
.sym 7125 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 7126 SRAM.rdata_1[14]
.sym 7128 dds_core.iscos
.sym 7129 CLK36_$glb_clk
.sym 7164 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 7167 wdata[10]
.sym 7170 addr[0]
.sym 7171 addr[0]
.sym 7173 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 7175 addr[9]
.sym 7177 addr[8]
.sym 7198 dds_core.iscos
.sym 7202 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[14]_new_
.sym 7218 cnt[11]
.sym 7248 cnt[11]
.sym 7250 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[14]_new_
.sym 7275 dds_core.iscos
.sym 7276 CLK36_$glb_clk
.sym 7316 dds_core.iscos
.sym 7317 addr[12]
.sym 7323 addr[12]
.sym 7332 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 7478 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 7596 $abc$29714$new_n3247_
.sym 7597 F2SRAM.poscount[6]
.sym 7600 F2SRAM.poscount[4]
.sym 7601 F2SRAM.poscount[3]
.sym 7603 F2SRAM.poscount[5]
.sym 7620 sin[4]
.sym 7621 sin[6]
.sym 7629 sin[3]
.sym 7630 sin[7]
.sym 7764 F2SRAM.poscount[2]
.sym 7924 L2
.sym 8209 adcdata[1]
.sym 8210 sin[6]
.sym 8214 sin[7]
.sym 8216 sin[4]
.sym 8217 sin[3]
.sym 8332 adc_host_hi.shiftdata[9]
.sym 8333 adc_host_hi.shiftdata[8]
.sym 8334 adc_host_hi.shiftdata[10]
.sym 8335 adc_host_hi.shiftdata[6]
.sym 8336 adc_host_hi.shiftdata[7]
.sym 8362 adc_host_hi.shiftdata[5]
.sym 8478 adcdata[9]
.sym 8480 adcdata[6]
.sym 8481 adcdata[10]
.sym 8483 adcdata[5]
.sym 8484 adcdata[7]
.sym 8485 adcdata[8]
.sym 8496 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 8497 cordicCORE.x[6]
.sym 8500 cordicCORE.U.x_i_s_pipe[3]
.sym 8504 adc_host_hi.shiftdata[10]
.sym 8505 adcdata[5]
.sym 8507 adcdata[7]
.sym 8509 adcdata[8]
.sym 8511 adcdata[9]
.sym 8512 L2
.sym 8521 DAC1.acc[2]
.sym 8523 DAC1.acc[0]
.sym 8525 DAC1.acc[6]
.sym 8527 adcdata[1]
.sym 8530 DAC1.acc[3]
.sym 8531 DAC1.acc[4]
.sym 8532 DAC1.acc[5]
.sym 8538 adcdata[2]
.sym 8540 adcdata[5]
.sym 8541 adcdata[7]
.sym 8542 DAC1.acc[7]
.sym 8544 DAC1.acc[1]
.sym 8545 adcdata[6]
.sym 8546 adcdata[4]
.sym 8547 adcdata[0]
.sym 8549 adcdata[3]
.sym 8551 $auto$alumacc.cc:474:replace_alu$3166.C[1]
.sym 8553 adcdata[0]
.sym 8554 DAC1.acc[0]
.sym 8557 $auto$alumacc.cc:474:replace_alu$3166.C[2]
.sym 8559 DAC1.acc[1]
.sym 8560 adcdata[1]
.sym 8561 $auto$alumacc.cc:474:replace_alu$3166.C[1]
.sym 8563 $auto$alumacc.cc:474:replace_alu$3166.C[3]
.sym 8565 adcdata[2]
.sym 8566 DAC1.acc[2]
.sym 8567 $auto$alumacc.cc:474:replace_alu$3166.C[2]
.sym 8569 $auto$alumacc.cc:474:replace_alu$3166.C[4]
.sym 8571 DAC1.acc[3]
.sym 8572 adcdata[3]
.sym 8573 $auto$alumacc.cc:474:replace_alu$3166.C[3]
.sym 8575 $auto$alumacc.cc:474:replace_alu$3166.C[5]
.sym 8577 DAC1.acc[4]
.sym 8578 adcdata[4]
.sym 8579 $auto$alumacc.cc:474:replace_alu$3166.C[4]
.sym 8581 $auto$alumacc.cc:474:replace_alu$3166.C[6]
.sym 8583 DAC1.acc[5]
.sym 8584 adcdata[5]
.sym 8585 $auto$alumacc.cc:474:replace_alu$3166.C[5]
.sym 8587 $auto$alumacc.cc:474:replace_alu$3166.C[7]
.sym 8589 adcdata[6]
.sym 8590 DAC1.acc[6]
.sym 8591 $auto$alumacc.cc:474:replace_alu$3166.C[6]
.sym 8593 $auto$alumacc.cc:474:replace_alu$3166.C[8]
.sym 8595 adcdata[7]
.sym 8596 DAC1.acc[7]
.sym 8597 $auto$alumacc.cc:474:replace_alu$3166.C[7]
.sym 8599 CLK36_$glb_clk
.sym 8628 adc_host_hi.shiftdata[5]
.sym 8631 adc_host_hi.shiftdata[11]
.sym 8649 adcdata[6]
.sym 8651 adcdata[10]
.sym 8655 adcdata[12]
.sym 8657 adcdata[11]
.sym 8659 adcdata[3]
.sym 8661 $auto$alumacc.cc:474:replace_alu$3166.C[8]
.sym 8666 DAC1.acc[8]
.sym 8668 DAC1.acc[10]
.sym 8669 adcdata[10]
.sym 8670 DAC1.dac_val[15]
.sym 8673 adcdata[8]
.sym 8674 adcdata[9]
.sym 8675 DAC1.acc[9]
.sym 8683 adcdata[12]
.sym 8684 adcdata[11]
.sym 8685 DAC1.acc[11]
.sym 8686 DAC1.acc[12]
.sym 8687 adcdata[13]
.sym 8688 DAC1.acc[14]
.sym 8689 DAC1.acc[15]
.sym 8695 DAC1.acc[13]
.sym 8696 adcdata[14]
.sym 8698 $auto$alumacc.cc:474:replace_alu$3166.C[9]
.sym 8700 adcdata[8]
.sym 8701 DAC1.acc[8]
.sym 8702 $auto$alumacc.cc:474:replace_alu$3166.C[8]
.sym 8704 $auto$alumacc.cc:474:replace_alu$3166.C[10]
.sym 8706 DAC1.acc[9]
.sym 8707 adcdata[9]
.sym 8708 $auto$alumacc.cc:474:replace_alu$3166.C[9]
.sym 8710 $auto$alumacc.cc:474:replace_alu$3166.C[11]
.sym 8712 adcdata[10]
.sym 8713 DAC1.acc[10]
.sym 8714 $auto$alumacc.cc:474:replace_alu$3166.C[10]
.sym 8716 $auto$alumacc.cc:474:replace_alu$3166.C[12]
.sym 8718 adcdata[11]
.sym 8719 DAC1.acc[11]
.sym 8720 $auto$alumacc.cc:474:replace_alu$3166.C[11]
.sym 8722 $auto$alumacc.cc:474:replace_alu$3166.C[13]
.sym 8724 adcdata[12]
.sym 8725 DAC1.acc[12]
.sym 8726 $auto$alumacc.cc:474:replace_alu$3166.C[12]
.sym 8728 $auto$alumacc.cc:474:replace_alu$3166.C[14]
.sym 8730 DAC1.acc[13]
.sym 8731 adcdata[13]
.sym 8732 $auto$alumacc.cc:474:replace_alu$3166.C[13]
.sym 8734 $auto$alumacc.cc:474:replace_alu$3166.C[15]
.sym 8736 adcdata[14]
.sym 8737 DAC1.acc[14]
.sym 8738 $auto$alumacc.cc:474:replace_alu$3166.C[14]
.sym 8740 $auto$alumacc.cc:474:replace_alu$3166.C[16]
.sym 8742 DAC1.dac_val[15]
.sym 8743 DAC1.acc[15]
.sym 8744 $auto$alumacc.cc:474:replace_alu$3166.C[15]
.sym 8746 CLK36_$glb_clk
.sym 8772 adcdata[15]
.sym 8773 adcdata[12]
.sym 8774 adcdata[11]
.sym 8775 adcdata[3]
.sym 8776 adcdata[1]
.sym 8777 adcdata[13]
.sym 8778 adcdata[14]
.sym 8779 adcdata[4]
.sym 8796 adc_host_hi.shiftdata[4]
.sym 8797 adcdata[1]
.sym 8798 sin[6]
.sym 8800 sin[4]
.sym 8801 sin[3]
.sym 8802 sin[7]
.sym 8803 adcdata[4]
.sym 8804 adc_host_hi.shiftdata[11]
.sym 8808 $auto$alumacc.cc:474:replace_alu$3166.C[16]
.sym 8815 adcdata[0]
.sym 8819 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[1]_new_inv_
.sym 8820 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[0]_new_inv_
.sym 8823 adcdata[5]
.sym 8824 adcdata[2]
.sym 8825 adcdata[7]
.sym 8827 adcdata[8]
.sym 8829 adcdata[9]
.sym 8830 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[3]_new_inv_
.sym 8832 adcdata[3]
.sym 8833 adcdata[6]
.sym 8835 adcdata[10]
.sym 8837 adcdata[15]
.sym 8838 adcdata[12]
.sym 8839 adcdata[11]
.sym 8840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[2]_new_inv_
.sym 8841 adcdata[1]
.sym 8842 adcdata[13]
.sym 8843 adcdata[14]
.sym 8844 adcdata[4]
.sym 8849 $auto$alumacc.cc:474:replace_alu$3166.C[16]
.sym 8852 adcdata[3]
.sym 8853 adcdata[2]
.sym 8854 adcdata[1]
.sym 8855 adcdata[0]
.sym 8864 adcdata[7]
.sym 8865 adcdata[6]
.sym 8866 adcdata[5]
.sym 8867 adcdata[4]
.sym 8871 adcdata[15]
.sym 8876 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[3]_new_inv_
.sym 8877 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[2]_new_inv_
.sym 8878 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[0]_new_inv_
.sym 8879 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[1]_new_inv_
.sym 8882 adcdata[10]
.sym 8883 adcdata[8]
.sym 8884 adcdata[9]
.sym 8885 adcdata[11]
.sym 8888 adcdata[14]
.sym 8889 adcdata[13]
.sym 8890 adcdata[15]
.sym 8891 adcdata[12]
.sym 8893 CLK36_$glb_clk
.sym 8920 adc_host_hi.shiftdata[14]
.sym 8921 adc_host_hi.shiftdata[15]
.sym 8922 adc_host_hi.shiftdata[12]
.sym 8923 adc_host_hi.shiftdata[2]
.sym 8924 adc_host_hi.shiftdata[3]
.sym 8925 adc_host_hi.shiftdata[4]
.sym 8926 adc_host_hi.shiftdata[13]
.sym 8927 cordicCORE.x[10]
.sym 8931 X_R
.sym 8933 adcdata[0]
.sym 8938 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 8939 cordicCORE.x[9]
.sym 8987 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 8988 adc_host_hi.shiftdata[2]
.sym 9013 adc_host_hi.shiftdata[2]
.sym 9039 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 9040 CLK36_$glb_clk
.sym 9083 SDO
.sym 9228 sinmod[6]
.sym 9230 sinmod[0]
.sym 9232 sinmod[1]
.sym 9234 sinmod[7]
.sym 9375 sinmod[14]
.sym 9381 sinmod[15]
.sym 9520 sinmod[23]
.sym 9522 sinmod[22]
.sym 9523 $PACKER_VCC_NET
.sym 9673 sinmod[30]
.sym 9675 sinmod[31]
.sym 9819 sinmod[31]
.sym 11229 $abc$29714$new_n3327_
.sym 11230 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[12]_new_inv_
.sym 11231 wdata[2]
.sym 11232 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[10]_new_inv_
.sym 11233 wdata[4]
.sym 11234 $abc$29714$new_n3295_
.sym 11235 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[2]_new_inv_
.sym 11236 $abc$29714$new_n3335_
.sym 11272 SRAM.rdata_1[9]
.sym 11273 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11275 $abc$29714$new_n3322_
.sym 11279 $abc$29714$new_n3302_
.sym 11280 SRAM.rdata_0[6]
.sym 11281 $abc$29714$new_n3314_
.sym 11282 $abc$29714$new_n3303_
.sym 11283 SRAM.rdata_0[4]
.sym 11284 SRAM.rdata_1[6]
.sym 11285 $abc$29714$new_n3310_
.sym 11286 $abc$29714$new_n3315_
.sym 11288 $abc$29714$new_n3311_
.sym 11292 SRAM.rdata_0[7]
.sym 11293 SRAM.rdata_1[7]
.sym 11294 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11295 SRAM.rdata_1[4]
.sym 11298 SRAM.rdata_0[9]
.sym 11299 $abc$29714$new_n3323_
.sym 11301 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11304 SRAM.rdata_0[6]
.sym 11305 $abc$29714$new_n3310_
.sym 11306 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11307 $abc$29714$new_n3311_
.sym 11311 SRAM.rdata_1[6]
.sym 11312 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11316 SRAM.rdata_0[9]
.sym 11317 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11318 $abc$29714$new_n3322_
.sym 11319 $abc$29714$new_n3323_
.sym 11322 SRAM.rdata_1[4]
.sym 11324 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11329 SRAM.rdata_1[9]
.sym 11331 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11334 $abc$29714$new_n3302_
.sym 11335 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11336 SRAM.rdata_0[4]
.sym 11337 $abc$29714$new_n3303_
.sym 11340 $abc$29714$new_n3315_
.sym 11341 SRAM.rdata_0[7]
.sym 11342 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11343 $abc$29714$new_n3314_
.sym 11346 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11347 SRAM.rdata_1[7]
.sym 11359 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[5]_new_inv_
.sym 11360 sin[2]
.sym 11361 $abc$29714$new_n3307_
.sym 11362 sin[12]
.sym 11363 sin[10]
.sym 11365 $abc$29714$new_n3302_
.sym 11366 $abc$29714$new_n3294_
.sym 11370 wdata[3]
.sym 11372 wdata[13]
.sym 11373 $abc$29714$new_n3314_
.sym 11375 $abc$29714$new_n3322_
.sym 11376 wdata[10]
.sym 11377 $abc$29714$new_n3310_
.sym 11378 wdata[1]
.sym 11380 wdata[2]
.sym 11382 SRAM.rdata_0[6]
.sym 11386 SRAM.rdata_0[7]
.sym 11388 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11392 SRAM.rdata_0[9]
.sym 11401 SRAM.rdata_0[2]
.sym 11403 SRAM.rdata_0[3]
.sym 11408 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11413 SRAM.rdata_0[10]
.sym 11414 dds_core.iscos
.sym 11418 dds_core.iscos
.sym 11434 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[6]_new_inv_
.sym 11435 SRAM.rdata_1[3]
.sym 11436 dds_core.iscos
.sym 11437 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11439 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[4]_new_inv_
.sym 11444 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[9]_new_inv_
.sym 11445 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11447 $abc$29714$new_n3298_
.sym 11448 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[7]_new_inv_
.sym 11458 SRAM.rdata_0[3]
.sym 11460 $abc$29714$new_n3299_
.sym 11464 cnt[11]
.sym 11468 cnt[11]
.sym 11470 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[9]_new_inv_
.sym 11473 SRAM.rdata_0[3]
.sym 11474 $abc$29714$new_n3298_
.sym 11475 $abc$29714$new_n3299_
.sym 11476 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11480 SRAM.rdata_1[3]
.sym 11482 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11492 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[4]_new_inv_
.sym 11494 cnt[11]
.sym 11505 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[6]_new_inv_
.sym 11506 cnt[11]
.sym 11509 cnt[11]
.sym 11511 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[7]_new_inv_
.sym 11513 dds_core.iscos
.sym 11514 CLK36_$glb_clk
.sym 11522 sin[5]
.sym 11528 SRAM.rdata_1[5]
.sym 11530 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 11531 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11532 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 11534 addr[10]
.sym 11536 addr[5]
.sym 11537 addr[13]
.sym 11539 wdata[12]
.sym 11542 sin[2]
.sym 11548 sin[10]
.sym 11559 dds_core.iscos
.sym 11566 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[3]_new_inv_
.sym 11576 cnt[11]
.sym 11616 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[3]_new_inv_
.sym 11617 cnt[11]
.sym 11636 dds_core.iscos
.sym 11637 CLK36_$glb_clk
.sym 11640 dds_core.iscos
.sym 11654 wen
.sym 11657 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 11659 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 11660 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 11662 addr[8]
.sym 11672 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22390
.sym 11775 dds_core.iscos
.sym 11777 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 11780 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 11783 dds_core.iscos
.sym 11784 $PACKER_VCC_NET
.sym 11789 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 11790 $PACKER_VCC_NET
.sym 11886 F2SRAM.poscount[1]
.sym 11889 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22390
.sym 11892 $abc$29714$new_n3246_
.sym 11902 cnt[11]
.sym 12010 $abc$29714$auto$wreduce.cc:455:run$3026[2]
.sym 12011 $abc$29714$auto$wreduce.cc:455:run$3026[3]
.sym 12012 $abc$29714$auto$wreduce.cc:455:run$3026[4]
.sym 12013 $abc$29714$auto$wreduce.cc:455:run$3026[5]
.sym 12014 $abc$29714$auto$wreduce.cc:455:run$3026[6]
.sym 12015 $abc$29714$auto$wreduce.cc:455:run$3026[7]
.sym 12028 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 12040 sin[10]
.sym 12042 sin[2]
.sym 12050 F2SRAM.poscount[6]
.sym 12054 F2SRAM.poscount[3]
.sym 12056 F2SRAM.poscount[5]
.sym 12058 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12059 F2SRAM.poscount[2]
.sym 12061 F2SRAM.poscount[4]
.sym 12064 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12068 $abc$29714$auto$wreduce.cc:455:run$3026[3]
.sym 12069 F2SRAM.poscount[4]
.sym 12070 $abc$29714$auto$wreduce.cc:455:run$3026[5]
.sym 12077 $abc$29714$auto$wreduce.cc:455:run$3026[4]
.sym 12078 F2SRAM.poscount[3]
.sym 12079 $abc$29714$auto$wreduce.cc:455:run$3026[6]
.sym 12082 F2SRAM.poscount[3]
.sym 12083 F2SRAM.poscount[5]
.sym 12084 F2SRAM.poscount[4]
.sym 12085 F2SRAM.poscount[2]
.sym 12088 $abc$29714$auto$wreduce.cc:455:run$3026[6]
.sym 12089 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12090 F2SRAM.poscount[6]
.sym 12091 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12106 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12107 $abc$29714$auto$wreduce.cc:455:run$3026[4]
.sym 12108 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12109 F2SRAM.poscount[4]
.sym 12112 F2SRAM.poscount[3]
.sym 12113 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12114 $abc$29714$auto$wreduce.cc:455:run$3026[3]
.sym 12115 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12124 F2SRAM.poscount[5]
.sym 12125 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12126 $abc$29714$auto$wreduce.cc:455:run$3026[5]
.sym 12127 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12129 CLK36_$glb_clk
.sym 12131 $abc$29714$auto$wreduce.cc:455:run$3026[8]
.sym 12132 $abc$29714$auto$wreduce.cc:455:run$3026[9]
.sym 12133 $abc$29714$auto$wreduce.cc:455:run$3026[10]
.sym 12134 $abc$29714$auto$wreduce.cc:455:run$3026[11]
.sym 12135 $abc$29714$auto$wreduce.cc:455:run$3026[12]
.sym 12136 $abc$29714$auto$wreduce.cc:455:run$3026[13]
.sym 12137 $abc$29714$auto$wreduce.cc:455:run$3026[14]
.sym 12138 $abc$29714$auto$wreduce.cc:455:run$3026[15]
.sym 12146 L2
.sym 12147 F2SRAM.poscount[6]
.sym 12160 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 12254 $abc$29714$auto$wreduce.cc:455:run$3026[16]
.sym 12256 F2SRAM.poscount[16]
.sym 12257 F2SRAM.poscount[9]
.sym 12258 F2SRAM.poscount[14]
.sym 12260 $abc$29714$new_n3250_
.sym 12261 F2SRAM.poscount[15]
.sym 12289 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12392 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12513 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 12532 sin[10]
.sym 12534 sin[2]
.sym 12623 cordicCORE.U.x_i_s_pipe[3]
.sym 12624 $abc$29714$new_n3150_
.sym 12625 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[2]_new_
.sym 12626 $abc$29714$new_n3153_
.sym 12628 $abc$29714$new_n3148_
.sym 12629 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 12630 $abc$29714$new_n3161_
.sym 12641 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 12647 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 12648 $abc$29714$new_n3155_
.sym 12652 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 12657 F2SRAM.spi_go
.sym 12666 adc_host_hi.shiftdata[8]
.sym 12673 adc_host_hi.shiftdata[9]
.sym 12676 adc_host_hi.shiftdata[6]
.sym 12686 adc_host_hi.shiftdata[5]
.sym 12689 SCLK
.sym 12693 adc_host_hi.shiftdata[7]
.sym 12704 adc_host_hi.shiftdata[8]
.sym 12709 adc_host_hi.shiftdata[7]
.sym 12718 adc_host_hi.shiftdata[9]
.sym 12721 adc_host_hi.shiftdata[5]
.sym 12727 adc_host_hi.shiftdata[6]
.sym 12744 SCLK
.sym 12746 $abc$29714$new_n3172_
.sym 12747 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20584[1]_new_inv_
.sym 12748 DAC1.acc[0]
.sym 12749 F2SRAM.spi_go
.sym 12750 $abc$29714$new_n3173_
.sym 12751 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 12752 $abc$29714$new_n3171_
.sym 12753 $abc$29714$new_n3151_
.sym 12758 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 12759 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 12762 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 12765 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 12769 cordicCORE.x[8]
.sym 12773 cordicCORE.x[12]
.sym 12777 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12788 adc_host_hi.shiftdata[9]
.sym 12789 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 12790 adc_host_hi.shiftdata[5]
.sym 12791 adc_host_hi.shiftdata[6]
.sym 12797 adc_host_hi.shiftdata[8]
.sym 12798 adc_host_hi.shiftdata[10]
.sym 12800 adc_host_hi.shiftdata[7]
.sym 12821 adc_host_hi.shiftdata[9]
.sym 12834 adc_host_hi.shiftdata[6]
.sym 12839 adc_host_hi.shiftdata[10]
.sym 12852 adc_host_hi.shiftdata[5]
.sym 12856 adc_host_hi.shiftdata[7]
.sym 12862 adc_host_hi.shiftdata[8]
.sym 12866 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 12867 CLK36_$glb_clk
.sym 12869 $abc$29714$new_n3155_
.sym 12871 $abc$29714$new_n3156_
.sym 12872 $abc$29714$new_n3158_
.sym 12875 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[3]_new_
.sym 12876 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[3]_new_
.sym 12884 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 12885 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 12889 cordicCORE.x[5]
.sym 12894 adcdata[14]
.sym 12896 adcdata[4]
.sym 12898 adcdata[15]
.sym 12899 adcdata[0]
.sym 12900 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 12903 SCLK
.sym 12910 SCLK
.sym 12916 adc_host_hi.shiftdata[10]
.sym 12938 adc_host_hi.shiftdata[4]
.sym 12961 adc_host_hi.shiftdata[4]
.sym 12981 adc_host_hi.shiftdata[10]
.sym 12990 SCLK
.sym 12992 $abc$29714$new_n3188_
.sym 12993 adcdata[0]
.sym 12994 $abc$29714$new_n3187_
.sym 12997 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12066_Y_new_inv_
.sym 12999 $abc$29714$new_n3191_
.sym 13005 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 13008 cordicCORE.U.x_i_s_pipe[7]
.sym 13009 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 13020 sin[10]
.sym 13026 sin[2]
.sym 13027 adcdata[0]
.sym 13034 adc_host_hi.shiftdata[14]
.sym 13035 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 13036 adc_host_hi.shiftdata[12]
.sym 13038 adc_host_hi.shiftdata[3]
.sym 13039 adc_host_hi.shiftdata[11]
.sym 13043 adc_host_hi.shiftdata[15]
.sym 13047 adc_host_hi.shiftdata[4]
.sym 13048 adc_host_hi.shiftdata[13]
.sym 13055 adc_host_hi.shiftdata[1]
.sym 13069 adc_host_hi.shiftdata[15]
.sym 13072 adc_host_hi.shiftdata[12]
.sym 13078 adc_host_hi.shiftdata[11]
.sym 13086 adc_host_hi.shiftdata[3]
.sym 13092 adc_host_hi.shiftdata[1]
.sym 13097 adc_host_hi.shiftdata[13]
.sym 13103 adc_host_hi.shiftdata[14]
.sym 13108 adc_host_hi.shiftdata[4]
.sym 13112 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 13113 CLK36_$glb_clk
.sym 13121 adc_host_hi.shiftdata[1]
.sym 13122 adc_host_hi.shiftdata[0]
.sym 13124 cordicCORE.x[13]
.sym 13127 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 13129 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 13132 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 13135 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 13138 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 13157 adc_host_hi.shiftdata[14]
.sym 13160 adc_host_hi.shiftdata[11]
.sym 13171 adc_host_hi.shiftdata[13]
.sym 13172 SCLK
.sym 13175 adc_host_hi.shiftdata[12]
.sym 13176 adc_host_hi.shiftdata[2]
.sym 13178 adc_host_hi.shiftdata[1]
.sym 13185 adc_host_hi.shiftdata[3]
.sym 13196 adc_host_hi.shiftdata[13]
.sym 13202 adc_host_hi.shiftdata[14]
.sym 13210 adc_host_hi.shiftdata[11]
.sym 13215 adc_host_hi.shiftdata[1]
.sym 13222 adc_host_hi.shiftdata[2]
.sym 13225 adc_host_hi.shiftdata[3]
.sym 13233 adc_host_hi.shiftdata[12]
.sym 13236 SCLK
.sym 13241 Filter1.I0[0]
.sym 13255 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 13269 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 13361 Filter1.lasttick
.sym 13364 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 13373 Filter1.I0[4]
.sym 13376 Filter1.I0[0]
.sym 13377 Filter1.I0[5]
.sym 13381 Filter1.I0[7]
.sym 13496 Filter1.I0[12]
.sym 13498 Filter1.I0[9]
.sym 13501 Filter1.inaddr[1]
.sym 13504 Filter1.I0[15]
.sym 13506 Filter1.I0[8]
.sym 13507 L1
.sym 13619 Filter1.I0[20]
.sym 13623 Filter1.I0[21]
.sym 13633 sinmod[31]
.sym 13750 Filter1.I0[31]
.sym 13752 Filter1.I0[24]
.sym 13756 F2SRAM.spi_go
.sym 13757 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 13761 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 13865 Filter1.I0[36]
.sym 13869 Filter1.I0[37]
.sym 13871 Filter1.I0[38]
.sym 13884 $PACKER_GND_NET
.sym 13977 F2SRAM.spi_addr[9]
.sym 13979 F2SRAM.spi_addr[8]
.sym 13981 F2SRAM.spi_addr[10]
.sym 13992 Filter1.I0[45]
.sym 13996 Filter1.I0[47]
.sym 13998 Filter1.I0[40]
.sym 14099 F2SRAM.SPI_READER.shift_reg[9]
.sym 14100 F2SRAM.SPI_READER.shift_reg[11]
.sym 14104 F2SRAM.SPI_READER.shift_reg[8]
.sym 14105 F2SRAM.SPI_READER.shift_reg[10]
.sym 14249 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 14253 F2SRAM.spi_go
.sym 14369 $PACKER_GND_NET
.sym 14470 F2SRAM.spi_addr[20]
.sym 14472 F2SRAM.spi_addr[21]
.sym 14473 F2SRAM.spi_addr[22]
.sym 14591 F2SRAM.SPI_READER.shift_reg[21]
.sym 14594 F2SRAM.SPI_READER.shift_reg[20]
.sym 14596 F2SRAM.SPI_READER.shift_reg[22]
.sym 14611 $PACKER_VCC_NET
.sym 14737 F2SRAM.SPI_READER.shift_reg[19]
.sym 15060 F2SRAM.f_byte[2]
.sym 15066 F2SRAM.f_byte[4]
.sym 15104 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15107 SRAM.rdata_1[2]
.sym 15109 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15110 $abc$29714$new_n3326_
.sym 15112 $abc$29714$new_n3294_
.sym 15115 $abc$29714$new_n3295_
.sym 15116 $abc$29714$new_n3334_
.sym 15117 $abc$29714$new_n3335_
.sym 15118 $abc$29714$new_n3327_
.sym 15119 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15124 SRAM.rdata_0[10]
.sym 15125 SRAM.rdata_1[12]
.sym 15126 F2SRAM.f_byte[2]
.sym 15127 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15129 SRAM.rdata_0[2]
.sym 15131 SRAM.rdata_0[12]
.sym 15132 F2SRAM.f_byte[4]
.sym 15133 SRAM.rdata_1[10]
.sym 15136 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15137 SRAM.rdata_1[10]
.sym 15141 $abc$29714$new_n3334_
.sym 15142 SRAM.rdata_0[12]
.sym 15143 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15144 $abc$29714$new_n3335_
.sym 15150 F2SRAM.f_byte[2]
.sym 15153 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15154 SRAM.rdata_0[10]
.sym 15155 $abc$29714$new_n3326_
.sym 15156 $abc$29714$new_n3327_
.sym 15162 F2SRAM.f_byte[4]
.sym 15167 SRAM.rdata_1[2]
.sym 15168 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15171 SRAM.rdata_0[2]
.sym 15172 $abc$29714$new_n3294_
.sym 15173 $abc$29714$new_n3295_
.sym 15174 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15179 SRAM.rdata_1[12]
.sym 15180 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15181 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15182 CLK36_$glb_clk
.sym 15190 wdata[9]
.sym 15196 $abc$29714$new_n3326_
.sym 15202 wdata[11]
.sym 15203 $abc$29714$new_n3290_
.sym 15204 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15206 wdata[5]
.sym 15207 SRAM.rdata_1[2]
.sym 15210 wdata[4]
.sym 15211 $abc$29714$new_n3286_
.sym 15217 addr[6]
.sym 15219 SRAM.rdata_1[12]
.sym 15221 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15228 SRAM.rdata_1[10]
.sym 15229 F2SRAM.spi_data[2]
.sym 15233 SRAM.rdata_0[5]
.sym 15244 F2SRAM.spi_data[4]
.sym 15245 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15252 SRAM.rdata_0[12]
.sym 15269 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15270 SRAM.rdata_1[5]
.sym 15271 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[2]_new_inv_
.sym 15274 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[12]_new_inv_
.sym 15276 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[10]_new_inv_
.sym 15277 $abc$29714$new_n3306_
.sym 15280 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15283 dds_core.iscos
.sym 15289 cnt[11]
.sym 15290 SRAM.rdata_0[5]
.sym 15293 $abc$29714$new_n3307_
.sym 15310 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15311 $abc$29714$new_n3306_
.sym 15312 SRAM.rdata_0[5]
.sym 15313 $abc$29714$new_n3307_
.sym 15318 cnt[11]
.sym 15319 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[2]_new_inv_
.sym 15322 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15325 SRAM.rdata_1[5]
.sym 15330 cnt[11]
.sym 15331 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[12]_new_inv_
.sym 15334 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[10]_new_inv_
.sym 15337 cnt[11]
.sym 15344 dds_core.iscos
.sym 15345 CLK36_$glb_clk
.sym 15347 F2SRAM.spi_data[2]
.sym 15348 F2SRAM.spi_data[5]
.sym 15349 F2SRAM.spi_data[1]
.sym 15350 F2SRAM.spi_data[3]
.sym 15352 F2SRAM.spi_data[6]
.sym 15354 F2SRAM.spi_data[4]
.sym 15360 addr[6]
.sym 15363 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 15364 addr[2]
.sym 15365 $abc$29714$new_n3306_
.sym 15368 addr[3]
.sym 15370 wdata[15]
.sym 15374 F2SRAM.spi_data[6]
.sym 15376 cnt[11]
.sym 15378 F2SRAM.spi_go
.sym 15390 dds_core.iscos
.sym 15392 cnt[11]
.sym 15398 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[5]_new_inv_
.sym 15457 cnt[11]
.sym 15460 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[5]_new_inv_
.sym 15467 dds_core.iscos
.sym 15468 CLK36_$glb_clk
.sym 15470 F2SRAM.spi_addr[5]
.sym 15473 F2SRAM.spi_addr[3]
.sym 15474 F2SRAM.spi_addr[1]
.sym 15475 F2SRAM.spi_addr[4]
.sym 15476 F2SRAM.spi_addr[2]
.sym 15477 F2SRAM.spi_addr[0]
.sym 15483 $abc$29714$new_n3342_
.sym 15484 addr[2]
.sym 15485 F2SRAM.spi_data[0]
.sym 15486 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 15487 addr[13]
.sym 15489 addr[7]
.sym 15490 addr[5]
.sym 15492 $PACKER_VCC_NET
.sym 15493 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 15503 sin[5]
.sym 15515 dds_core.iscos
.sym 15525 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 15552 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 15591 CLK36_$glb_clk
.sym 15592 dds_core.iscos
.sym 15602 F2SRAM.spi_go
.sym 15603 F2SRAM.spi_go
.sym 15609 dds_core.iscos
.sym 15612 $PACKER_GND_NET
.sym 15621 $PACKER_VCC_NET
.sym 15717 $abc$29714$new_n3245_
.sym 15719 F2SRAM.poscount[0]
.sym 15722 $abc$29714$auto$wreduce.cc:455:run$3026[0]
.sym 15740 L0
.sym 15748 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15759 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22390
.sym 15760 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 15766 F2SRAM.poscount[1]
.sym 15769 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15772 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 15773 $abc$29714$new_n3247_
.sym 15776 F2SRAM.poscount[0]
.sym 15797 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 15798 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15799 F2SRAM.poscount[1]
.sym 15815 F2SRAM.poscount[0]
.sym 15817 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15832 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 15833 $abc$29714$new_n3247_
.sym 15834 F2SRAM.poscount[0]
.sym 15835 F2SRAM.poscount[1]
.sym 15836 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22390
.sym 15837 CLK36_$glb_clk
.sym 15841 F2SRAM.poscount[7]
.sym 15844 F2SRAM.poscount[2]
.sym 15845 $abc$29714$new_n3248_
.sym 15855 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22390
.sym 15857 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 15865 F2SRAM.spi_go
.sym 15881 F2SRAM.poscount[1]
.sym 15885 F2SRAM.poscount[3]
.sym 15889 F2SRAM.poscount[6]
.sym 15891 F2SRAM.poscount[0]
.sym 15892 F2SRAM.poscount[4]
.sym 15895 F2SRAM.poscount[5]
.sym 15898 F2SRAM.poscount[7]
.sym 15909 F2SRAM.poscount[2]
.sym 15912 $nextpnr_ICESTORM_LC_5$O
.sym 15915 F2SRAM.poscount[0]
.sym 15918 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 15921 F2SRAM.poscount[1]
.sym 15924 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 15927 F2SRAM.poscount[2]
.sym 15928 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 15930 $auto$alumacc.cc:474:replace_alu$3175.C[4]
.sym 15933 F2SRAM.poscount[3]
.sym 15934 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 15936 $auto$alumacc.cc:474:replace_alu$3175.C[5]
.sym 15938 F2SRAM.poscount[4]
.sym 15940 $auto$alumacc.cc:474:replace_alu$3175.C[4]
.sym 15942 $auto$alumacc.cc:474:replace_alu$3175.C[6]
.sym 15944 F2SRAM.poscount[5]
.sym 15946 $auto$alumacc.cc:474:replace_alu$3175.C[5]
.sym 15948 $auto$alumacc.cc:474:replace_alu$3175.C[7]
.sym 15951 F2SRAM.poscount[6]
.sym 15952 $auto$alumacc.cc:474:replace_alu$3175.C[6]
.sym 15954 $auto$alumacc.cc:474:replace_alu$3175.C[8]
.sym 15956 F2SRAM.poscount[7]
.sym 15958 $auto$alumacc.cc:474:replace_alu$3175.C[7]
.sym 15962 F2SRAM.poscount[11]
.sym 15964 F2SRAM.poscount[8]
.sym 15965 $abc$29714$new_n3249_
.sym 15966 F2SRAM.poscount[12]
.sym 15967 F2SRAM.poscount[13]
.sym 15969 F2SRAM.poscount[10]
.sym 15981 $PACKER_VCC_NET
.sym 15987 $abc$29714$new_n3250_
.sym 15998 $auto$alumacc.cc:474:replace_alu$3175.C[8]
.sym 16006 F2SRAM.poscount[9]
.sym 16010 F2SRAM.poscount[15]
.sym 16015 F2SRAM.poscount[14]
.sym 16026 F2SRAM.poscount[10]
.sym 16027 F2SRAM.poscount[11]
.sym 16029 F2SRAM.poscount[8]
.sym 16031 F2SRAM.poscount[12]
.sym 16032 F2SRAM.poscount[13]
.sym 16035 $auto$alumacc.cc:474:replace_alu$3175.C[9]
.sym 16037 F2SRAM.poscount[8]
.sym 16039 $auto$alumacc.cc:474:replace_alu$3175.C[8]
.sym 16041 $auto$alumacc.cc:474:replace_alu$3175.C[10]
.sym 16044 F2SRAM.poscount[9]
.sym 16045 $auto$alumacc.cc:474:replace_alu$3175.C[9]
.sym 16047 $auto$alumacc.cc:474:replace_alu$3175.C[11]
.sym 16049 F2SRAM.poscount[10]
.sym 16051 $auto$alumacc.cc:474:replace_alu$3175.C[10]
.sym 16053 $auto$alumacc.cc:474:replace_alu$3175.C[12]
.sym 16056 F2SRAM.poscount[11]
.sym 16057 $auto$alumacc.cc:474:replace_alu$3175.C[11]
.sym 16059 $auto$alumacc.cc:474:replace_alu$3175.C[13]
.sym 16061 F2SRAM.poscount[12]
.sym 16063 $auto$alumacc.cc:474:replace_alu$3175.C[12]
.sym 16065 $auto$alumacc.cc:474:replace_alu$3175.C[14]
.sym 16067 F2SRAM.poscount[13]
.sym 16069 $auto$alumacc.cc:474:replace_alu$3175.C[13]
.sym 16071 $auto$alumacc.cc:474:replace_alu$3175.C[15]
.sym 16073 F2SRAM.poscount[14]
.sym 16075 $auto$alumacc.cc:474:replace_alu$3175.C[14]
.sym 16077 $auto$alumacc.cc:474:replace_alu$3175.C[16]
.sym 16080 F2SRAM.poscount[15]
.sym 16081 $auto$alumacc.cc:474:replace_alu$3175.C[15]
.sym 16121 $auto$alumacc.cc:474:replace_alu$3175.C[16]
.sym 16127 $abc$29714$auto$wreduce.cc:455:run$3026[9]
.sym 16132 $abc$29714$auto$wreduce.cc:455:run$3026[14]
.sym 16133 F2SRAM.poscount[15]
.sym 16134 $abc$29714$auto$wreduce.cc:455:run$3026[16]
.sym 16135 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 16137 F2SRAM.poscount[9]
.sym 16140 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16141 $abc$29714$auto$wreduce.cc:455:run$3026[15]
.sym 16144 F2SRAM.poscount[16]
.sym 16154 F2SRAM.poscount[14]
.sym 16159 F2SRAM.poscount[16]
.sym 16162 $auto$alumacc.cc:474:replace_alu$3175.C[16]
.sym 16171 F2SRAM.poscount[16]
.sym 16172 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16173 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 16174 $abc$29714$auto$wreduce.cc:455:run$3026[16]
.sym 16177 $abc$29714$auto$wreduce.cc:455:run$3026[9]
.sym 16178 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 16179 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16180 F2SRAM.poscount[9]
.sym 16183 $abc$29714$auto$wreduce.cc:455:run$3026[14]
.sym 16184 F2SRAM.poscount[14]
.sym 16185 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 16186 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16195 F2SRAM.poscount[9]
.sym 16196 F2SRAM.poscount[15]
.sym 16197 F2SRAM.poscount[16]
.sym 16198 F2SRAM.poscount[14]
.sym 16201 F2SRAM.poscount[15]
.sym 16202 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 16203 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16204 $abc$29714$auto$wreduce.cc:455:run$3026[15]
.sym 16206 CLK36_$glb_clk
.sym 16239 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16331 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20185[1]_new_inv_
.sym 16332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 16333 $abc$29714$new_n3118_
.sym 16334 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[2]_new_inv_
.sym 16336 cordicCORE.U.y_i_s_pipe[14]
.sym 16338 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12070_Y_new_inv_
.sym 16343 cordicCORE.y[15]
.sym 16352 cordicCORE.y[10]
.sym 16354 cordicCORE.y[14]
.sym 16357 cordicCORE.x[9]
.sym 16359 cordicCORE.x[5]
.sym 16361 F2SRAM.spi_go
.sym 16364 cordicCORE.x[9]
.sym 16454 $abc$29714$new_n3182_
.sym 16455 cordicCORE.U.x_i_s_pipe[4]
.sym 16456 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16457 cordicCORE.U.x_i_s_pipe[5]
.sym 16458 cordicCORE.U.x_i_s_pipe[2]
.sym 16459 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16460 $abc$29714$new_n4058_
.sym 16461 cordicCORE.U.x_i_s_pipe[6]
.sym 16468 cordicCORE.y[15]
.sym 16473 cordicCORE.y[14]
.sym 16478 cordicCORE.x[7]
.sym 16483 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16484 cordicCORE.x[5]
.sym 16486 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16487 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12063_Y_new_inv_
.sym 16488 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16489 cordicCORE.x[4]
.sym 16496 cordicCORE.x[7]
.sym 16497 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[2]_new_
.sym 16499 cordicCORE.x[8]
.sym 16500 $abc$29714$new_n3148_
.sym 16502 $abc$29714$new_n3151_
.sym 16503 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16504 $abc$29714$new_n3150_
.sym 16505 cordicCORE.x[3]
.sym 16507 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16508 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 16510 cordicCORE.x[3]
.sym 16511 $abc$29714$new_n3155_
.sym 16512 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16513 cordicCORE.x[4]
.sym 16515 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16516 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16517 cordicCORE.x[9]
.sym 16518 $abc$29714$new_n3161_
.sym 16519 cordicCORE.x[5]
.sym 16521 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16522 $abc$29714$new_n3153_
.sym 16523 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16524 cordicCORE.x[6]
.sym 16528 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 16529 $abc$29714$new_n3161_
.sym 16530 $abc$29714$new_n3155_
.sym 16531 cordicCORE.x[3]
.sym 16534 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16535 cordicCORE.x[6]
.sym 16536 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16537 cordicCORE.x[9]
.sym 16540 cordicCORE.x[4]
.sym 16541 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16546 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16547 cordicCORE.x[3]
.sym 16548 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16549 cordicCORE.x[8]
.sym 16558 cordicCORE.x[7]
.sym 16559 $abc$29714$new_n3150_
.sym 16560 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16561 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[2]_new_
.sym 16564 $abc$29714$new_n3153_
.sym 16565 $abc$29714$new_n3151_
.sym 16567 $abc$29714$new_n3148_
.sym 16570 cordicCORE.x[5]
.sym 16571 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16572 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16573 cordicCORE.x[9]
.sym 16574 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 16575 CLK36_$glb_clk
.sym 16579 cordicCORE.iteration[2]
.sym 16580 cordicCORE.iteration[3]
.sym 16581 cordicCORE.iteration[0]
.sym 16582 $abc$29714$new_n4082_
.sym 16583 $abc$29714$new_n4083_
.sym 16584 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20574[0]_new_inv_
.sym 16587 F2SRAM.spi_go
.sym 16589 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16593 cordicCORE.x[3]
.sym 16594 cordicCORE.U.x_i_s_pipe[6]
.sym 16598 cordicCORE.x[3]
.sym 16600 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16601 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16602 cordicCORE.x[6]
.sym 16605 cordicCORE.x[10]
.sym 16607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16608 cordicCORE.x[8]
.sym 16610 cordicCORE.x[13]
.sym 16611 cordicCORE.x[6]
.sym 16618 cordicCORE.x[6]
.sym 16619 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16620 DAC1.acc[0]
.sym 16621 cordicCORE.x[5]
.sym 16622 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16623 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16624 cordicCORE.x[8]
.sym 16626 $abc$29714$new_n3172_
.sym 16627 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20584[1]_new_inv_
.sym 16628 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16629 cordicCORE.x[9]
.sym 16630 $abc$29714$new_n3173_
.sym 16631 cordicCORE.x[10]
.sym 16632 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16634 cordicCORE.x[13]
.sym 16635 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16636 adcdata[0]
.sym 16637 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16638 cordicCORE.x[7]
.sym 16640 $abc$29714$new_n3171_
.sym 16643 cordicCORE.x[11]
.sym 16644 cordicCORE.x[12]
.sym 16646 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16648 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16651 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16652 cordicCORE.x[12]
.sym 16653 cordicCORE.x[8]
.sym 16654 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16657 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16658 cordicCORE.x[10]
.sym 16659 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16660 cordicCORE.x[11]
.sym 16663 adcdata[0]
.sym 16665 DAC1.acc[0]
.sym 16669 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 16675 cordicCORE.x[13]
.sym 16676 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16677 cordicCORE.x[6]
.sym 16678 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16681 $abc$29714$new_n3172_
.sym 16682 $abc$29714$new_n3171_
.sym 16683 $abc$29714$new_n3173_
.sym 16684 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20584[1]_new_inv_
.sym 16687 cordicCORE.x[7]
.sym 16688 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16689 cordicCORE.x[9]
.sym 16690 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16693 cordicCORE.x[5]
.sym 16694 cordicCORE.x[10]
.sym 16695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16696 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16698 CLK36_$glb_clk
.sym 16700 $abc$29714$new_n3168_
.sym 16701 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16702 $abc$29714$new_n3165_
.sym 16703 $abc$29714$new_n3164_
.sym 16704 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12063_Y_new_inv_
.sym 16705 cordicCORE.U.x_i_s_pipe[7]
.sym 16706 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 16707 $abc$29714$new_n3166_
.sym 16712 $PACKER_VCC_NET
.sym 16715 cordicCORE.iteration[3]
.sym 16716 $abc$29714$new_n3007_
.sym 16720 F2SRAM.spi_go
.sym 16727 F2SRAM.spi_go
.sym 16729 cordicCORE.x[11]
.sym 16732 cordicCORE.x[11]
.sym 16735 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16741 cordicCORE.x[4]
.sym 16744 $abc$29714$new_n3158_
.sym 16745 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16747 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16749 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16750 cordicCORE.x[7]
.sym 16753 cordicCORE.x[11]
.sym 16755 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[3]_new_
.sym 16758 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16761 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16765 cordicCORE.x[10]
.sym 16767 $abc$29714$new_n3156_
.sym 16768 cordicCORE.x[8]
.sym 16771 cordicCORE.x[6]
.sym 16772 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[3]_new_
.sym 16774 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 16775 $abc$29714$new_n3156_
.sym 16776 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[3]_new_
.sym 16777 cordicCORE.x[10]
.sym 16786 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16787 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[3]_new_
.sym 16788 cordicCORE.x[8]
.sym 16789 $abc$29714$new_n3158_
.sym 16792 cordicCORE.x[11]
.sym 16793 cordicCORE.x[7]
.sym 16794 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16795 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16810 cordicCORE.x[4]
.sym 16812 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16816 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16818 cordicCORE.x[6]
.sym 16823 $abc$29714$new_n3208_
.sym 16825 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[10]_new_
.sym 16826 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12069_Y_new_inv_
.sym 16827 $abc$29714$new_n3211_
.sym 16828 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20534[3]_new_inv_
.sym 16830 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20564[0]_new_inv_
.sym 16831 cordicCORE.x[4]
.sym 16835 cordicCORE.U.x_i_s_pipe[10]
.sym 16839 cordicCORE.U.x_i_s_pipe[12]
.sym 16841 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16842 F2SRAM.spi_go
.sym 16844 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 16845 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16853 F2SRAM.spi_go
.sym 16865 cordicCORE.x[12]
.sym 16866 cordicCORE.x[13]
.sym 16868 cordicCORE.x[10]
.sym 16869 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16870 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16871 adc_host_hi.shiftdata[0]
.sym 16874 $abc$29714$new_n3187_
.sym 16875 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 16876 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16878 cordicCORE.x[8]
.sym 16879 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16880 $abc$29714$new_n3188_
.sym 16887 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20564[0]_new_inv_
.sym 16889 cordicCORE.x[11]
.sym 16892 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16893 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16894 cordicCORE.x[9]
.sym 16895 $abc$29714$new_n3191_
.sym 16897 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 16898 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 16899 cordicCORE.x[13]
.sym 16900 cordicCORE.x[9]
.sym 16905 adc_host_hi.shiftdata[0]
.sym 16909 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 16910 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 16911 cordicCORE.x[10]
.sym 16912 cordicCORE.x[8]
.sym 16927 $abc$29714$new_n3187_
.sym 16928 $abc$29714$new_n3191_
.sym 16929 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20564[0]_new_inv_
.sym 16930 $abc$29714$new_n3188_
.sym 16939 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16940 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 16941 cordicCORE.x[12]
.sym 16942 cordicCORE.x[11]
.sym 16943 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 16944 CLK36_$glb_clk
.sym 16946 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20529[1]_new_inv_
.sym 16948 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[11]_new_
.sym 16953 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20524[3]_new_inv_
.sym 16963 cordicCORE.x[15]
.sym 16967 cordicCORE.x[15]
.sym 16969 cordicCORE.x[12]
.sym 16978 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 16980 Filter1.I0[3]
.sym 16996 SCLK
.sym 17006 SDO
.sym 17010 adc_host_hi.shiftdata[0]
.sym 17059 adc_host_hi.shiftdata[0]
.sym 17062 SDO
.sym 17067 SCLK
.sym 17070 Filter1.I0[1]
.sym 17071 Filter1.I0[2]
.sym 17072 Filter1.I0[3]
.sym 17073 Filter1.I0[4]
.sym 17074 Filter1.I0[5]
.sym 17075 Filter1.I0[6]
.sym 17076 Filter1.I0[7]
.sym 17079 F2SRAM.spi_go
.sym 17085 SCLK
.sym 17088 cordicCORE.x[12]
.sym 17089 SCLK
.sym 17092 SCLK
.sym 17095 sinmod[5]
.sym 17098 sinmod[2]
.sym 17101 cordicCORE.x[13]
.sym 17102 sinmod[4]
.sym 17103 sinmod[3]
.sym 17104 cordicCORE.x[15]
.sym 17129 Filter1.I0[0]
.sym 17137 sinmod[0]
.sym 17162 sinmod[0]
.sym 17163 Filter1.I0[0]
.sym 17189 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 17190 CLK36_$glb_clk
.sym 17192 Filter1.I0[8]
.sym 17193 Filter1.I0[9]
.sym 17194 Filter1.I0[10]
.sym 17195 Filter1.I0[11]
.sym 17196 Filter1.I0[12]
.sym 17197 Filter1.I0[13]
.sym 17198 Filter1.I0[14]
.sym 17199 Filter1.I0[15]
.sym 17202 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 17205 Filter1.I0[6]
.sym 17212 Filter1.I0[0]
.sym 17216 sinmod[12]
.sym 17218 Filter1.I0[23]
.sym 17219 F2SRAM.spi_go
.sym 17220 sinmod[8]
.sym 17222 sinmod[9]
.sym 17223 sinmod[11]
.sym 17224 sinmod[10]
.sym 17226 Filter1.I0[19]
.sym 17227 sinmod[13]
.sym 17245 L1
.sym 17249 Filter1.lasttick
.sym 17269 L1
.sym 17285 Filter1.lasttick
.sym 17286 L1
.sym 17313 CLK36_$glb_clk
.sym 17315 Filter1.I0[16]
.sym 17316 Filter1.I0[17]
.sym 17317 Filter1.I0[18]
.sym 17318 Filter1.I0[19]
.sym 17319 Filter1.I0[20]
.sym 17320 Filter1.I0[21]
.sym 17321 Filter1.I0[22]
.sym 17322 Filter1.I0[23]
.sym 17327 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 17328 Filter1.I0[14]
.sym 17330 Filter1.I0[11]
.sym 17332 Filter1.I0[15]
.sym 17335 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 17341 F2SRAM.spi_go
.sym 17342 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 17343 sinmod[16]
.sym 17345 sinmod[17]
.sym 17346 sinmod[19]
.sym 17347 sinmod[18]
.sym 17348 sinmod[20]
.sym 17350 sinmod[21]
.sym 17438 Filter1.I0[24]
.sym 17439 Filter1.I0[25]
.sym 17440 Filter1.I0[26]
.sym 17441 Filter1.I0[27]
.sym 17442 Filter1.I0[28]
.sym 17443 Filter1.I0[29]
.sym 17444 Filter1.I0[30]
.sym 17445 Filter1.I0[31]
.sym 17451 Filter1.I0[22]
.sym 17455 Filter1.I0[23]
.sym 17457 Filter1.I0[16]
.sym 17462 sinmod[28]
.sym 17463 sinmod[24]
.sym 17464 sinmod[29]
.sym 17467 sinmod[26]
.sym 17468 sinmod[25]
.sym 17469 sinmod[27]
.sym 17470 Filter1.I0[34]
.sym 17472 Filter1.I0[35]
.sym 17561 Filter1.I0[32]
.sym 17562 Filter1.I0[33]
.sym 17563 Filter1.I0[34]
.sym 17564 Filter1.I0[35]
.sym 17565 Filter1.I0[36]
.sym 17566 Filter1.I0[37]
.sym 17567 Filter1.I0[38]
.sym 17568 Filter1.I0[39]
.sym 17574 Filter1.I0[30]
.sym 17576 Filter1.I0[27]
.sym 17582 Filter1.I0[25]
.sym 17583 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 17589 Filter1.I0[28]
.sym 17684 Filter1.I0[40]
.sym 17685 Filter1.I0[41]
.sym 17686 Filter1.I0[42]
.sym 17687 Filter1.I0[43]
.sym 17688 Filter1.I0[44]
.sym 17689 Filter1.I0[45]
.sym 17690 Filter1.I0[46]
.sym 17691 Filter1.I0[47]
.sym 17697 Filter1.I0[38]
.sym 17701 Filter1.I0[39]
.sym 17705 Filter1.I0[33]
.sym 17712 Filter1.I0[48]
.sym 17719 F2SRAM.spi_go
.sym 17807 Filter1.I0[48]
.sym 17820 Filter1.I0[46]
.sym 17822 Filter1.I0[43]
.sym 17824 sinmod[31]
.sym 17828 Filter1.I0[41]
.sym 17838 F2SRAM.spi_go
.sym 17850 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 17851 $PACKER_GND_NET
.sym 17887 $PACKER_GND_NET
.sym 17899 $PACKER_GND_NET
.sym 17911 $PACKER_GND_NET
.sym 17927 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 17928 CLK36_$glb_clk
.sym 17932 F2SRAM.spi_addr[11]
.sym 17948 Filter1.inaddr[0]
.sym 17964 F2SRAM.SPI_READER.shift_reg[11]
.sym 17974 F2SRAM.spi_addr[8]
.sym 17976 F2SRAM.SPI_READER.shift_reg[8]
.sym 17979 F2SRAM.SPI_READER.shift_reg[7]
.sym 17980 F2SRAM.spi_addr[9]
.sym 17984 F2SRAM.spi_addr[10]
.sym 17993 F2SRAM.SPI_READER.shift_reg[10]
.sym 17995 F2SRAM.SPI_READER.shift_reg[9]
.sym 17996 F2SRAM.spi_go
.sym 17997 F2SRAM.spi_addr[11]
.sym 18004 F2SRAM.spi_addr[9]
.sym 18006 F2SRAM.spi_go
.sym 18007 F2SRAM.SPI_READER.shift_reg[8]
.sym 18010 F2SRAM.spi_addr[11]
.sym 18011 F2SRAM.SPI_READER.shift_reg[10]
.sym 18013 F2SRAM.spi_go
.sym 18034 F2SRAM.SPI_READER.shift_reg[7]
.sym 18036 F2SRAM.spi_addr[8]
.sym 18037 F2SRAM.spi_go
.sym 18040 F2SRAM.spi_go
.sym 18041 F2SRAM.SPI_READER.shift_reg[9]
.sym 18042 F2SRAM.spi_addr[10]
.sym 18051 CLK36_$glb_clk
.sym 18052 rst_$glb_sr
.sym 18054 F2SRAM.SPI_READER.shift_reg[24]
.sym 18066 $PACKER_GND_NET
.sym 18069 F2SRAM.SPI_READER.shift_reg[27]
.sym 18075 F2SRAM.SPI_READER.shift_reg[7]
.sym 18201 F2SRAM.SPI_READER.shift_reg[23]
.sym 18207 $PACKER_GND_NET
.sym 18211 F2SRAM.spi_go
.sym 18302 F2SRAM.spi_addr[23]
.sym 18342 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 18343 $PACKER_VCC_NET
.sym 18344 $PACKER_GND_NET
.sym 18386 $PACKER_VCC_NET
.sym 18399 $PACKER_GND_NET
.sym 18404 $PACKER_GND_NET
.sym 18419 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 18420 CLK36_$glb_clk
.sym 18422 F2SRAM.SPI_READER.shift_reg[23]
.sym 18434 F2SRAM.spi_go
.sym 18463 F2SRAM.SPI_READER.shift_reg[21]
.sym 18465 F2SRAM.spi_addr[20]
.sym 18466 F2SRAM.SPI_READER.shift_reg[20]
.sym 18467 F2SRAM.spi_addr[21]
.sym 18475 F2SRAM.SPI_READER.shift_reg[19]
.sym 18476 F2SRAM.spi_addr[22]
.sym 18480 F2SRAM.spi_go
.sym 18496 F2SRAM.spi_addr[21]
.sym 18497 F2SRAM.spi_go
.sym 18499 F2SRAM.SPI_READER.shift_reg[20]
.sym 18514 F2SRAM.SPI_READER.shift_reg[19]
.sym 18516 F2SRAM.spi_go
.sym 18517 F2SRAM.spi_addr[20]
.sym 18527 F2SRAM.SPI_READER.shift_reg[21]
.sym 18528 F2SRAM.spi_go
.sym 18529 F2SRAM.spi_addr[22]
.sym 18543 CLK36_$glb_clk
.sym 18544 rst_$glb_sr
.sym 18677 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 18694 $PACKER_GND_NET
.sym 18891 wdata[12]
.sym 18892 wdata[11]
.sym 18893 wdata[3]
.sym 18895 wdata[10]
.sym 18896 wdata[1]
.sym 18897 wdata[5]
.sym 18898 wdata[13]
.sym 18926 L0
.sym 18951 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 18955 F2SRAM.spi_data[4]
.sym 18957 F2SRAM.spi_data[2]
.sym 18969 F2SRAM.spi_data[2]
.sym 19002 F2SRAM.spi_data[4]
.sym 19012 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 19013 CLK36_$glb_clk
.sym 19023 F2SRAM.f_byte[5]
.sym 19024 F2SRAM.f_byte[3]
.sym 19025 F2SRAM.f_byte[1]
.sym 19032 wdata[15]
.sym 19033 wdata[14]
.sym 19034 wdata[7]
.sym 19035 wdata[6]
.sym 19036 wdata[13]
.sym 19038 wdata[12]
.sym 19039 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19040 F2SRAM.spi_data[6]
.sym 19042 wdata[0]
.sym 19049 wdata[13]
.sym 19053 wdata[11]
.sym 19060 wdata[10]
.sym 19061 F2SRAM.spi_data[2]
.sym 19063 F2SRAM.spi_data[5]
.sym 19068 F2SRAM.spi_data[3]
.sym 19071 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19076 F2SRAM.spi_data[4]
.sym 19098 F2SRAM.spi_data[1]
.sym 19114 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19141 F2SRAM.spi_data[1]
.sym 19175 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19176 CLK36_$glb_clk
.sym 19180 F2SRAM.laststart
.sym 19183 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19190 addr[6]
.sym 19191 $abc$29714$new_n3346_
.sym 19193 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 19195 addr[4]
.sym 19196 wdata[9]
.sym 19200 addr[7]
.sym 19203 wdata[9]
.sym 19204 cnt[9]
.sym 19205 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19219 F2SRAM.spi_addr[5]
.sym 19220 F2SRAM.spi_data[5]
.sym 19222 F2SRAM.spi_addr[3]
.sym 19223 F2SRAM.spi_addr[1]
.sym 19224 F2SRAM.spi_addr[4]
.sym 19225 F2SRAM.spi_addr[2]
.sym 19226 F2SRAM.spi_addr[0]
.sym 19227 F2SRAM.spi_data[2]
.sym 19230 F2SRAM.spi_data[3]
.sym 19233 F2SRAM.spi_data[0]
.sym 19234 F2SRAM.spi_data[4]
.sym 19241 F2SRAM.spi_go
.sym 19245 F2SRAM.spi_data[1]
.sym 19252 F2SRAM.spi_go
.sym 19253 F2SRAM.spi_data[1]
.sym 19254 F2SRAM.spi_addr[1]
.sym 19259 F2SRAM.spi_go
.sym 19260 F2SRAM.spi_addr[4]
.sym 19261 F2SRAM.spi_data[4]
.sym 19265 F2SRAM.spi_data[0]
.sym 19266 F2SRAM.spi_go
.sym 19267 F2SRAM.spi_addr[0]
.sym 19270 F2SRAM.spi_data[2]
.sym 19271 F2SRAM.spi_addr[2]
.sym 19273 F2SRAM.spi_go
.sym 19282 F2SRAM.spi_data[5]
.sym 19283 F2SRAM.spi_addr[5]
.sym 19285 F2SRAM.spi_go
.sym 19294 F2SRAM.spi_addr[3]
.sym 19295 F2SRAM.spi_go
.sym 19297 F2SRAM.spi_data[3]
.sym 19299 CLK36_$glb_clk
.sym 19300 rst_$glb_sr
.sym 19301 loadlookup
.sym 19306 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22384
.sym 19313 addr[3]
.sym 19315 F2SRAM.spi_data[6]
.sym 19320 addr[4]
.sym 19324 addr[11]
.sym 19331 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19350 $PACKER_GND_NET
.sym 19369 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19376 $PACKER_GND_NET
.sym 19395 $PACKER_GND_NET
.sym 19400 $PACKER_GND_NET
.sym 19405 $PACKER_GND_NET
.sym 19414 $PACKER_GND_NET
.sym 19419 $PACKER_GND_NET
.sym 19421 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19422 CLK36_$glb_clk
.sym 19437 L0
.sym 19443 addr[10]
.sym 19447 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19448 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19453 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19455 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19557 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 19562 cnt[11]
.sym 19581 $abc$29714$new_n3245_
.sym 19595 $abc$29714$new_n3246_
.sym 19596 $PACKER_VCC_NET
.sym 19597 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19601 $abc$29714$new_n3250_
.sym 19602 $abc$29714$new_n3248_
.sym 19603 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19607 F2SRAM.poscount[0]
.sym 19613 L0
.sym 19615 F2SRAM.poscount[0]
.sym 19618 $abc$29714$auto$wreduce.cc:455:run$3026[0]
.sym 19627 $abc$29714$new_n3248_
.sym 19628 L0
.sym 19629 $abc$29714$new_n3246_
.sym 19630 $abc$29714$new_n3250_
.sym 19639 $abc$29714$auto$wreduce.cc:455:run$3026[0]
.sym 19640 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19641 F2SRAM.poscount[0]
.sym 19642 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19659 F2SRAM.poscount[0]
.sym 19660 $PACKER_VCC_NET
.sym 19668 CLK36_$glb_clk
.sym 19689 $abc$29714$new_n3250_
.sym 19705 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19713 $abc$29714$auto$wreduce.cc:455:run$3026[2]
.sym 19715 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19716 F2SRAM.poscount[2]
.sym 19718 $abc$29714$auto$wreduce.cc:455:run$3026[7]
.sym 19720 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19721 F2SRAM.poscount[8]
.sym 19722 $abc$29714$new_n3249_
.sym 19723 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19729 F2SRAM.poscount[6]
.sym 19737 F2SRAM.poscount[7]
.sym 19756 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19757 F2SRAM.poscount[7]
.sym 19758 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19759 $abc$29714$auto$wreduce.cc:455:run$3026[7]
.sym 19774 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19775 $abc$29714$auto$wreduce.cc:455:run$3026[2]
.sym 19776 F2SRAM.poscount[2]
.sym 19777 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19780 $abc$29714$new_n3249_
.sym 19781 F2SRAM.poscount[7]
.sym 19782 F2SRAM.poscount[6]
.sym 19783 F2SRAM.poscount[8]
.sym 19791 CLK36_$glb_clk
.sym 19812 $PACKER_VCC_NET
.sym 19818 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 19819 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 19823 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19835 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19836 F2SRAM.poscount[8]
.sym 19837 $abc$29714$auto$wreduce.cc:455:run$3026[11]
.sym 19838 F2SRAM.poscount[12]
.sym 19839 F2SRAM.poscount[13]
.sym 19842 $abc$29714$auto$wreduce.cc:455:run$3026[8]
.sym 19844 $abc$29714$auto$wreduce.cc:455:run$3026[10]
.sym 19846 $abc$29714$auto$wreduce.cc:455:run$3026[12]
.sym 19847 $abc$29714$auto$wreduce.cc:455:run$3026[13]
.sym 19849 F2SRAM.poscount[10]
.sym 19850 F2SRAM.poscount[11]
.sym 19858 F2SRAM.poscount[11]
.sym 19865 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19867 F2SRAM.poscount[11]
.sym 19868 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19869 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19870 $abc$29714$auto$wreduce.cc:455:run$3026[11]
.sym 19879 F2SRAM.poscount[8]
.sym 19880 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19881 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19882 $abc$29714$auto$wreduce.cc:455:run$3026[8]
.sym 19885 F2SRAM.poscount[11]
.sym 19886 F2SRAM.poscount[12]
.sym 19887 F2SRAM.poscount[13]
.sym 19888 F2SRAM.poscount[10]
.sym 19891 F2SRAM.poscount[12]
.sym 19892 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19893 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19894 $abc$29714$auto$wreduce.cc:455:run$3026[12]
.sym 19897 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19898 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19899 F2SRAM.poscount[13]
.sym 19900 $abc$29714$auto$wreduce.cc:455:run$3026[13]
.sym 19909 $abc$29714$auto$wreduce.cc:455:run$3026[10]
.sym 19910 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19911 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 19912 F2SRAM.poscount[10]
.sym 19914 CLK36_$glb_clk
.sym 19916 cordicCORE.U.y_i_s_pipe[10]
.sym 19919 $abc$29714$new_n3103_
.sym 19920 $abc$29714$new_n4051_
.sym 19921 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20220[2]_new_inv_
.sym 19922 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[10]_new_
.sym 19931 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 19946 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 19948 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20039 $abc$29714$new_n3095_
.sym 20040 $abc$29714$new_n3084_
.sym 20041 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 20042 cordicCORE.U.y_i_s_pipe[9]
.sym 20043 $abc$29714$new_n3096_
.sym 20044 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 20045 $abc$29714$new_n3092_
.sym 20046 $abc$29714$new_n3094_
.sym 20048 cordicCORE.y[10]
.sym 20051 F2SRAM.spi_go
.sym 20058 cordicCORE.U.y_i_s_pipe[10]
.sym 20063 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20067 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20068 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20071 cinit
.sym 20072 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 20073 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20074 cordicCORE.x[6]
.sym 20162 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[3]_new_inv_
.sym 20163 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 20164 cordicCORE.U.y_i_s_pipe[12]
.sym 20165 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 20166 cordicCORE.U.y_i_s_pipe[11]
.sym 20167 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[2]_new_inv_
.sym 20168 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20169 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[3]_new_inv_
.sym 20178 cordicCORE.y[13]
.sym 20179 cordicCORE.y[11]
.sym 20186 cordicCORE.y[12]
.sym 20187 cordicCORE.x[4]
.sym 20189 cordicCORE.iteration[1]
.sym 20190 cordicCORE.iteration[2]
.sym 20192 cordicCORE.iteration[3]
.sym 20193 cordicCORE.y[15]
.sym 20194 cordicCORE.iteration[0]
.sym 20195 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20196 cordicCORE.y[16]
.sym 20197 $abc$29714$new_n3007_
.sym 20203 cordicCORE.y[16]
.sym 20208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20211 cordicCORE.y[14]
.sym 20218 cordicCORE.y[15]
.sym 20219 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20185[1]_new_inv_
.sym 20220 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 20223 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20224 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20225 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20227 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[3]_new_inv_
.sym 20229 $abc$29714$new_n3118_
.sym 20230 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[2]_new_inv_
.sym 20231 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20232 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 20236 cordicCORE.y[15]
.sym 20237 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20239 $abc$29714$new_n3118_
.sym 20243 cordicCORE.y[16]
.sym 20245 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 20248 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20249 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20250 cordicCORE.y[16]
.sym 20251 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20254 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20255 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20256 cordicCORE.y[14]
.sym 20257 cordicCORE.y[15]
.sym 20266 cordicCORE.y[14]
.sym 20267 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20185[1]_new_inv_
.sym 20268 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 20269 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20278 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[3]_new_inv_
.sym 20280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 20281 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[2]_new_inv_
.sym 20282 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 20283 CLK36_$glb_clk
.sym 20285 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 20286 cordicCORE.U.x_i_s_pipe[0]
.sym 20287 $abc$29714$new_n4067_
.sym 20288 $abc$29714$new_n3123_
.sym 20289 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20290 cordicCORE.U.tangle[14]
.sym 20291 $abc$29714$new_n4066_
.sym 20292 cordicCORE.U.y_i_s_pipe[15]
.sym 20298 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20299 cordicCORE.U.y_i_s_pipe[14]
.sym 20300 cordicCORE.y[15]
.sym 20304 cordicCORE.y[14]
.sym 20306 cordicCORE.y[13]
.sym 20308 cordicCORE.U.y_i_s_pipe[12]
.sym 20310 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20311 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20313 cinit
.sym 20314 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20315 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 20316 cordicCORE.U.y_i_s_pipe[8]
.sym 20317 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20318 cordicCORE.iteration[2]
.sym 20326 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20329 cordicCORE.iteration[3]
.sym 20331 cordicCORE.x[9]
.sym 20332 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20333 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20574[0]_new_inv_
.sym 20334 $abc$29714$new_n3182_
.sym 20335 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20336 cordicCORE.iteration[2]
.sym 20337 cordicCORE.iteration[3]
.sym 20338 cordicCORE.iteration[0]
.sym 20339 $abc$29714$new_n4082_
.sym 20340 $abc$29714$new_n4083_
.sym 20341 cordicCORE.x[2]
.sym 20343 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 20344 cordicCORE.x[6]
.sym 20347 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20348 $abc$29714$new_n4058_
.sym 20349 cordicCORE.x[5]
.sym 20350 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12063_Y_new_inv_
.sym 20351 cordicCORE.iteration[1]
.sym 20352 cordicCORE.x[4]
.sym 20353 cordicCORE.x[8]
.sym 20355 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 20359 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20360 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20361 cordicCORE.x[8]
.sym 20362 cordicCORE.x[9]
.sym 20365 cordicCORE.x[4]
.sym 20367 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12063_Y_new_inv_
.sym 20368 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20371 cordicCORE.iteration[3]
.sym 20372 cordicCORE.iteration[0]
.sym 20373 cordicCORE.iteration[1]
.sym 20374 cordicCORE.iteration[2]
.sym 20377 cordicCORE.x[5]
.sym 20378 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 20380 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20383 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20385 cordicCORE.x[2]
.sym 20386 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 20389 cordicCORE.iteration[2]
.sym 20390 cordicCORE.iteration[1]
.sym 20391 cordicCORE.iteration[0]
.sym 20392 cordicCORE.iteration[3]
.sym 20395 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20396 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20574[0]_new_inv_
.sym 20397 cordicCORE.x[6]
.sym 20398 $abc$29714$new_n3182_
.sym 20401 cordicCORE.iteration[3]
.sym 20402 $abc$29714$new_n4082_
.sym 20403 $abc$29714$new_n4083_
.sym 20404 $abc$29714$new_n4058_
.sym 20405 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 20406 CLK36_$glb_clk
.sym 20408 $abc$29714$new_n4053_
.sym 20409 cordicCORE.iteration[1]
.sym 20410 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24657
.sym 20411 $abc$29714$new_n4068_
.sym 20412 $abc$29714$new_n3141_
.sym 20413 $abc$29714$new_n3007_
.sym 20414 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[1]_new_
.sym 20415 $abc$29714$new_n3140_
.sym 20421 SCLK
.sym 20422 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20424 cordicCORE.U.x_i_s_pipe[4]
.sym 20425 cordicCORE.U.y_i_s_pipe[15]
.sym 20426 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20428 cordicCORE.U.x_i_s_pipe[5]
.sym 20429 cordicCORE.x[2]
.sym 20430 cordicCORE.U.x_i_s_pipe[2]
.sym 20432 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20434 cordicCORE.x[8]
.sym 20435 cordicCORE.x[12]
.sym 20436 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20437 cordicCORE.U.x_i_s_pipe[2]
.sym 20438 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 20439 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20440 cordicCORE.x[10]
.sym 20441 cordicCORE.x[8]
.sym 20442 cordicCORE.U.y_i_s_pipe[15]
.sym 20450 cordicCORE.x[14]
.sym 20451 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20453 cordicCORE.iteration[0]
.sym 20454 $PACKER_VCC_NET
.sym 20458 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20459 cordicCORE.x[12]
.sym 20461 cordicCORE.x[7]
.sym 20466 cordicCORE.iteration[1]
.sym 20468 cordicCORE.iteration[3]
.sym 20469 cinit
.sym 20473 cordicCORE.x[13]
.sym 20474 cordicCORE.x[11]
.sym 20475 cordicCORE.iteration[2]
.sym 20478 cordicCORE.x[10]
.sym 20481 $nextpnr_ICESTORM_LC_27$O
.sym 20484 cordicCORE.iteration[0]
.sym 20487 $auto$alumacc.cc:474:replace_alu$3277.C[2]
.sym 20490 cordicCORE.iteration[1]
.sym 20493 $auto$alumacc.cc:474:replace_alu$3277.C[3]
.sym 20495 cordicCORE.iteration[2]
.sym 20497 $auto$alumacc.cc:474:replace_alu$3277.C[2]
.sym 20500 cordicCORE.iteration[3]
.sym 20503 $auto$alumacc.cc:474:replace_alu$3277.C[3]
.sym 20508 cordicCORE.iteration[0]
.sym 20509 $PACKER_VCC_NET
.sym 20512 cordicCORE.iteration[1]
.sym 20513 cordicCORE.x[10]
.sym 20514 cordicCORE.x[12]
.sym 20515 cordicCORE.iteration[0]
.sym 20518 cordicCORE.iteration[0]
.sym 20519 cordicCORE.x[7]
.sym 20520 cordicCORE.x[11]
.sym 20521 cordicCORE.iteration[2]
.sym 20524 cordicCORE.x[13]
.sym 20525 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20526 cordicCORE.x[14]
.sym 20527 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20529 CLK36_$glb_clk
.sym 20530 cinit
.sym 20531 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20533 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20534 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20535 cordicCORE.U.x_i_s_pipe[10]
.sym 20536 cordicCORE.U.x_i_s_pipe[12]
.sym 20537 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20538 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 20547 cordicCORE.x[5]
.sym 20548 cordicCORE.x[9]
.sym 20549 cordicCORE.iteration[2]
.sym 20550 cordicCORE.x[5]
.sym 20551 cordicCORE.iteration[3]
.sym 20552 cordicCORE.iteration[1]
.sym 20553 cordicCORE.iteration[0]
.sym 20554 cordicCORE.x[14]
.sym 20555 cinit
.sym 20556 cordicCORE.x[16]
.sym 20557 cordicCORE.U.x_i_s_pipe[7]
.sym 20558 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20559 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 20560 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20562 cordicCORE.x[14]
.sym 20564 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20565 cordicCORE.x[16]
.sym 20572 cordicCORE.x[10]
.sym 20573 cordicCORE.iteration[1]
.sym 20574 cordicCORE.iteration[2]
.sym 20575 cordicCORE.iteration[3]
.sym 20576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20577 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20578 cordicCORE.x[7]
.sym 20579 $abc$29714$new_n3166_
.sym 20580 cordicCORE.x[9]
.sym 20581 cordicCORE.iteration[1]
.sym 20582 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20583 cordicCORE.iteration[3]
.sym 20584 cordicCORE.iteration[0]
.sym 20585 cordicCORE.x[6]
.sym 20586 cordicCORE.x[7]
.sym 20587 cordicCORE.x[5]
.sym 20588 $abc$29714$new_n3168_
.sym 20589 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20590 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20591 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20593 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12066_Y_new_inv_
.sym 20594 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20595 cordicCORE.x[12]
.sym 20596 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20597 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20598 $abc$29714$new_n3165_
.sym 20599 $abc$29714$new_n3164_
.sym 20600 cordicCORE.x[11]
.sym 20601 cordicCORE.x[8]
.sym 20605 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20606 cordicCORE.x[11]
.sym 20607 cordicCORE.x[8]
.sym 20608 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20611 cordicCORE.iteration[0]
.sym 20612 cordicCORE.iteration[2]
.sym 20613 cordicCORE.iteration[1]
.sym 20614 cordicCORE.iteration[3]
.sym 20617 cordicCORE.x[5]
.sym 20618 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20619 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20620 cordicCORE.x[9]
.sym 20623 cordicCORE.x[7]
.sym 20624 cordicCORE.x[10]
.sym 20625 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20626 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20629 $abc$29714$new_n3168_
.sym 20630 $abc$29714$new_n3165_
.sym 20631 $abc$29714$new_n3164_
.sym 20632 $abc$29714$new_n3166_
.sym 20635 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12066_Y_new_inv_
.sym 20637 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 20638 cordicCORE.x[7]
.sym 20641 cordicCORE.iteration[2]
.sym 20642 cordicCORE.iteration[0]
.sym 20643 cordicCORE.iteration[1]
.sym 20644 cordicCORE.iteration[3]
.sym 20647 cordicCORE.x[12]
.sym 20648 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20649 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20650 cordicCORE.x[6]
.sym 20651 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 20652 CLK36_$glb_clk
.sym 20654 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[8]
.sym 20655 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[10]
.sym 20656 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[15]
.sym 20657 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[2]_new_inv_
.sym 20658 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[9]
.sym 20659 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 20660 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[3]_new_inv_
.sym 20661 cordicCORE.U.x_i_s_pipe[11]
.sym 20666 cordicCORE.x[9]
.sym 20667 cordicCORE.x[7]
.sym 20669 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20672 cordicCORE.x[1]
.sym 20673 cordicCORE.x[4]
.sym 20674 cordicCORE.x[7]
.sym 20675 cordicCORE.x[5]
.sym 20677 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20680 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20696 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20697 cordicCORE.x[15]
.sym 20698 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20699 cordicCORE.x[11]
.sym 20701 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20702 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20703 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20704 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20705 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20706 cordicCORE.x[13]
.sym 20707 cordicCORE.x[12]
.sym 20708 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20709 cordicCORE.x[15]
.sym 20711 $abc$29714$new_n3208_
.sym 20721 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[10]_new_
.sym 20722 cordicCORE.x[14]
.sym 20723 $abc$29714$new_n3211_
.sym 20724 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20534[3]_new_inv_
.sym 20725 cordicCORE.x[16]
.sym 20728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20730 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 20731 cordicCORE.x[16]
.sym 20740 cordicCORE.x[14]
.sym 20741 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20746 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[10]_new_
.sym 20747 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20534[3]_new_inv_
.sym 20748 $abc$29714$new_n3211_
.sym 20749 $abc$29714$new_n3208_
.sym 20752 cordicCORE.x[13]
.sym 20753 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20754 cordicCORE.x[15]
.sym 20755 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 20758 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20759 cordicCORE.x[11]
.sym 20760 cordicCORE.x[12]
.sym 20761 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20770 cordicCORE.x[15]
.sym 20771 cordicCORE.x[14]
.sym 20772 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 20773 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20780 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 20790 cordicCORE.x[14]
.sym 20791 cordicCORE.x[15]
.sym 20792 cordicCORE.x[6]
.sym 20794 cordicCORE.x[13]
.sym 20796 cordicCORE.x[10]
.sym 20797 cordicCORE.x[8]
.sym 20798 cordicCORE.x[6]
.sym 20800 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[15]
.sym 20802 Filter1.I0[6]
.sym 20804 Filter1.I0[7]
.sym 20808 Filter1.I0[1]
.sym 20809 cordicCORE.U.y_i_s_pipe[8]
.sym 20810 Filter1.I0[2]
.sym 20812 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 20818 cordicCORE.x[12]
.sym 20825 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20524[3]_new_inv_
.sym 20828 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20832 cordicCORE.x[14]
.sym 20834 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20836 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20844 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[11]_new_
.sym 20846 cordicCORE.x[13]
.sym 20849 cordicCORE.x[15]
.sym 20851 cordicCORE.x[15]
.sym 20852 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20524[3]_new_inv_
.sym 20853 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 20854 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[11]_new_
.sym 20865 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 20866 cordicCORE.x[14]
.sym 20893 cordicCORE.x[13]
.sym 20894 cordicCORE.x[12]
.sym 20895 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 20896 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 20902 Filter1.inaddr[2]
.sym 20903 Filter1.inaddr[3]
.sym 20904 Filter1.inaddr[4]
.sym 20905 Filter1.inaddr[5]
.sym 20906 Filter1.inaddr[6]
.sym 20907 Filter1.inaddr[7]
.sym 20914 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 20916 F2SRAM.spi_go
.sym 20918 cordicCORE.x[11]
.sym 20925 Filter1.inaddr[4]
.sym 20928 X_R
.sym 20930 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 20934 Filter1.inaddr[1]
.sym 20944 Filter1.I0[0]
.sym 20946 Filter1.I0[5]
.sym 20947 Filter1.I0[6]
.sym 20951 Filter1.I0[2]
.sym 20952 Filter1.I0[3]
.sym 20957 sinmod[4]
.sym 20959 sinmod[7]
.sym 20960 sinmod[3]
.sym 20961 sinmod[2]
.sym 20963 sinmod[0]
.sym 20964 Filter1.I0[7]
.sym 20965 sinmod[1]
.sym 20966 Filter1.I0[1]
.sym 20968 sinmod[5]
.sym 20969 Filter1.I0[4]
.sym 20971 sinmod[6]
.sym 20973 $auto$alumacc.cc:474:replace_alu$3196.C[1]
.sym 20975 Filter1.I0[0]
.sym 20976 sinmod[0]
.sym 20979 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 20981 Filter1.I0[1]
.sym 20982 sinmod[1]
.sym 20983 $auto$alumacc.cc:474:replace_alu$3196.C[1]
.sym 20985 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 20987 Filter1.I0[2]
.sym 20988 sinmod[2]
.sym 20989 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 20991 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 20993 Filter1.I0[3]
.sym 20994 sinmod[3]
.sym 20995 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 20997 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 20999 Filter1.I0[4]
.sym 21000 sinmod[4]
.sym 21001 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 21003 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 21005 sinmod[5]
.sym 21006 Filter1.I0[5]
.sym 21007 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 21009 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 21011 sinmod[6]
.sym 21012 Filter1.I0[6]
.sym 21013 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 21015 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 21017 sinmod[7]
.sym 21018 Filter1.I0[7]
.sym 21019 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 21020 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21021 CLK36_$glb_clk
.sym 21025 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[15]
.sym 21026 Filter1.inaddr[1]
.sym 21027 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 21029 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 21030 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 21037 Filter1.I0[5]
.sym 21038 Filter1.inaddr[3]
.sym 21039 Filter1.I0[1]
.sym 21041 Filter1.I0[2]
.sym 21043 Filter1.I0[3]
.sym 21045 Filter1.I0[4]
.sym 21046 Filter1.inaddr[2]
.sym 21047 Filter1.inaddr[2]
.sym 21048 Filter1.I0[22]
.sym 21052 Filter1.I0[16]
.sym 21054 Filter1.I0[17]
.sym 21056 Filter1.I0[18]
.sym 21059 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 21065 Filter1.I0[9]
.sym 21066 Filter1.I0[10]
.sym 21070 Filter1.I0[14]
.sym 21071 Filter1.I0[15]
.sym 21076 Filter1.I0[12]
.sym 21077 Filter1.I0[13]
.sym 21080 Filter1.I0[8]
.sym 21081 sinmod[10]
.sym 21082 sinmod[15]
.sym 21083 Filter1.I0[11]
.sym 21085 sinmod[8]
.sym 21086 sinmod[11]
.sym 21089 sinmod[12]
.sym 21090 sinmod[13]
.sym 21094 sinmod[14]
.sym 21095 sinmod[9]
.sym 21096 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 21098 sinmod[8]
.sym 21099 Filter1.I0[8]
.sym 21100 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 21102 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 21104 sinmod[9]
.sym 21105 Filter1.I0[9]
.sym 21106 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 21108 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 21110 sinmod[10]
.sym 21111 Filter1.I0[10]
.sym 21112 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 21114 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 21116 sinmod[11]
.sym 21117 Filter1.I0[11]
.sym 21118 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 21120 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 21122 Filter1.I0[12]
.sym 21123 sinmod[12]
.sym 21124 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 21126 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 21128 Filter1.I0[13]
.sym 21129 sinmod[13]
.sym 21130 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 21132 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 21134 sinmod[14]
.sym 21135 Filter1.I0[14]
.sym 21136 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 21138 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 21140 sinmod[15]
.sym 21141 Filter1.I0[15]
.sym 21142 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 21143 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21144 CLK36_$glb_clk
.sym 21158 Filter1.I0[8]
.sym 21159 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 21160 Filter1.I0[13]
.sym 21161 Filter1.inaddr[0]
.sym 21162 Filter1.I0[9]
.sym 21163 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 21164 Filter1.I0[10]
.sym 21165 Filter1.I0[3]
.sym 21166 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 21171 Filter1.I0[10]
.sym 21174 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 21177 Filter1.I0[13]
.sym 21182 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 21187 Filter1.I0[16]
.sym 21197 Filter1.I0[18]
.sym 21198 Filter1.I0[19]
.sym 21199 Filter1.I0[20]
.sym 21200 Filter1.I0[21]
.sym 21201 Filter1.I0[22]
.sym 21202 Filter1.I0[23]
.sym 21203 sinmod[20]
.sym 21204 Filter1.I0[17]
.sym 21208 sinmod[16]
.sym 21209 sinmod[22]
.sym 21212 sinmod[18]
.sym 21213 sinmod[21]
.sym 21215 sinmod[23]
.sym 21217 sinmod[19]
.sym 21218 sinmod[17]
.sym 21219 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 21221 sinmod[16]
.sym 21222 Filter1.I0[16]
.sym 21223 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 21225 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 21227 sinmod[17]
.sym 21228 Filter1.I0[17]
.sym 21229 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 21231 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 21233 Filter1.I0[18]
.sym 21234 sinmod[18]
.sym 21235 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 21237 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 21239 Filter1.I0[19]
.sym 21240 sinmod[19]
.sym 21241 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 21243 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 21245 Filter1.I0[20]
.sym 21246 sinmod[20]
.sym 21247 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 21249 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 21251 Filter1.I0[21]
.sym 21252 sinmod[21]
.sym 21253 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 21255 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 21257 Filter1.I0[22]
.sym 21258 sinmod[22]
.sym 21259 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 21261 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 21263 Filter1.I0[23]
.sym 21264 sinmod[23]
.sym 21265 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 21266 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21267 CLK36_$glb_clk
.sym 21269 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 21270 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[27]
.sym 21274 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[25]
.sym 21283 Filter1.I0[21]
.sym 21285 Filter1.I0[17]
.sym 21287 Filter1.I0[18]
.sym 21288 Filter1.I0[28]
.sym 21289 Filter1.I0[19]
.sym 21290 Filter1.outaddr[3]
.sym 21291 Filter1.I0[20]
.sym 21296 Filter1.I0[39]
.sym 21298 Filter1.I0[32]
.sym 21300 Filter1.I0[33]
.sym 21304 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21305 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 21314 Filter1.I0[28]
.sym 21316 Filter1.I0[30]
.sym 21317 Filter1.I0[31]
.sym 21318 Filter1.I0[24]
.sym 21326 sinmod[24]
.sym 21327 sinmod[28]
.sym 21328 sinmod[31]
.sym 21329 sinmod[29]
.sym 21330 sinmod[26]
.sym 21333 sinmod[25]
.sym 21334 sinmod[30]
.sym 21335 Filter1.I0[25]
.sym 21336 Filter1.I0[26]
.sym 21337 Filter1.I0[27]
.sym 21339 Filter1.I0[29]
.sym 21340 sinmod[27]
.sym 21342 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 21344 Filter1.I0[24]
.sym 21345 sinmod[24]
.sym 21346 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 21348 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 21350 Filter1.I0[25]
.sym 21351 sinmod[25]
.sym 21352 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 21354 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 21356 Filter1.I0[26]
.sym 21357 sinmod[26]
.sym 21358 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 21360 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 21362 Filter1.I0[27]
.sym 21363 sinmod[27]
.sym 21364 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 21366 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 21368 sinmod[28]
.sym 21369 Filter1.I0[28]
.sym 21370 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 21372 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 21374 Filter1.I0[29]
.sym 21375 sinmod[29]
.sym 21376 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 21378 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 21380 sinmod[30]
.sym 21381 Filter1.I0[30]
.sym 21382 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 21384 $auto$alumacc.cc:474:replace_alu$3196.C[32]
.sym 21386 sinmod[31]
.sym 21387 Filter1.I0[31]
.sym 21388 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 21389 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21390 CLK36_$glb_clk
.sym 21395 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[32]
.sym 21397 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[34]
.sym 21399 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 21404 Filter1.I0[24]
.sym 21406 Filter1.I0[29]
.sym 21407 Filter1.I0[19]
.sym 21408 Filter1.I0[25]
.sym 21410 Filter1.I0[26]
.sym 21412 Filter1.I0[27]
.sym 21414 Filter1.I0[28]
.sym 21415 Filter1.I0[23]
.sym 21417 Filter1.I0[26]
.sym 21422 $PACKER_VCC_NET
.sym 21423 Filter1.I0[29]
.sym 21425 Filter1.inaddr[4]
.sym 21426 Filter1.inaddr[1]
.sym 21427 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21428 $auto$alumacc.cc:474:replace_alu$3196.C[32]
.sym 21436 Filter1.I0[35]
.sym 21438 Filter1.I0[37]
.sym 21450 Filter1.I0[33]
.sym 21456 Filter1.I0[39]
.sym 21457 Filter1.I0[32]
.sym 21458 sinmod[31]
.sym 21459 Filter1.I0[34]
.sym 21461 Filter1.I0[36]
.sym 21463 Filter1.I0[38]
.sym 21465 $auto$alumacc.cc:474:replace_alu$3196.C[33]
.sym 21467 Filter1.I0[32]
.sym 21468 sinmod[31]
.sym 21469 $auto$alumacc.cc:474:replace_alu$3196.C[32]
.sym 21471 $auto$alumacc.cc:474:replace_alu$3196.C[34]
.sym 21473 sinmod[31]
.sym 21474 Filter1.I0[33]
.sym 21475 $auto$alumacc.cc:474:replace_alu$3196.C[33]
.sym 21477 $auto$alumacc.cc:474:replace_alu$3196.C[35]
.sym 21479 Filter1.I0[34]
.sym 21480 sinmod[31]
.sym 21481 $auto$alumacc.cc:474:replace_alu$3196.C[34]
.sym 21483 $auto$alumacc.cc:474:replace_alu$3196.C[36]
.sym 21485 sinmod[31]
.sym 21486 Filter1.I0[35]
.sym 21487 $auto$alumacc.cc:474:replace_alu$3196.C[35]
.sym 21489 $auto$alumacc.cc:474:replace_alu$3196.C[37]
.sym 21491 Filter1.I0[36]
.sym 21492 sinmod[31]
.sym 21493 $auto$alumacc.cc:474:replace_alu$3196.C[36]
.sym 21495 $auto$alumacc.cc:474:replace_alu$3196.C[38]
.sym 21497 sinmod[31]
.sym 21498 Filter1.I0[37]
.sym 21499 $auto$alumacc.cc:474:replace_alu$3196.C[37]
.sym 21501 $auto$alumacc.cc:474:replace_alu$3196.C[39]
.sym 21503 Filter1.I0[38]
.sym 21504 sinmod[31]
.sym 21505 $auto$alumacc.cc:474:replace_alu$3196.C[38]
.sym 21507 $auto$alumacc.cc:474:replace_alu$3196.C[40]
.sym 21509 sinmod[31]
.sym 21510 Filter1.I0[39]
.sym 21511 $auto$alumacc.cc:474:replace_alu$3196.C[39]
.sym 21512 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21513 CLK36_$glb_clk
.sym 21515 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 21517 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[45]
.sym 21521 F2SRAM.spi_addr[7]
.sym 21527 Filter1.I0[32]
.sym 21529 Filter1.I0[37]
.sym 21531 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 21532 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 21533 Filter1.I0[34]
.sym 21535 Filter1.I0[35]
.sym 21543 $PACKER_GND_NET
.sym 21544 Filter1.inaddr[2]
.sym 21545 sinmod[31]
.sym 21551 $auto$alumacc.cc:474:replace_alu$3196.C[40]
.sym 21556 Filter1.I0[40]
.sym 21558 Filter1.I0[42]
.sym 21560 Filter1.I0[44]
.sym 21569 Filter1.I0[45]
.sym 21570 sinmod[31]
.sym 21571 Filter1.I0[47]
.sym 21578 Filter1.I0[46]
.sym 21581 Filter1.I0[41]
.sym 21583 Filter1.I0[43]
.sym 21588 $auto$alumacc.cc:474:replace_alu$3196.C[41]
.sym 21590 sinmod[31]
.sym 21591 Filter1.I0[40]
.sym 21592 $auto$alumacc.cc:474:replace_alu$3196.C[40]
.sym 21594 $auto$alumacc.cc:474:replace_alu$3196.C[42]
.sym 21596 Filter1.I0[41]
.sym 21597 sinmod[31]
.sym 21598 $auto$alumacc.cc:474:replace_alu$3196.C[41]
.sym 21600 $auto$alumacc.cc:474:replace_alu$3196.C[43]
.sym 21602 sinmod[31]
.sym 21603 Filter1.I0[42]
.sym 21604 $auto$alumacc.cc:474:replace_alu$3196.C[42]
.sym 21606 $auto$alumacc.cc:474:replace_alu$3196.C[44]
.sym 21608 Filter1.I0[43]
.sym 21609 sinmod[31]
.sym 21610 $auto$alumacc.cc:474:replace_alu$3196.C[43]
.sym 21612 $auto$alumacc.cc:474:replace_alu$3196.C[45]
.sym 21614 sinmod[31]
.sym 21615 Filter1.I0[44]
.sym 21616 $auto$alumacc.cc:474:replace_alu$3196.C[44]
.sym 21618 $auto$alumacc.cc:474:replace_alu$3196.C[46]
.sym 21620 Filter1.I0[45]
.sym 21621 sinmod[31]
.sym 21622 $auto$alumacc.cc:474:replace_alu$3196.C[45]
.sym 21624 $auto$alumacc.cc:474:replace_alu$3196.C[47]
.sym 21626 sinmod[31]
.sym 21627 Filter1.I0[46]
.sym 21628 $auto$alumacc.cc:474:replace_alu$3196.C[46]
.sym 21630 $auto$alumacc.cc:474:replace_alu$3196.C[48]
.sym 21632 Filter1.I0[47]
.sym 21633 sinmod[31]
.sym 21634 $auto$alumacc.cc:474:replace_alu$3196.C[47]
.sym 21635 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21636 CLK36_$glb_clk
.sym 21638 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[48]
.sym 21641 Filter1.outaddr[0]
.sym 21650 Filter1.I0[40]
.sym 21651 F2SRAM.spi_addr[7]
.sym 21653 Filter1.I0[35]
.sym 21654 Filter1.I0[41]
.sym 21655 Filter1.I0[34]
.sym 21656 Filter1.I0[42]
.sym 21657 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 21658 Filter1.I0[43]
.sym 21660 Filter1.I0[44]
.sym 21663 Filter1.I0[42]
.sym 21667 Filter1.I0[44]
.sym 21669 Filter1.I0[45]
.sym 21674 $auto$alumacc.cc:474:replace_alu$3196.C[48]
.sym 21695 Filter1.I0[48]
.sym 21705 sinmod[31]
.sym 21713 sinmod[31]
.sym 21714 Filter1.I0[48]
.sym 21715 $auto$alumacc.cc:474:replace_alu$3196.C[48]
.sym 21758 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 21759 CLK36_$glb_clk
.sym 21765 F2SRAM.SPI_READER.shift_reg[25]
.sym 21766 F2SRAM.SPI_READER.shift_reg[27]
.sym 21767 F2SRAM.SPI_READER.shift_reg[26]
.sym 21773 Filter1.I0[48]
.sym 21796 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21806 $PACKER_GND_NET
.sym 21820 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21847 $PACKER_GND_NET
.sym 21881 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21882 CLK36_$glb_clk
.sym 21896 $PACKER_GND_NET
.sym 21898 F2SRAM.spi_go
.sym 21903 Filter1.I0[48]
.sym 21919 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 21931 F2SRAM.spi_go
.sym 21954 F2SRAM.SPI_READER.shift_reg[23]
.sym 21965 F2SRAM.spi_go
.sym 21967 F2SRAM.SPI_READER.shift_reg[23]
.sym 22005 CLK36_$glb_clk
.sym 22006 rst_$glb_sr
.sym 22007 F2SRAM.spi_addr[17]
.sym 22009 F2SRAM.spi_addr[18]
.sym 22010 F2SRAM.spi_addr[16]
.sym 22035 $PACKER_GND_NET
.sym 22130 F2SRAM.SPI_READER.shift_reg[19]
.sym 22133 F2SRAM.SPI_READER.shift_reg[16]
.sym 22134 F2SRAM.SPI_READER.shift_reg[18]
.sym 22137 F2SRAM.SPI_READER.shift_reg[17]
.sym 22149 F2SRAM.SPI_READER.shift_reg[11]
.sym 22174 $PACKER_GND_NET
.sym 22189 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 22224 $PACKER_GND_NET
.sym 22250 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 22251 CLK36_$glb_clk
.sym 22266 F2SRAM.SPI_READER.shift_reg[15]
.sym 22270 F2SRAM.spi_addr[19]
.sym 22297 F2SRAM.spi_addr[23]
.sym 22304 F2SRAM.spi_go
.sym 22307 F2SRAM.SPI_READER.shift_reg[22]
.sym 22328 F2SRAM.spi_go
.sym 22329 F2SRAM.SPI_READER.shift_reg[22]
.sym 22330 F2SRAM.spi_addr[23]
.sym 22374 CLK36_$glb_clk
.sym 22375 rst_$glb_sr
.sym 22399 $PACKER_GND_NET
.sym 22527 $PACKER_GND_NET
.sym 22667 $PACKER_GND_NET
.sym 22682 $PACKER_GND_NET
.sym 22697 L0
.sym 22721 L0
.sym 22775 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 22776 F2SRAM.f_byte[5]
.sym 22777 F2SRAM.f_byte[3]
.sym 22778 F2SRAM.f_byte[1]
.sym 22781 F2SRAM.spi_data[2]
.sym 22787 F2SRAM.spi_data[4]
.sym 22791 F2SRAM.spi_data[5]
.sym 22795 F2SRAM.spi_data[3]
.sym 22800 F2SRAM.spi_data[4]
.sym 22806 F2SRAM.spi_data[3]
.sym 22809 F2SRAM.f_byte[3]
.sym 22824 F2SRAM.spi_data[2]
.sym 22829 F2SRAM.f_byte[1]
.sym 22836 F2SRAM.f_byte[5]
.sym 22842 F2SRAM.spi_data[5]
.sym 22843 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 22844 CLK36_$glb_clk
.sym 22848 CLK36
.sym 22858 wdata[0]
.sym 22862 wdata[8]
.sym 22864 wdata[1]
.sym 22865 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 22866 wdata[11]
.sym 22868 wdata[3]
.sym 22869 wdata[9]
.sym 22871 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 22872 wdata[10]
.sym 22883 wdata[12]
.sym 22885 wdata[11]
.sym 22886 L1
.sym 22892 L2
.sym 22909 L0
.sym 22913 CLK36
.sym 22938 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 22945 F2SRAM.spi_data[1]
.sym 22952 F2SRAM.spi_data[5]
.sym 22954 F2SRAM.spi_data[3]
.sym 22984 F2SRAM.spi_data[5]
.sym 22991 F2SRAM.spi_data[3]
.sym 22996 F2SRAM.spi_data[1]
.sym 23006 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 23007 CLK36_$glb_clk
.sym 23024 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 23026 wdata[13]
.sym 23028 cnt[11]
.sym 23035 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 23050 loadlookup
.sym 23060 F2SRAM.laststart
.sym 23074 L0
.sym 23095 loadlookup
.sym 23113 L0
.sym 23114 loadlookup
.sym 23115 F2SRAM.laststart
.sym 23130 CLK36_$glb_clk
.sym 23144 addr[8]
.sym 23146 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 23147 addr[0]
.sym 23152 addr[9]
.sym 23154 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 23175 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22384
.sym 23179 cnt[9]
.sym 23181 loadlookup
.sym 23194 $PACKER_VCC_NET
.sym 23207 $PACKER_VCC_NET
.sym 23237 cnt[9]
.sym 23238 loadlookup
.sym 23252 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22384
.sym 23253 CLK36_$glb_clk
.sym 23269 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22384
.sym 23270 addr[12]
.sym 23273 $abc$29714$new_n3245_
.sym 23278 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 23283 L2
.sym 23389 cordicCORE.U.y_i_s_pipe[10]
.sym 23392 cnt[9]
.sym 23403 CLK36
.sym 23527 $abc$29714$new_n4050_
.sym 23535 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 23650 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 23762 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 23764 cinit
.sym 23766 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 23770 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 23782 cordicCORE.U.y_i_s_pipe[9]
.sym 23789 cordicCORE.y[12]
.sym 23790 cordicCORE.y[10]
.sym 23791 cordicCORE.y[16]
.sym 23792 $abc$29714$new_n4051_
.sym 23793 cordicCORE.y[13]
.sym 23794 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 23795 cordicCORE.y[14]
.sym 23799 $abc$29714$new_n4050_
.sym 23801 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 23802 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[10]_new_
.sym 23807 $abc$29714$new_n3103_
.sym 23808 cinit
.sym 23809 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20220[2]_new_inv_
.sym 23810 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 23812 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 23813 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 23816 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 23818 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 23821 $abc$29714$new_n4051_
.sym 23822 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 23823 cordicCORE.y[10]
.sym 23824 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[10]_new_
.sym 23839 cordicCORE.y[16]
.sym 23840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 23841 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 23842 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 23845 cinit
.sym 23846 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20220[2]_new_inv_
.sym 23847 $abc$29714$new_n4050_
.sym 23848 $abc$29714$new_n3103_
.sym 23851 cordicCORE.y[13]
.sym 23852 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 23853 cordicCORE.y[14]
.sym 23854 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 23858 cordicCORE.y[12]
.sym 23860 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 23867 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 23868 CLK36_$glb_clk
.sym 23883 cordicCORE.y[12]
.sym 23885 cordicCORE.y[16]
.sym 23887 cordicCORE.y[8]
.sym 23889 cordicCORE.y[13]
.sym 23890 cordicCORE.y[15]
.sym 23891 cordicCORE.y[14]
.sym 23892 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 23894 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 23895 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 23896 CLK36
.sym 23898 cordicCORE.y[9]
.sym 23902 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 23904 cordicCORE.y[9]
.sym 23911 $abc$29714$new_n3095_
.sym 23913 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 23914 $abc$29714$new_n3103_
.sym 23915 $abc$29714$new_n3096_
.sym 23916 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 23917 cordicCORE.y[11]
.sym 23918 cordicCORE.y[13]
.sym 23920 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 23922 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 23923 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 23924 cordicCORE.y[9]
.sym 23925 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 23926 $abc$29714$new_n3094_
.sym 23927 cordicCORE.y[15]
.sym 23928 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 23930 cordicCORE.y[9]
.sym 23931 cordicCORE.iteration[0]
.sym 23934 cordicCORE.y[10]
.sym 23935 cordicCORE.iteration[2]
.sym 23936 cordicCORE.y[14]
.sym 23937 cordicCORE.iteration[3]
.sym 23938 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 23939 cordicCORE.y[12]
.sym 23941 $abc$29714$new_n3092_
.sym 23942 cordicCORE.iteration[1]
.sym 23944 $abc$29714$new_n3096_
.sym 23945 cordicCORE.y[13]
.sym 23946 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 23950 cordicCORE.y[9]
.sym 23951 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 23952 cordicCORE.y[13]
.sym 23953 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 23956 cordicCORE.iteration[1]
.sym 23957 cordicCORE.iteration[2]
.sym 23958 cordicCORE.iteration[0]
.sym 23959 cordicCORE.iteration[3]
.sym 23962 $abc$29714$new_n3092_
.sym 23963 $abc$29714$new_n3095_
.sym 23964 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 23965 cordicCORE.y[9]
.sym 23968 cordicCORE.y[11]
.sym 23969 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 23970 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 23971 cordicCORE.y[12]
.sym 23974 cordicCORE.iteration[2]
.sym 23975 cordicCORE.iteration[0]
.sym 23976 cordicCORE.iteration[3]
.sym 23977 cordicCORE.iteration[1]
.sym 23980 cordicCORE.y[15]
.sym 23981 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 23982 $abc$29714$new_n3094_
.sym 23983 $abc$29714$new_n3103_
.sym 23986 cordicCORE.y[10]
.sym 23987 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 23988 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 23989 cordicCORE.y[14]
.sym 23990 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 23991 CLK36_$glb_clk
.sym 24005 cordicCORE.U.y_i_s_pipe[8]
.sym 24006 cordicCORE.iteration[2]
.sym 24007 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 24008 cinit
.sym 24009 $abc$29714$new_n3084_
.sym 24011 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 24012 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24015 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 24016 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 24017 cordicCORE.U.y_i_s_pipe[11]
.sym 24019 cordicCORE.x[5]
.sym 24020 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24021 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24027 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 24034 cordicCORE.y[14]
.sym 24035 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 24038 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24039 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[2]_new_inv_
.sym 24041 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[3]_new_inv_
.sym 24042 cordicCORE.y[11]
.sym 24043 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 24044 cordicCORE.y[13]
.sym 24046 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24048 cordicCORE.y[15]
.sym 24049 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12070_Y_new_inv_
.sym 24051 cordicCORE.y[12]
.sym 24052 $abc$29714$new_n3007_
.sym 24053 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 24054 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24055 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24059 cordicCORE.y[12]
.sym 24060 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24061 cordicCORE.y[16]
.sym 24063 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24064 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24067 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24068 cordicCORE.y[12]
.sym 24069 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24070 cordicCORE.y[13]
.sym 24073 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24075 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24079 cordicCORE.y[12]
.sym 24080 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24082 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 24085 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[2]_new_inv_
.sym 24087 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[3]_new_inv_
.sym 24088 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 24091 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12070_Y_new_inv_
.sym 24092 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24094 cordicCORE.y[11]
.sym 24097 cordicCORE.y[15]
.sym 24098 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24099 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24100 cordicCORE.y[16]
.sym 24103 $abc$29714$new_n3007_
.sym 24104 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 24109 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24110 cordicCORE.y[14]
.sym 24111 cordicCORE.y[13]
.sym 24112 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24113 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 24114 CLK36_$glb_clk
.sym 24128 cordicCORE.y[11]
.sym 24131 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24132 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 24134 cordicCORE.U.y_i_s_pipe[12]
.sym 24136 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 24138 cordicCORE.U.y_i_s_pipe[11]
.sym 24139 cordicCORE.U.x_i_s_pipe[2]
.sym 24140 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24141 cordicCORE.x[0]
.sym 24144 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 24146 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24147 cordicCORE.iteration[1]
.sym 24149 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24151 cordicCORE.x[7]
.sym 24158 cordicCORE.x[7]
.sym 24159 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 24160 cordicCORE.y[15]
.sym 24163 cordicCORE.y[16]
.sym 24164 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24166 cordicCORE.iteration[1]
.sym 24167 $abc$29714$new_n4067_
.sym 24168 $abc$29714$new_n4068_
.sym 24169 cordicCORE.x[1]
.sym 24170 cordicCORE.x[4]
.sym 24171 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24175 cordicCORE.iteration[2]
.sym 24176 cordicCORE.iteration[3]
.sym 24179 cordicCORE.x[5]
.sym 24183 cordicCORE.iteration[2]
.sym 24184 $abc$29714$new_n3123_
.sym 24185 cordicCORE.iteration[0]
.sym 24187 $abc$29714$new_n4066_
.sym 24188 cordicCORE.x[3]
.sym 24190 cordicCORE.iteration[1]
.sym 24191 cordicCORE.iteration[3]
.sym 24192 cordicCORE.iteration[2]
.sym 24193 cordicCORE.iteration[0]
.sym 24196 $abc$29714$new_n4066_
.sym 24197 $abc$29714$new_n4068_
.sym 24198 $abc$29714$new_n4067_
.sym 24199 $abc$29714$new_n3123_
.sym 24202 cordicCORE.iteration[1]
.sym 24203 cordicCORE.iteration[2]
.sym 24204 cordicCORE.x[5]
.sym 24205 cordicCORE.x[1]
.sym 24208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24209 cordicCORE.x[4]
.sym 24210 cordicCORE.x[7]
.sym 24211 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 24214 cordicCORE.iteration[2]
.sym 24215 cordicCORE.iteration[3]
.sym 24216 cordicCORE.iteration[1]
.sym 24217 cordicCORE.iteration[0]
.sym 24220 cordicCORE.iteration[3]
.sym 24221 cordicCORE.iteration[1]
.sym 24222 cordicCORE.iteration[0]
.sym 24223 cordicCORE.iteration[2]
.sym 24226 cordicCORE.iteration[1]
.sym 24227 cordicCORE.iteration[0]
.sym 24228 cordicCORE.x[3]
.sym 24229 cordicCORE.iteration[3]
.sym 24232 cordicCORE.y[15]
.sym 24234 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24235 cordicCORE.y[16]
.sym 24236 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 24237 CLK36_$glb_clk
.sym 24251 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 24254 cordicCORE.U.x_i_s_pipe[3]
.sym 24255 cordicCORE.U.x_i_s_pipe[0]
.sym 24256 cordicCORE.U.x_i_s_pipe[7]
.sym 24257 cordicCORE.x[1]
.sym 24258 cordicCORE.x[6]
.sym 24260 cinit
.sym 24261 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24263 cordicCORE.U.y_i_s_pipe[9]
.sym 24264 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 24265 $abc$29714$new_n3007_
.sym 24268 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24269 cordicCORE.x[3]
.sym 24270 cordicCORE.U.tangle[14]
.sym 24274 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24282 $abc$29714$new_n4054_
.sym 24283 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24286 cordicCORE.x[9]
.sym 24287 cordicCORE.x[3]
.sym 24288 cinit
.sym 24289 cordicCORE.iteration[1]
.sym 24291 cordicCORE.iteration[3]
.sym 24292 cordicCORE.iteration[0]
.sym 24293 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24294 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 24295 cordicCORE.x[5]
.sym 24298 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24657
.sym 24299 cordicCORE.x[8]
.sym 24300 cinit
.sym 24301 cordicCORE.x[0]
.sym 24302 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 24304 $abc$29714$new_n4053_
.sym 24305 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 24308 $abc$29714$new_n3141_
.sym 24309 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24310 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[1]_new_
.sym 24311 cordicCORE.x[7]
.sym 24313 cordicCORE.iteration[3]
.sym 24314 cordicCORE.x[8]
.sym 24315 cordicCORE.iteration[1]
.sym 24316 cordicCORE.iteration[0]
.sym 24322 cordicCORE.iteration[1]
.sym 24326 cordicCORE.iteration[0]
.sym 24328 cinit
.sym 24331 $abc$29714$new_n4053_
.sym 24332 $abc$29714$new_n4054_
.sym 24333 cordicCORE.x[0]
.sym 24334 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24337 cordicCORE.x[7]
.sym 24338 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24339 cordicCORE.x[5]
.sym 24340 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 24344 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24345 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24346 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 24349 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24352 cordicCORE.x[3]
.sym 24355 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[1]_new_
.sym 24356 cordicCORE.x[9]
.sym 24357 $abc$29714$new_n3141_
.sym 24358 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 24359 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24657
.sym 24360 CLK36_$glb_clk
.sym 24361 cinit
.sym 24376 $abc$29714$new_n4054_
.sym 24378 cordicCORE.iteration[1]
.sym 24383 cordicCORE.x[4]
.sym 24387 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24390 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 24394 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24395 cordicCORE.x[11]
.sym 24396 CLK36
.sym 24397 $abc$29714$new_n3140_
.sym 24410 cordicCORE.x[12]
.sym 24412 cordicCORE.iteration[1]
.sym 24415 cordicCORE.x[10]
.sym 24416 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 24417 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 24419 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24421 cordicCORE.iteration[2]
.sym 24422 cordicCORE.iteration[3]
.sym 24427 cordicCORE.x[16]
.sym 24430 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12069_Y_new_inv_
.sym 24431 cordicCORE.iteration[0]
.sym 24436 cordicCORE.iteration[1]
.sym 24437 cordicCORE.iteration[0]
.sym 24438 cordicCORE.iteration[2]
.sym 24439 cordicCORE.iteration[3]
.sym 24448 cordicCORE.iteration[2]
.sym 24449 cordicCORE.iteration[0]
.sym 24450 cordicCORE.iteration[1]
.sym 24451 cordicCORE.iteration[3]
.sym 24454 cordicCORE.iteration[3]
.sym 24455 cordicCORE.iteration[1]
.sym 24456 cordicCORE.iteration[0]
.sym 24457 cordicCORE.iteration[2]
.sym 24460 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12069_Y_new_inv_
.sym 24462 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24463 cordicCORE.x[10]
.sym 24467 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 24468 cordicCORE.x[12]
.sym 24469 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24472 cordicCORE.iteration[2]
.sym 24473 cordicCORE.iteration[0]
.sym 24474 cordicCORE.iteration[1]
.sym 24475 cordicCORE.iteration[3]
.sym 24478 cordicCORE.x[16]
.sym 24480 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 24482 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 24483 CLK36_$glb_clk
.sym 24497 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24499 cordicCORE.U.x_i_s_pipe[12]
.sym 24502 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24503 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 24505 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24507 cordicCORE.U.x_i_s_pipe[10]
.sym 24512 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24515 cordicCORE.U.x_i_s_pipe[11]
.sym 24519 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 24520 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 24529 cordicCORE.U.y_i_s_pipe[15]
.sym 24530 cordicCORE.x[14]
.sym 24531 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24532 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24533 cordicCORE.x[15]
.sym 24534 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24535 cordicCORE.U.y_i_s_pipe[9]
.sym 24537 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24539 cordicCORE.x[16]
.sym 24540 cordicCORE.x[13]
.sym 24541 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 24545 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[2]_new_inv_
.sym 24546 cordicCORE.U.y_i_s_pipe[10]
.sym 24547 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24550 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20529[1]_new_inv_
.sym 24554 cordicCORE.U.y_i_s_pipe[8]
.sym 24555 cordicCORE.x[11]
.sym 24556 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[3]_new_inv_
.sym 24562 cordicCORE.U.y_i_s_pipe[8]
.sym 24568 cordicCORE.U.y_i_s_pipe[10]
.sym 24572 cordicCORE.U.y_i_s_pipe[15]
.sym 24577 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 24578 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 24579 cordicCORE.x[15]
.sym 24580 cordicCORE.x[16]
.sym 24583 cordicCORE.U.y_i_s_pipe[9]
.sym 24589 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[3]_new_inv_
.sym 24590 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 24591 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[2]_new_inv_
.sym 24595 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 24596 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 24597 cordicCORE.x[14]
.sym 24598 cordicCORE.x[13]
.sym 24601 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 24602 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 24603 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20529[1]_new_inv_
.sym 24604 cordicCORE.x[11]
.sym 24605 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 24606 CLK36_$glb_clk
.sym 24620 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[8]
.sym 24622 cordicCORE.x[9]
.sym 24624 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[10]
.sym 24625 cordicCORE.x[8]
.sym 24626 cordicCORE.x[10]
.sym 24629 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 24630 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[9]
.sym 24631 cordicCORE.x[12]
.sym 24633 Filter1.I0[15]
.sym 24634 Filter1.inaddr[0]
.sym 24635 Filter1.I0[8]
.sym 24637 Filter1.I0[9]
.sym 24638 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 24639 Filter1.I0[12]
.sym 24641 Filter1.inaddr[2]
.sym 24643 Filter1.inaddr[3]
.sym 24669 Filter1.outdat[1]
.sym 24703 Filter1.outdat[1]
.sym 24731 Filter1.outdat[15]
.sym 24732 Filter1.outdat[14]
.sym 24733 Filter1.outdat[13]
.sym 24734 Filter1.outdat[12]
.sym 24735 Filter1.outdat[11]
.sym 24736 Filter1.outdat[10]
.sym 24737 Filter1.outdat[9]
.sym 24738 Filter1.outdat[8]
.sym 24744 cordicCORE.x[14]
.sym 24746 cordicCORE.x[16]
.sym 24748 SDO
.sym 24749 $abc$29714$new_n3204_
.sym 24752 cordicCORE.x[16]
.sym 24755 Filter1.outdat[1]
.sym 24757 Filter1.inaddr[5]
.sym 24759 Filter1.inaddr[6]
.sym 24761 Filter1.inaddr[7]
.sym 24763 Filter1.outaddr[6]
.sym 24766 Filter1.outaddr[0]
.sym 24774 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 24778 Filter1.inaddr[6]
.sym 24783 Filter1.inaddr[1]
.sym 24785 Filter1.inaddr[5]
.sym 24794 Filter1.inaddr[0]
.sym 24795 Filter1.inaddr[7]
.sym 24798 Filter1.inaddr[2]
.sym 24799 Filter1.inaddr[3]
.sym 24800 Filter1.inaddr[4]
.sym 24804 $nextpnr_ICESTORM_LC_8$O
.sym 24807 Filter1.inaddr[0]
.sym 24810 $auto$alumacc.cc:474:replace_alu$3190.C[2]
.sym 24812 Filter1.inaddr[1]
.sym 24816 $auto$alumacc.cc:474:replace_alu$3190.C[3]
.sym 24818 Filter1.inaddr[2]
.sym 24820 $auto$alumacc.cc:474:replace_alu$3190.C[2]
.sym 24822 $auto$alumacc.cc:474:replace_alu$3190.C[4]
.sym 24824 Filter1.inaddr[3]
.sym 24826 $auto$alumacc.cc:474:replace_alu$3190.C[3]
.sym 24828 $auto$alumacc.cc:474:replace_alu$3190.C[5]
.sym 24830 Filter1.inaddr[4]
.sym 24832 $auto$alumacc.cc:474:replace_alu$3190.C[4]
.sym 24834 $auto$alumacc.cc:474:replace_alu$3190.C[6]
.sym 24836 Filter1.inaddr[5]
.sym 24838 $auto$alumacc.cc:474:replace_alu$3190.C[5]
.sym 24840 $auto$alumacc.cc:474:replace_alu$3190.C[7]
.sym 24843 Filter1.inaddr[6]
.sym 24844 $auto$alumacc.cc:474:replace_alu$3190.C[6]
.sym 24849 Filter1.inaddr[7]
.sym 24850 $auto$alumacc.cc:474:replace_alu$3190.C[7]
.sym 24851 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 24852 CLK36_$glb_clk
.sym 24854 Filter1.outdat[7]
.sym 24855 Filter1.outdat[6]
.sym 24856 Filter1.outdat[5]
.sym 24857 Filter1.outdat[4]
.sym 24858 Filter1.outdat[3]
.sym 24859 Filter1.outdat[2]
.sym 24860 Filter1.outdat[1]
.sym 24861 Filter1.outdat[0]
.sym 24866 Filter1.I0[10]
.sym 24868 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 24869 Filter1.I0[13]
.sym 24879 Filter1.I0[31]
.sym 24881 Filter1.inaddr[3]
.sym 24883 Filter1.inaddr[4]
.sym 24885 Filter1.inaddr[5]
.sym 24886 Filter1.I0[24]
.sym 24887 Filter1.inaddr[6]
.sym 24889 Filter1.inaddr[7]
.sym 24901 Filter1.inaddr[0]
.sym 24903 Filter1.outdat[15]
.sym 24906 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 24907 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 24909 Filter1.outdat[9]
.sym 24910 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 24914 Filter1.inaddr[1]
.sym 24925 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 24941 Filter1.outdat[15]
.sym 24948 Filter1.inaddr[1]
.sym 24953 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 24954 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 24965 Filter1.outdat[9]
.sym 24970 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 24971 Filter1.inaddr[0]
.sym 24974 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 24975 CLK36_$glb_clk
.sym 24977 Filter1.outdat[31]
.sym 24978 Filter1.outdat[30]
.sym 24979 Filter1.outdat[29]
.sym 24980 Filter1.outdat[28]
.sym 24981 Filter1.outdat[27]
.sym 24982 Filter1.outdat[26]
.sym 24983 Filter1.outdat[25]
.sym 24984 Filter1.outdat[24]
.sym 24989 Filter1.I0[6]
.sym 24993 Filter1.I0[2]
.sym 24995 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[15]
.sym 24997 Filter1.I0[1]
.sym 24999 Filter1.I0[7]
.sym 25004 Filter1.I0[5]
.sym 25005 Filter1.I0[4]
.sym 25006 Filter1.I0[0]
.sym 25011 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25100 Filter1.outdat[23]
.sym 25101 Filter1.outdat[22]
.sym 25102 Filter1.outdat[21]
.sym 25103 Filter1.outdat[20]
.sym 25104 Filter1.outdat[19]
.sym 25105 Filter1.outdat[18]
.sym 25106 Filter1.outdat[17]
.sym 25107 Filter1.outdat[16]
.sym 25115 X_R
.sym 25117 Filter1.outdat[24]
.sym 25119 Filter1.I0[26]
.sym 25120 Filter1.I0[29]
.sym 25125 Filter1.I0[47]
.sym 25127 Filter1.I0[40]
.sym 25129 Filter1.inaddr[2]
.sym 25131 Filter1.inaddr[3]
.sym 25132 Filter1.inaddr[0]
.sym 25133 Filter1.inaddr[1]
.sym 25135 $PACKER_VCC_NET
.sym 25141 Filter1.outdat[31]
.sym 25153 Filter1.outdat[27]
.sym 25155 Filter1.outdat[25]
.sym 25176 Filter1.outdat[31]
.sym 25180 Filter1.outdat[27]
.sym 25206 Filter1.outdat[25]
.sym 25223 Filter1.outdat[47]
.sym 25224 Filter1.outdat[46]
.sym 25225 Filter1.outdat[45]
.sym 25226 Filter1.outdat[44]
.sym 25227 Filter1.outdat[43]
.sym 25228 Filter1.outdat[42]
.sym 25229 Filter1.outdat[41]
.sym 25230 Filter1.outdat[40]
.sym 25235 Filter1.I0[17]
.sym 25236 Filter1.outdat[17]
.sym 25237 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[25]
.sym 25239 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[27]
.sym 25241 Filter1.I0[16]
.sym 25243 Filter1.I0[22]
.sym 25244 Filter1.inaddr[2]
.sym 25245 Filter1.I0[18]
.sym 25246 Filter1.OUTpipe[30]
.sym 25247 Filter1.outaddr[6]
.sym 25248 Filter1.I0[20]
.sym 25250 Filter1.I0[21]
.sym 25253 Filter1.outaddr[0]
.sym 25254 Filter1.inaddr[5]
.sym 25256 Filter1.inaddr[6]
.sym 25258 Filter1.inaddr[7]
.sym 25285 Filter1.outdat[34]
.sym 25294 Filter1.outdat[33]
.sym 25295 Filter1.outdat[32]
.sym 25318 Filter1.outdat[32]
.sym 25327 Filter1.outdat[34]
.sym 25341 Filter1.outdat[33]
.sym 25346 Filter1.outdat[39]
.sym 25347 Filter1.outdat[38]
.sym 25348 Filter1.outdat[37]
.sym 25349 Filter1.outdat[36]
.sym 25350 Filter1.outdat[35]
.sym 25351 Filter1.outdat[34]
.sym 25352 Filter1.outdat[33]
.sym 25353 Filter1.outdat[32]
.sym 25358 Filter1.I0[42]
.sym 25360 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[34]
.sym 25361 Filter1.I0[45]
.sym 25366 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[32]
.sym 25369 Filter1.I0[44]
.sym 25370 Filter1.inaddr[7]
.sym 25371 Filter1.inaddr[4]
.sym 25375 Filter1.inaddr[6]
.sym 25377 Filter1.inaddr[5]
.sym 25381 Filter1.inaddr[3]
.sym 25389 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25396 Filter1.outdat[46]
.sym 25397 Filter1.outdat[45]
.sym 25416 $PACKER_GND_NET
.sym 25420 Filter1.outdat[46]
.sym 25435 Filter1.outdat[45]
.sym 25458 $PACKER_GND_NET
.sym 25466 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25467 CLK36_$glb_clk
.sym 25483 Filter1.I0[32]
.sym 25485 Filter1.I0[39]
.sym 25487 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[45]
.sym 25489 Filter1.I0[33]
.sym 25494 Filter1.I0[36]
.sym 25496 Filter1.I0[37]
.sym 25499 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25501 Filter1.I0[38]
.sym 25519 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 25525 $PACKER_VCC_NET
.sym 25538 Filter1.inaddr[0]
.sym 25541 Filter1.outdat[48]
.sym 25543 Filter1.outdat[48]
.sym 25561 Filter1.inaddr[0]
.sym 25562 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 25564 $PACKER_VCC_NET
.sym 25590 CLK36_$glb_clk
.sym 25599 Filter1.outdat[48]
.sym 25604 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[48]
.sym 25605 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 25607 Filter1.inaddr[1]
.sym 25614 Filter1.inaddr[4]
.sym 25626 Filter1.inaddr[1]
.sym 25648 F2SRAM.spi_go
.sym 25650 F2SRAM.SPI_READER.shift_reg[24]
.sym 25655 F2SRAM.SPI_READER.shift_reg[26]
.sym 25661 F2SRAM.SPI_READER.shift_reg[25]
.sym 25692 F2SRAM.spi_go
.sym 25693 F2SRAM.SPI_READER.shift_reg[24]
.sym 25697 F2SRAM.spi_go
.sym 25699 F2SRAM.SPI_READER.shift_reg[26]
.sym 25702 F2SRAM.spi_go
.sym 25703 F2SRAM.SPI_READER.shift_reg[25]
.sym 25713 CLK36_$glb_clk
.sym 25714 rst_$glb_sr
.sym 25733 Filter1.inaddr[2]
.sym 25734 $PACKER_GND_NET
.sym 25867 F2SRAM.SPI_READER.shift_reg[19]
.sym 25881 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25908 $PACKER_GND_NET
.sym 25914 $PACKER_GND_NET
.sym 25924 $PACKER_GND_NET
.sym 25933 $PACKER_GND_NET
.sym 25958 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 25959 CLK36_$glb_clk
.sym 26004 F2SRAM.spi_addr[18]
.sym 26006 F2SRAM.SPI_READER.shift_reg[15]
.sym 26010 F2SRAM.spi_addr[17]
.sym 26013 F2SRAM.spi_addr[16]
.sym 26016 F2SRAM.spi_addr[19]
.sym 26017 F2SRAM.SPI_READER.shift_reg[17]
.sym 26022 F2SRAM.SPI_READER.shift_reg[18]
.sym 26026 F2SRAM.spi_go
.sym 26029 F2SRAM.SPI_READER.shift_reg[16]
.sym 26036 F2SRAM.spi_addr[19]
.sym 26037 F2SRAM.SPI_READER.shift_reg[18]
.sym 26038 F2SRAM.spi_go
.sym 26054 F2SRAM.spi_addr[16]
.sym 26055 F2SRAM.spi_go
.sym 26056 F2SRAM.SPI_READER.shift_reg[15]
.sym 26059 F2SRAM.SPI_READER.shift_reg[17]
.sym 26060 F2SRAM.spi_go
.sym 26061 F2SRAM.spi_addr[18]
.sym 26077 F2SRAM.spi_addr[17]
.sym 26079 F2SRAM.spi_go
.sym 26080 F2SRAM.SPI_READER.shift_reg[16]
.sym 26082 CLK36_$glb_clk
.sym 26083 rst_$glb_sr
.sym 26226 $PACKER_GND_NET
.sym 26242 $PACKER_VCC_NET
.sym 26498 $PACKER_GND_NET
.sym 26507 $PACKER_GND_NET
.sym 26527 rst
.sym 26528 L1
.sym 26538 rst
.sym 26539 L1
.sym 26554 rst
.sym 26555 wdata[15]
.sym 26557 wdata[8]
.sym 26559 wdata[0]
.sym 26560 wdata[7]
.sym 26574 CLK36
.sym 26585 L2
.sym 26636 F2SRAM.f_byte[7]
.sym 26671 wdata[2]
.sym 26672 $abc$29714$new_n3322_
.sym 26673 $abc$29714$new_n3310_
.sym 26675 $abc$29714$new_n3314_
.sym 26676 wdata[7]
.sym 26682 L1
.sym 26691 L3
.sym 26696 wdata[15]
.sym 26704 F2SRAM.spi_data[7]
.sym 26769 F2SRAM.spi_data[7]
.sym 26809 wdata[11]
.sym 26811 wdata[12]
.sym 26812 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 26813 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 26817 addr[5]
.sym 26818 addr[13]
.sym 26819 addr[10]
.sym 26821 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 26829 F2SRAM.spi_go
.sym 26874 F2SRAM.spi_addr[6]
.sym 26875 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 26912 addr[8]
.sym 26914 wen
.sym 26917 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 26919 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 26928 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 26931 L3
.sym 27013 L0
.sym 27014 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 27015 dds_core.iscos
.sym 27016 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 27019 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 27020 $PACKER_VCC_NET
.sym 27023 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 27028 $PACKER_VCC_NET
.sym 27031 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 27120 cnt[11]
.sym 27222 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 27232 cordicCORE.y[13]
.sym 27233 cordicCORE.y[12]
.sym 27237 F2SRAM.spi_go
.sym 27277 cordicCORE.U.y_i_s_pipe[6]
.sym 27279 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20260[0]_new_inv_
.sym 27281 $abc$29714$new_n3069_
.sym 27282 $abc$29714$new_n3066_
.sym 27284 $abc$29714$new_n4041_
.sym 27336 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 27340 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 27342 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 27379 $abc$29714$new_n3035_
.sym 27382 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 27383 $abc$29714$new_n3037_
.sym 27384 $abc$29714$new_n3039_
.sym 27385 $abc$29714$new_n3036_
.sym 27421 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27422 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 27424 cordicCORE.y[9]
.sym 27428 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27429 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 27432 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 27435 cordicCORE.y[4]
.sym 27436 $PACKER_VCC_NET
.sym 27439 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 27481 $abc$29714$new_n3052_
.sym 27483 $abc$29714$new_n3050_
.sym 27484 $abc$29714$new_n3049_
.sym 27485 cordicCORE.U.y_i_s_pipe[8]
.sym 27486 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 27487 $abc$29714$new_n4086_
.sym 27488 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 27525 $abc$29714$new_n4050_
.sym 27532 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 27535 cordicCORE.y[2]
.sym 27536 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 27537 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 27543 cordicCORE.y[6]
.sym 27583 $abc$29714$new_n3054_
.sym 27587 $abc$29714$new_n3053_
.sym 27588 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 27589 cordicCORE.U.y_i_s_pipe[4]
.sym 27590 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20190[3]_new_inv_
.sym 27625 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 27626 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 27627 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 27628 cordicCORE.iteration[1]
.sym 27630 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 27633 cordicCORE.iteration[1]
.sym 27635 $abc$29714$new_n4085_
.sym 27636 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 27637 cordicCORE.y[11]
.sym 27638 cordicCORE.y[12]
.sym 27641 cordicCORE.iteration[3]
.sym 27644 F2SRAM.spi_go
.sym 27645 cordicCORE.y[13]
.sym 27646 cordicCORE.y[16]
.sym 27647 cordicCORE.iteration[3]
.sym 27685 $abc$29714$new_n4079_
.sym 27686 $abc$29714$new_n4080_
.sym 27687 $abc$29714$new_n3144_
.sym 27688 cordicCORE.U.y_i_s_pipe[13]
.sym 27689 $abc$29714$new_n4078_
.sym 27690 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 27691 $abc$29714$new_n3145_
.sym 27692 cordicCORE.U.y_i_s_pipe[2]
.sym 27726 CLK36
.sym 27729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 27732 cordicCORE.y[7]
.sym 27735 cordicCORE.U.tangle[14]
.sym 27737 $abc$29714$new_n3007_
.sym 27738 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 27739 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 27740 cordicCORE.x[2]
.sym 27743 $PACKER_VCC_NET
.sym 27746 cordicCORE.y[15]
.sym 27748 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 27750 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 27787 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[11]
.sym 27788 $abc$29714$new_n4054_
.sym 27789 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[12]
.sym 27790 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[14]
.sym 27791 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[4]
.sym 27792 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[6]
.sym 27793 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[13]
.sym 27794 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[2]
.sym 27829 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27830 cordicCORE.x[8]
.sym 27831 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 27833 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 27834 $abc$29714$new_n3140_
.sym 27836 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 27837 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27844 $PACKER_VCC_NET
.sym 27846 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[13]
.sym 27847 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 27850 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[11]
.sym 27890 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[1]
.sym 27891 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 27892 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 27893 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[4]
.sym 27894 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[5]
.sym 27895 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[6]
.sym 27896 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[7]
.sym 27932 cordicCORE.U.y_i_s_pipe[11]
.sym 27933 cordicCORE.x[5]
.sym 27934 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27938 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 27939 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 27940 cordicCORE.U.x_i_s_pipe[11]
.sym 27943 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[12]
.sym 27945 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[14]
.sym 27949 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 27991 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[8]
.sym 27992 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[9]
.sym 27993 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[10]
.sym 27994 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[11]
.sym 27995 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[12]
.sym 27996 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 27997 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[14]
.sym 27998 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[15]
.sym 28034 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[6]
.sym 28035 cordicCORE.U.x_i_s_pipe[7]
.sym 28038 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[7]
.sym 28039 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 28040 cordicCORE.x[7]
.sym 28041 cordicCORE.x[2]
.sym 28042 cordicCORE.x[0]
.sym 28044 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 28093 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[16]
.sym 28096 SCLK
.sym 28099 $abc$29714$new_n3204_
.sym 28100 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[2]_new_inv_
.sym 28136 cordicCORE.U.y_i_s_pipe[9]
.sym 28137 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 28138 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[11]
.sym 28139 cordicCORE.x[3]
.sym 28140 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[15]
.sym 28142 cordicCORE.x[8]
.sym 28144 cordicCORE.x[8]
.sym 28147 Filter1.I0[14]
.sym 28151 Filter1.I0[11]
.sym 28153 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 28156 $PACKER_VCC_NET
.sym 28158 F2SRAM.spi_go
.sym 28195 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 28196 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[7]
.sym 28197 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[5]
.sym 28198 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[4]
.sym 28199 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[3]
.sym 28200 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[8]
.sym 28201 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[2]
.sym 28202 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[6]
.sym 28237 Mag[14]
.sym 28238 cordicCORE.x[12]
.sym 28240 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 28241 Mag[9]
.sym 28242 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 28244 CLK36
.sym 28246 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 28247 cordicCORE.x[11]
.sym 28249 Filter1.outaddr[5]
.sym 28251 Filter1.inaddr[0]
.sym 28252 $PACKER_VCC_NET
.sym 28253 $PACKER_VCC_NET
.sym 28254 Filter1.outaddr[2]
.sym 28255 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 28256 Filter1.outaddr[3]
.sym 28258 Filter1.outaddr[4]
.sym 28259 Filter1.outaddr[4]
.sym 28260 Filter1.outaddr[1]
.sym 28266 Filter1.I0[9]
.sym 28267 $PACKER_VCC_NET
.sym 28268 Filter1.outaddr[4]
.sym 28270 Filter1.I0[15]
.sym 28271 Filter1.outaddr[3]
.sym 28274 Filter1.outaddr[5]
.sym 28276 Filter1.I0[12]
.sym 28277 Filter1.outaddr[2]
.sym 28278 Filter1.I0[10]
.sym 28279 Filter1.I0[13]
.sym 28280 Filter1.I0[8]
.sym 28282 Filter1.outaddr[6]
.sym 28283 Filter1.outaddr[1]
.sym 28285 Filter1.I0[14]
.sym 28287 Filter1.outaddr[7]
.sym 28289 Filter1.I0[11]
.sym 28291 Filter1.outaddr[0]
.sym 28294 $PACKER_VCC_NET
.sym 28297 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[13]
.sym 28299 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[11]
.sym 28300 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[14]
.sym 28301 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[12]
.sym 28304 Filter1.inaddr[0]
.sym 28313 Filter1.outaddr[0]
.sym 28314 Filter1.outaddr[1]
.sym 28316 Filter1.outaddr[2]
.sym 28317 Filter1.outaddr[3]
.sym 28318 Filter1.outaddr[4]
.sym 28319 Filter1.outaddr[5]
.sym 28320 Filter1.outaddr[6]
.sym 28321 Filter1.outaddr[7]
.sym 28324 CLK36_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 Filter1.I0[10]
.sym 28328 Filter1.I0[11]
.sym 28329 Filter1.I0[12]
.sym 28330 Filter1.I0[13]
.sym 28331 Filter1.I0[14]
.sym 28332 Filter1.I0[15]
.sym 28333 Filter1.I0[8]
.sym 28334 Filter1.I0[9]
.sym 28341 Filter1.outdat[10]
.sym 28345 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 28347 Filter1.I0[7]
.sym 28351 Filter1.I0[30]
.sym 28353 Filter1.outaddr[7]
.sym 28357 Filter1.I0[25]
.sym 28358 $PACKER_VCC_NET
.sym 28361 Filter1.I0[27]
.sym 28362 F2SRAM.SPI_READER.shift_reg[27]
.sym 28369 $PACKER_VCC_NET
.sym 28370 Filter1.I0[1]
.sym 28372 Filter1.I0[7]
.sym 28378 Filter1.inaddr[1]
.sym 28380 Filter1.I0[6]
.sym 28382 Filter1.I0[2]
.sym 28383 Filter1.I0[4]
.sym 28386 Filter1.inaddr[0]
.sym 28387 Filter1.we
.sym 28388 Filter1.I0[3]
.sym 28390 Filter1.I0[5]
.sym 28392 Filter1.I0[0]
.sym 28393 Filter1.inaddr[2]
.sym 28394 Filter1.inaddr[3]
.sym 28395 Filter1.inaddr[4]
.sym 28396 Filter1.inaddr[5]
.sym 28397 Filter1.inaddr[6]
.sym 28398 Filter1.inaddr[7]
.sym 28399 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[20]
.sym 28400 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[21]
.sym 28401 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[29]
.sym 28402 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[19]
.sym 28403 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[16]
.sym 28404 F2SRAM.SPI_READER.shift_reg[28]
.sym 28405 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[18]
.sym 28406 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[22]
.sym 28415 Filter1.inaddr[0]
.sym 28416 Filter1.inaddr[1]
.sym 28418 Filter1.inaddr[2]
.sym 28419 Filter1.inaddr[3]
.sym 28420 Filter1.inaddr[4]
.sym 28421 Filter1.inaddr[5]
.sym 28422 Filter1.inaddr[6]
.sym 28423 Filter1.inaddr[7]
.sym 28426 CLK36_$glb_clk
.sym 28427 $PACKER_VCC_NET
.sym 28428 Filter1.I0[0]
.sym 28429 Filter1.I0[1]
.sym 28430 Filter1.I0[2]
.sym 28431 Filter1.I0[3]
.sym 28432 Filter1.I0[4]
.sym 28433 Filter1.I0[5]
.sym 28434 Filter1.I0[6]
.sym 28435 Filter1.I0[7]
.sym 28436 Filter1.we
.sym 28441 Filter1.I0[12]
.sym 28443 $PACKER_VCC_NET
.sym 28446 Filter1.inaddr[0]
.sym 28447 Filter1.OUTpipe[14]
.sym 28449 L1
.sym 28450 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 28453 Filter1.we
.sym 28463 Filter1.inaddr[0]
.sym 28469 Filter1.I0[26]
.sym 28470 Filter1.outaddr[6]
.sym 28472 Filter1.I0[29]
.sym 28473 Filter1.I0[24]
.sym 28474 Filter1.I0[31]
.sym 28476 Filter1.outaddr[0]
.sym 28478 Filter1.outaddr[5]
.sym 28481 Filter1.outaddr[2]
.sym 28482 $PACKER_VCC_NET
.sym 28487 Filter1.outaddr[1]
.sym 28488 Filter1.outaddr[4]
.sym 28489 Filter1.I0[30]
.sym 28491 Filter1.outaddr[7]
.sym 28495 Filter1.I0[25]
.sym 28496 $PACKER_VCC_NET
.sym 28498 Filter1.I0[28]
.sym 28499 Filter1.I0[27]
.sym 28500 Filter1.outaddr[3]
.sym 28501 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[28]
.sym 28504 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[30]
.sym 28517 Filter1.outaddr[0]
.sym 28518 Filter1.outaddr[1]
.sym 28520 Filter1.outaddr[2]
.sym 28521 Filter1.outaddr[3]
.sym 28522 Filter1.outaddr[4]
.sym 28523 Filter1.outaddr[5]
.sym 28524 Filter1.outaddr[6]
.sym 28525 Filter1.outaddr[7]
.sym 28528 CLK36_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 Filter1.I0[26]
.sym 28532 Filter1.I0[27]
.sym 28533 Filter1.I0[28]
.sym 28534 Filter1.I0[29]
.sym 28535 Filter1.I0[30]
.sym 28536 Filter1.I0[31]
.sym 28537 Filter1.I0[24]
.sym 28538 Filter1.I0[25]
.sym 28544 Filter1.outaddr[6]
.sym 28545 Filter1.outdat[26]
.sym 28549 Filter1.OUTpipe[22]
.sym 28552 Filter1.outaddr[0]
.sym 28555 Filter1.I0[46]
.sym 28561 Filter1.I0[41]
.sym 28562 F2SRAM.spi_go
.sym 28564 $PACKER_VCC_NET
.sym 28565 Filter1.I0[43]
.sym 28566 F2SRAM.spi_go
.sym 28571 Filter1.inaddr[3]
.sym 28573 Filter1.inaddr[7]
.sym 28576 Filter1.I0[17]
.sym 28577 Filter1.inaddr[5]
.sym 28579 Filter1.inaddr[6]
.sym 28580 Filter1.I0[16]
.sym 28581 Filter1.inaddr[2]
.sym 28582 Filter1.I0[22]
.sym 28583 Filter1.inaddr[4]
.sym 28584 Filter1.I0[18]
.sym 28587 Filter1.inaddr[1]
.sym 28588 Filter1.I0[23]
.sym 28589 $PACKER_VCC_NET
.sym 28590 Filter1.I0[19]
.sym 28591 Filter1.we
.sym 28594 Filter1.I0[21]
.sym 28600 Filter1.I0[20]
.sym 28601 Filter1.inaddr[0]
.sym 28603 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[35]
.sym 28604 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[39]
.sym 28605 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[43]
.sym 28607 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[44]
.sym 28608 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[36]
.sym 28609 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[37]
.sym 28610 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[38]
.sym 28619 Filter1.inaddr[0]
.sym 28620 Filter1.inaddr[1]
.sym 28622 Filter1.inaddr[2]
.sym 28623 Filter1.inaddr[3]
.sym 28624 Filter1.inaddr[4]
.sym 28625 Filter1.inaddr[5]
.sym 28626 Filter1.inaddr[6]
.sym 28627 Filter1.inaddr[7]
.sym 28630 CLK36_$glb_clk
.sym 28631 $PACKER_VCC_NET
.sym 28632 Filter1.I0[16]
.sym 28633 Filter1.I0[17]
.sym 28634 Filter1.I0[18]
.sym 28635 Filter1.I0[19]
.sym 28636 Filter1.I0[20]
.sym 28637 Filter1.I0[21]
.sym 28638 Filter1.I0[22]
.sym 28639 Filter1.I0[23]
.sym 28640 Filter1.we
.sym 28645 Filter1.outdat[23]
.sym 28651 Filter1.I0[24]
.sym 28653 Filter1.I0[31]
.sym 28655 Filter1.inaddr[3]
.sym 28660 Filter1.outaddr[1]
.sym 28662 Filter1.outaddr[2]
.sym 28663 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 28664 Filter1.outaddr[3]
.sym 28666 Filter1.outaddr[4]
.sym 28667 Filter1.inaddr[0]
.sym 28668 Filter1.outaddr[5]
.sym 28675 Filter1.outaddr[1]
.sym 28676 Filter1.outaddr[4]
.sym 28677 Filter1.I0[44]
.sym 28678 Filter1.I0[47]
.sym 28679 Filter1.outaddr[3]
.sym 28685 Filter1.outaddr[2]
.sym 28686 Filter1.I0[42]
.sym 28687 Filter1.I0[45]
.sym 28688 Filter1.I0[40]
.sym 28690 Filter1.outaddr[6]
.sym 28691 Filter1.outaddr[5]
.sym 28693 Filter1.I0[46]
.sym 28695 Filter1.outaddr[7]
.sym 28696 Filter1.outaddr[0]
.sym 28699 Filter1.I0[41]
.sym 28700 $PACKER_VCC_NET
.sym 28702 $PACKER_VCC_NET
.sym 28703 Filter1.I0[43]
.sym 28705 F2SRAM.SPI_READER.shift_reg[7]
.sym 28706 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[5]
.sym 28707 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[7]
.sym 28708 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[40]
.sym 28709 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[41]
.sym 28710 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[42]
.sym 28712 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[47]
.sym 28721 Filter1.outaddr[0]
.sym 28722 Filter1.outaddr[1]
.sym 28724 Filter1.outaddr[2]
.sym 28725 Filter1.outaddr[3]
.sym 28726 Filter1.outaddr[4]
.sym 28727 Filter1.outaddr[5]
.sym 28728 Filter1.outaddr[6]
.sym 28729 Filter1.outaddr[7]
.sym 28732 CLK36_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 Filter1.I0[42]
.sym 28736 Filter1.I0[43]
.sym 28737 Filter1.I0[44]
.sym 28738 Filter1.I0[45]
.sym 28739 Filter1.I0[46]
.sym 28740 Filter1.I0[47]
.sym 28741 Filter1.I0[40]
.sym 28742 Filter1.I0[41]
.sym 28753 Filter1.OUTpipe[38]
.sym 28757 Filter1.I0[36]
.sym 28759 $PACKER_VCC_NET
.sym 28761 Filter1.outaddr[7]
.sym 28762 F2SRAM.SPI_READER.shift_reg[27]
.sym 28763 Filter1.we
.sym 28766 $PACKER_VCC_NET
.sym 28768 F2SRAM.SPI_READER.shift_reg[7]
.sym 28770 $PACKER_VCC_NET
.sym 28775 Filter1.inaddr[1]
.sym 28776 Filter1.inaddr[0]
.sym 28777 $PACKER_VCC_NET
.sym 28778 Filter1.I0[33]
.sym 28780 Filter1.inaddr[6]
.sym 28781 Filter1.inaddr[3]
.sym 28782 Filter1.I0[39]
.sym 28786 Filter1.inaddr[5]
.sym 28787 Filter1.inaddr[2]
.sym 28788 Filter1.we
.sym 28790 Filter1.I0[32]
.sym 28794 Filter1.I0[35]
.sym 28795 Filter1.I0[38]
.sym 28798 Filter1.I0[37]
.sym 28799 Filter1.inaddr[4]
.sym 28800 Filter1.inaddr[7]
.sym 28802 Filter1.I0[34]
.sym 28804 Filter1.I0[36]
.sym 28808 Filter1.outaddr[1]
.sym 28809 Filter1.outaddr[2]
.sym 28810 Filter1.outaddr[3]
.sym 28811 Filter1.outaddr[4]
.sym 28812 Filter1.outaddr[5]
.sym 28813 Filter1.outaddr[6]
.sym 28814 Filter1.outaddr[7]
.sym 28823 Filter1.inaddr[0]
.sym 28824 Filter1.inaddr[1]
.sym 28826 Filter1.inaddr[2]
.sym 28827 Filter1.inaddr[3]
.sym 28828 Filter1.inaddr[4]
.sym 28829 Filter1.inaddr[5]
.sym 28830 Filter1.inaddr[6]
.sym 28831 Filter1.inaddr[7]
.sym 28834 CLK36_$glb_clk
.sym 28835 $PACKER_VCC_NET
.sym 28836 Filter1.I0[32]
.sym 28837 Filter1.I0[33]
.sym 28838 Filter1.I0[34]
.sym 28839 Filter1.I0[35]
.sym 28840 Filter1.I0[36]
.sym 28841 Filter1.I0[37]
.sym 28842 Filter1.I0[38]
.sym 28843 Filter1.I0[39]
.sym 28844 Filter1.we
.sym 28851 Filter1.I0[45]
.sym 28852 TC[1]
.sym 28855 Filter1.OUTpipe[46]
.sym 28860 Filter1.I0[47]
.sym 28864 Filter1.inaddr[0]
.sym 28865 Filter1.we
.sym 28880 Filter1.outaddr[0]
.sym 28888 Filter1.outaddr[3]
.sym 28897 $PACKER_VCC_NET
.sym 28902 Filter1.outaddr[1]
.sym 28903 Filter1.outaddr[2]
.sym 28904 $PACKER_VCC_NET
.sym 28905 Filter1.outaddr[4]
.sym 28906 Filter1.outaddr[5]
.sym 28907 Filter1.outaddr[6]
.sym 28908 Filter1.outaddr[7]
.sym 28909 Filter1.we
.sym 28913 $abc$29714$auto$rtlil.cc:1969:NotGate$29708
.sym 28925 Filter1.outaddr[0]
.sym 28926 Filter1.outaddr[1]
.sym 28928 Filter1.outaddr[2]
.sym 28929 Filter1.outaddr[3]
.sym 28930 Filter1.outaddr[4]
.sym 28931 Filter1.outaddr[5]
.sym 28932 Filter1.outaddr[6]
.sym 28933 Filter1.outaddr[7]
.sym 28936 CLK36_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28950 CLK36
.sym 28951 Filter1.inaddr[5]
.sym 28952 Filter1.outaddr[6]
.sym 28953 Filter1.inaddr[7]
.sym 28954 Filter1.outaddr[3]
.sym 28955 Filter1.inaddr[6]
.sym 28965 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 28971 F2SRAM.spi_go
.sym 28980 Filter1.inaddr[2]
.sym 28981 Filter1.inaddr[3]
.sym 28985 Filter1.inaddr[5]
.sym 28987 Filter1.inaddr[4]
.sym 28988 Filter1.inaddr[7]
.sym 28991 Filter1.inaddr[6]
.sym 28992 Filter1.we
.sym 28997 $PACKER_VCC_NET
.sym 29002 Filter1.inaddr[0]
.sym 29006 Filter1.inaddr[1]
.sym 29008 Filter1.I0[48]
.sym 29012 F2SRAM.spi_addr[13]
.sym 29015 F2SRAM.spi_addr[12]
.sym 29018 F2SRAM.spi_addr[15]
.sym 29027 Filter1.inaddr[0]
.sym 29028 Filter1.inaddr[1]
.sym 29030 Filter1.inaddr[2]
.sym 29031 Filter1.inaddr[3]
.sym 29032 Filter1.inaddr[4]
.sym 29033 Filter1.inaddr[5]
.sym 29034 Filter1.inaddr[6]
.sym 29035 Filter1.inaddr[7]
.sym 29038 CLK36_$glb_clk
.sym 29039 $PACKER_VCC_NET
.sym 29040 Filter1.I0[48]
.sym 29048 Filter1.we
.sym 29060 Filter1.we
.sym 29067 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 29114 F2SRAM.SPI_READER.shift_reg[13]
.sym 29115 F2SRAM.SPI_READER.shift_reg[15]
.sym 29116 F2SRAM.SPI_READER.shift_reg[14]
.sym 29118 F2SRAM.SPI_READER.shift_reg[12]
.sym 29160 $PACKER_GND_NET
.sym 29164 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 29178 $PACKER_GND_NET
.sym 29218 F2SRAM.spi_addr[19]
.sym 29221 F2SRAM.spi_addr[14]
.sym 29361 $PACKER_VCC_NET
.sym 29697 CLK36
.sym 29698 $PACKER_VCC_NET
.sym 29709 $PACKER_VCC_NET
.sym 29715 CLK36
.sym 29728 L2
.sym 29731 L3
.sym 29741 L2
.sym 29745 L3
.sym 29754 F2SRAM.f_byte[0]
.sym 29776 $PACKER_GND_NET
.sym 29795 F2SRAM.spi_data[0]
.sym 29802 F2SRAM.f_byte[7]
.sym 29815 F2SRAM.spi_data[7]
.sym 29820 F2SRAM.f_byte[0]
.sym 29822 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 29826 F2SRAM.nrst
.sym 29835 F2SRAM.nrst
.sym 29842 F2SRAM.spi_data[7]
.sym 29852 F2SRAM.spi_data[0]
.sym 29864 F2SRAM.f_byte[0]
.sym 29872 F2SRAM.f_byte[7]
.sym 29874 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 29875 CLK36_$glb_clk
.sym 29877 MENU
.sym 29892 F2SRAM.spi_data[7]
.sym 29893 F2SRAM.spi_data[0]
.sym 29894 $abc$29714$new_n3286_
.sym 29896 wdata[4]
.sym 29898 $abc$29714$new_n3290_
.sym 29899 wdata[15]
.sym 29901 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 29902 wdata[5]
.sym 29903 wdata[8]
.sym 29919 wdata[15]
.sym 29921 F2SRAM.nrst
.sym 29940 MENU
.sym 29943 L0
.sym 29968 F2SRAM.spi_data[7]
.sym 29969 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 30033 F2SRAM.spi_data[7]
.sym 30037 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 30038 CLK36_$glb_clk
.sym 30041 cnt[1]
.sym 30052 addr[2]
.sym 30053 $abc$29714$new_n3306_
.sym 30057 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 30059 addr[6]
.sym 30060 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 30061 addr[3]
.sym 30063 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 30065 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 30094 F2SRAM.spi_addr[6]
.sym 30098 F2SRAM.spi_go
.sym 30112 F2SRAM.spi_data[6]
.sym 30126 F2SRAM.spi_data[6]
.sym 30128 F2SRAM.spi_addr[6]
.sym 30129 F2SRAM.spi_go
.sym 30161 CLK36_$glb_clk
.sym 30162 rst_$glb_sr
.sym 30163 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 30167 cnt[0]
.sym 30169 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 30170 dds_core.lastgo
.sym 30177 addr[2]
.sym 30178 F2SRAM.spi_data[0]
.sym 30179 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 30180 addr[5]
.sym 30182 $abc$29714$new_n3342_
.sym 30183 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 30184 addr[13]
.sym 30186 addr[7]
.sym 30217 L0
.sym 30218 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 30222 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 30229 $PACKER_GND_NET
.sym 30268 $PACKER_GND_NET
.sym 30273 L0
.sym 30274 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 30283 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 30284 CLK36_$glb_clk
.sym 30300 dds_core.iscos
.sym 30302 $PACKER_GND_NET
.sym 30314 cnt[0]
.sym 30318 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 30321 $PACKER_VCC_NET
.sym 30440 cordicCORE.y[7]
.sym 30442 cordicCORE.y[9]
.sym 30550 L3
.sym 30557 cordicCORE.y[3]
.sym 30558 cordicCORE.y[10]
.sym 30559 cordicCORE.y[11]
.sym 30561 cordicCORE.y[7]
.sym 30562 cordicCORE.y[6]
.sym 30563 cordicCORE.U.y_i_s_pipe[5]
.sym 30655 $abc$29714$new_n4037_
.sym 30658 $abc$29714$new_n3043_
.sym 30660 $abc$29714$new_n4038_
.sym 30661 $abc$29714$new_n3045_
.sym 30662 cordicCORE.U.y_i_s_pipe[3]
.sym 30671 $PACKER_VCC_NET
.sym 30678 cordicCORE.y[4]
.sym 30679 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30680 cordicCORE.y_o[10]
.sym 30681 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30682 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30683 cordicCORE.y_o[15]
.sym 30686 cordicCORE.U.y_i_s_pipe[3]
.sym 30687 cordicCORE.U.y_i_s_pipe[6]
.sym 30689 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30697 cordicCORE.y[14]
.sym 30699 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30700 $abc$29714$new_n3069_
.sym 30701 $abc$29714$new_n3066_
.sym 30703 cordicCORE.y[13]
.sym 30704 cordicCORE.y[12]
.sym 30705 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30707 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30708 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30710 cordicCORE.y[7]
.sym 30711 $abc$29714$new_n4040_
.sym 30712 cordicCORE.y[9]
.sym 30714 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20260[0]_new_inv_
.sym 30715 cinit
.sym 30716 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30718 cordicCORE.y[10]
.sym 30719 cordicCORE.y[11]
.sym 30720 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 30725 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30727 $abc$29714$new_n4041_
.sym 30729 $abc$29714$new_n4040_
.sym 30730 $abc$29714$new_n3066_
.sym 30731 $abc$29714$new_n4041_
.sym 30732 cinit
.sym 30741 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30742 cordicCORE.y[14]
.sym 30743 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30744 cordicCORE.y[13]
.sym 30753 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30754 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30755 cordicCORE.y[10]
.sym 30756 cordicCORE.y[7]
.sym 30759 cordicCORE.y[12]
.sym 30760 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30761 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 30762 cordicCORE.y[9]
.sym 30771 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30772 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20260[0]_new_inv_
.sym 30773 cordicCORE.y[11]
.sym 30774 $abc$29714$new_n3069_
.sym 30775 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 30776 CLK36_$glb_clk
.sym 30778 $abc$29714$new_n3059_
.sym 30779 $abc$29714$new_n4050_
.sym 30780 $abc$29714$new_n4036_
.sym 30781 cordicCORE.U.y_i_s_pipe[5]
.sym 30782 $abc$29714$new_n3058_
.sym 30783 $abc$29714$new_n3057_
.sym 30784 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 30785 $abc$29714$new_n3061_
.sym 30791 cordicCORE.y[2]
.sym 30792 cordicCORE.y[6]
.sym 30795 cordicCORE.y[6]
.sym 30799 $abc$29714$new_n4040_
.sym 30801 cordicCORE.y[14]
.sym 30802 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 30819 cordicCORE.y[5]
.sym 30821 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30822 cordicCORE.y[9]
.sym 30824 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 30826 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30827 cordicCORE.y[3]
.sym 30828 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30830 cordicCORE.y[10]
.sym 30831 cordicCORE.y[7]
.sym 30833 $abc$29714$new_n3036_
.sym 30834 cordicCORE.y[6]
.sym 30835 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30838 cordicCORE.y[8]
.sym 30839 $abc$29714$new_n3037_
.sym 30840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30843 $abc$29714$new_n3035_
.sym 30844 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 30846 cordicCORE.y[4]
.sym 30848 $abc$29714$new_n3039_
.sym 30849 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30852 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30853 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 30854 cordicCORE.y[5]
.sym 30855 cordicCORE.y[9]
.sym 30870 $abc$29714$new_n3035_
.sym 30871 $abc$29714$new_n3039_
.sym 30872 $abc$29714$new_n3036_
.sym 30873 $abc$29714$new_n3037_
.sym 30876 cordicCORE.y[10]
.sym 30877 cordicCORE.y[7]
.sym 30878 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30879 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30882 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30883 cordicCORE.y[4]
.sym 30884 cordicCORE.y[8]
.sym 30885 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 30888 cordicCORE.y[6]
.sym 30889 cordicCORE.y[3]
.sym 30890 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 30891 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30901 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 30902 cordicCORE.U.tangle[7]
.sym 30903 cordicCORE.U.tangle[4]
.sym 30904 cordicCORE.U.tangle[5]
.sym 30905 cordicCORE.U.tangle[3]
.sym 30906 cordicCORE.U.tangle[6]
.sym 30907 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 30908 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 30913 cordicCORE.y[12]
.sym 30916 cordicCORE.y[9]
.sym 30917 cordicCORE.y[16]
.sym 30919 cordicCORE.y[9]
.sym 30920 cordicCORE.y_o[15]
.sym 30922 cordicCORE.y[11]
.sym 30923 cordicCORE.y[5]
.sym 30924 cordicCORE.y[13]
.sym 30925 cordicCORE.U.y_i_s_pipe[8]
.sym 30927 cordicCORE.y[9]
.sym 30928 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 30929 cordicCORE.y[5]
.sym 30930 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 30936 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30943 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30944 $abc$29714$new_n3050_
.sym 30946 cordicCORE.y[10]
.sym 30947 $abc$29714$new_n4085_
.sym 30948 cordicCORE.iteration[1]
.sym 30949 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30950 $abc$29714$new_n3052_
.sym 30952 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30953 cordicCORE.y[9]
.sym 30954 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 30955 cordicCORE.y[5]
.sym 30958 cordicCORE.iteration[3]
.sym 30959 cordicCORE.iteration[2]
.sym 30960 $abc$29714$new_n3084_
.sym 30961 cinit
.sym 30962 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 30964 $abc$29714$new_n4086_
.sym 30965 cordicCORE.iteration[0]
.sym 30966 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30967 cordicCORE.iteration[2]
.sym 30968 cordicCORE.y[8]
.sym 30969 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30970 cordicCORE.y[11]
.sym 30971 cordicCORE.y[12]
.sym 30972 cordicCORE.iteration[3]
.sym 30975 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 30976 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 30977 cordicCORE.y[10]
.sym 30978 cordicCORE.y[11]
.sym 30987 cordicCORE.y[5]
.sym 30988 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 30989 cordicCORE.y[12]
.sym 30990 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 30993 $abc$29714$new_n3052_
.sym 30994 $abc$29714$new_n3050_
.sym 30995 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 30996 cordicCORE.y[9]
.sym 30999 $abc$29714$new_n3084_
.sym 31000 $abc$29714$new_n4085_
.sym 31001 $abc$29714$new_n4086_
.sym 31002 cinit
.sym 31005 cordicCORE.iteration[2]
.sym 31006 cordicCORE.iteration[1]
.sym 31007 cordicCORE.iteration[0]
.sym 31008 cordicCORE.iteration[3]
.sym 31011 cordicCORE.y[10]
.sym 31012 cordicCORE.y[8]
.sym 31013 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31014 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 31017 cordicCORE.iteration[0]
.sym 31018 cordicCORE.iteration[1]
.sym 31019 cordicCORE.iteration[3]
.sym 31020 cordicCORE.iteration[2]
.sym 31021 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 31022 CLK36_$glb_clk
.sym 31024 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 31025 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 31026 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[14]
.sym 31027 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 31028 cordicCORE.U.y_i_s_pipe[16]
.sym 31029 cordicCORE.U.tangle[10]
.sym 31030 cordicCORE.U.tangle[13]
.sym 31031 cordicCORE.U.tangle[12]
.sym 31036 cordicCORE.y[15]
.sym 31037 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 31038 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 31039 cordicCORE.U.tangle[5]
.sym 31041 cordicCORE.z[6]
.sym 31042 cordicCORE.y[10]
.sym 31043 $PACKER_VCC_NET
.sym 31044 cordicCORE.y[14]
.sym 31047 cordicCORE.U.tangle[4]
.sym 31048 cordicCORE.iteration[1]
.sym 31049 cordicCORE.U.y_i_s_pipe[16]
.sym 31050 cordicCORE.y[10]
.sym 31051 cordicCORE.iteration[0]
.sym 31052 cordicCORE.U.y_i_s_pipe[10]
.sym 31053 cordicCORE.y[7]
.sym 31054 cordicCORE.y[8]
.sym 31055 cordicCORE.iteration[3]
.sym 31056 cordicCORE.U.y_i_s_pipe[5]
.sym 31057 cordicCORE.y[11]
.sym 31058 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 31059 cordicCORE.iteration[2]
.sym 31065 $abc$29714$new_n3054_
.sym 31066 cordicCORE.y[14]
.sym 31068 cordicCORE.y[4]
.sym 31069 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31070 $abc$29714$new_n3007_
.sym 31071 cordicCORE.y[7]
.sym 31072 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31075 cordicCORE.y[15]
.sym 31076 $abc$29714$new_n3049_
.sym 31077 cordicCORE.y[6]
.sym 31078 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 31080 cordicCORE.y[8]
.sym 31081 cordicCORE.y[16]
.sym 31084 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 31085 $abc$29714$new_n3053_
.sym 31090 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 31093 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31096 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20190[3]_new_inv_
.sym 31098 cordicCORE.y[7]
.sym 31099 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 31100 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31101 cordicCORE.y[6]
.sym 31122 $abc$29714$new_n3054_
.sym 31123 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31124 cordicCORE.y[8]
.sym 31128 $abc$29714$new_n3007_
.sym 31129 cordicCORE.y[16]
.sym 31131 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20190[3]_new_inv_
.sym 31134 $abc$29714$new_n3053_
.sym 31135 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31136 $abc$29714$new_n3049_
.sym 31137 cordicCORE.y[4]
.sym 31140 cordicCORE.y[14]
.sym 31141 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 31142 cordicCORE.y[15]
.sym 31143 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 31144 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 31145 CLK36_$glb_clk
.sym 31148 cordicCORE.U.y_i_s_pipe[7]
.sym 31149 $abc$29714$new_n4077_
.sym 31151 $abc$29714$new_n3080_
.sym 31152 cordicCORE.U.x_i_s_pipe[1]
.sym 31153 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 31154 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 31160 cordicCORE.U.tangle[13]
.sym 31161 cordicCORE.y[15]
.sym 31164 cordicCORE.U.tangle[12]
.sym 31170 cordicCORE.y[14]
.sym 31172 cordicCORE.U.y_i_s_pipe[6]
.sym 31173 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 31174 cordicCORE.x[4]
.sym 31175 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31177 cordicCORE.x[5]
.sym 31178 cordicCORE.U.y_i_s_pipe[3]
.sym 31179 cordicCORE.U.y_i_s_pipe[6]
.sym 31180 cordicCORE.U.y_i_s_pipe[4]
.sym 31181 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31182 cordicCORE.U.y_i_s_pipe[7]
.sym 31189 cordicCORE.y[14]
.sym 31190 cordicCORE.x[4]
.sym 31191 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 31192 cordicCORE.y[13]
.sym 31193 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31194 $abc$29714$new_n3145_
.sym 31196 $abc$29714$new_n4079_
.sym 31197 cordicCORE.y[2]
.sym 31198 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 31199 cordicCORE.y[9]
.sym 31200 cordicCORE.x[8]
.sym 31201 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 31202 $abc$29714$new_n3140_
.sym 31203 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31204 cordicCORE.x[2]
.sym 31205 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 31208 cordicCORE.iteration[1]
.sym 31210 cordicCORE.y[10]
.sym 31211 cordicCORE.iteration[0]
.sym 31212 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 31214 $abc$29714$new_n3144_
.sym 31215 cordicCORE.iteration[3]
.sym 31216 $abc$29714$new_n4078_
.sym 31217 cordicCORE.x[6]
.sym 31218 cordicCORE.y[15]
.sym 31219 cordicCORE.iteration[2]
.sym 31221 cordicCORE.iteration[2]
.sym 31222 cordicCORE.y[14]
.sym 31223 cordicCORE.y[10]
.sym 31224 cordicCORE.iteration[0]
.sym 31227 $abc$29714$new_n4078_
.sym 31228 cordicCORE.iteration[1]
.sym 31229 $abc$29714$new_n4079_
.sym 31230 cordicCORE.iteration[3]
.sym 31233 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31234 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 31235 cordicCORE.x[4]
.sym 31236 cordicCORE.x[8]
.sym 31240 cordicCORE.y[13]
.sym 31241 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31242 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 31245 cordicCORE.iteration[1]
.sym 31246 cordicCORE.y[15]
.sym 31247 cordicCORE.y[9]
.sym 31248 cordicCORE.iteration[0]
.sym 31251 $abc$29714$new_n3144_
.sym 31252 $abc$29714$new_n3145_
.sym 31253 $abc$29714$new_n3140_
.sym 31257 cordicCORE.x[6]
.sym 31258 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 31259 cordicCORE.x[2]
.sym 31260 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 31263 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 31265 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 31266 cordicCORE.y[2]
.sym 31267 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 31268 CLK36_$glb_clk
.sym 31270 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[5]_new_
.sym 31271 cordicCORE.x[5]
.sym 31272 Mag[5]
.sym 31273 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 31274 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[5]
.sym 31275 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[3]
.sym 31276 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[7]
.sym 31277 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[1]
.sym 31279 cordicCORE.U.x_i_s_pipe[1]
.sym 31280 $PACKER_GND_NET
.sym 31283 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 31285 cordicCORE.x[3]
.sym 31290 cordicCORE.U.x_i_s_pipe[6]
.sym 31293 cordicCORE.y[14]
.sym 31296 cordicCORE.U.y_i_s_pipe[14]
.sym 31297 cordicCORE.U.y_i_s_pipe[13]
.sym 31300 cordicCORE.x[13]
.sym 31302 cordicCORE.U.y_i_s_pipe[12]
.sym 31303 cordicCORE.x[3]
.sym 31304 cordicCORE.x[6]
.sym 31305 cordicCORE.U.y_i_s_pipe[2]
.sym 31313 cordicCORE.U.y_i_s_pipe[12]
.sym 31314 cordicCORE.U.y_i_s_pipe[13]
.sym 31315 cordicCORE.U.y_i_s_pipe[11]
.sym 31318 cordicCORE.U.y_i_s_pipe[2]
.sym 31322 cordicCORE.U.y_i_s_pipe[14]
.sym 31324 cordicCORE.x[2]
.sym 31330 cordicCORE.x[6]
.sym 31336 cordicCORE.iteration[2]
.sym 31337 cordicCORE.iteration[1]
.sym 31339 cordicCORE.U.y_i_s_pipe[6]
.sym 31340 cordicCORE.U.y_i_s_pipe[4]
.sym 31346 cordicCORE.U.y_i_s_pipe[11]
.sym 31350 cordicCORE.iteration[1]
.sym 31351 cordicCORE.x[2]
.sym 31352 cordicCORE.x[6]
.sym 31353 cordicCORE.iteration[2]
.sym 31356 cordicCORE.U.y_i_s_pipe[12]
.sym 31365 cordicCORE.U.y_i_s_pipe[14]
.sym 31370 cordicCORE.U.y_i_s_pipe[4]
.sym 31374 cordicCORE.U.y_i_s_pipe[6]
.sym 31381 cordicCORE.U.y_i_s_pipe[13]
.sym 31386 cordicCORE.U.y_i_s_pipe[2]
.sym 31394 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[1]
.sym 31395 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[2]
.sym 31396 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[3]
.sym 31397 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[4]
.sym 31398 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[5]
.sym 31399 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[6]
.sym 31400 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[7]
.sym 31403 Filter1.inaddr[0]
.sym 31404 F2SRAM.spi_data[7]
.sym 31409 $abc$29714$new_n3007_
.sym 31412 cordicCORE.U.y_i_s_pipe[0]
.sym 31413 F2SRAM.spi_go
.sym 31416 $PACKER_VCC_NET
.sym 31419 cordicCORE.U.y_i_s_pipe[15]
.sym 31422 cordicCORE.U.y_i_s_pipe[8]
.sym 31423 SCLK
.sym 31425 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 31426 cordicCORE.x[11]
.sym 31428 X[20]
.sym 31434 cordicCORE.x[7]
.sym 31435 cordicCORE.x[5]
.sym 31437 cordicCORE.x[2]
.sym 31438 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[5]
.sym 31439 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[3]
.sym 31441 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[1]
.sym 31444 cordicCORE.x[0]
.sym 31445 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 31446 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[4]
.sym 31447 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[6]
.sym 31448 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[7]
.sym 31449 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[2]
.sym 31450 cordicCORE.x[4]
.sym 31459 cordicCORE.x[1]
.sym 31463 cordicCORE.x[3]
.sym 31464 cordicCORE.x[6]
.sym 31466 $auto$alumacc.cc:474:replace_alu$3292.C[1]
.sym 31468 cordicCORE.x[0]
.sym 31469 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 31472 $auto$alumacc.cc:474:replace_alu$3292.C[2]
.sym 31474 cordicCORE.x[1]
.sym 31475 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[1]
.sym 31476 $auto$alumacc.cc:474:replace_alu$3292.C[1]
.sym 31478 $auto$alumacc.cc:474:replace_alu$3292.C[3]
.sym 31480 cordicCORE.x[2]
.sym 31481 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[2]
.sym 31482 $auto$alumacc.cc:474:replace_alu$3292.C[2]
.sym 31484 $auto$alumacc.cc:474:replace_alu$3292.C[4]
.sym 31486 cordicCORE.x[3]
.sym 31487 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[3]
.sym 31488 $auto$alumacc.cc:474:replace_alu$3292.C[3]
.sym 31490 $auto$alumacc.cc:474:replace_alu$3292.C[5]
.sym 31492 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[4]
.sym 31493 cordicCORE.x[4]
.sym 31494 $auto$alumacc.cc:474:replace_alu$3292.C[4]
.sym 31496 $auto$alumacc.cc:474:replace_alu$3292.C[6]
.sym 31498 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[5]
.sym 31499 cordicCORE.x[5]
.sym 31500 $auto$alumacc.cc:474:replace_alu$3292.C[5]
.sym 31502 $auto$alumacc.cc:474:replace_alu$3292.C[7]
.sym 31504 cordicCORE.x[6]
.sym 31505 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[6]
.sym 31506 $auto$alumacc.cc:474:replace_alu$3292.C[6]
.sym 31508 $auto$alumacc.cc:474:replace_alu$3292.C[8]
.sym 31510 cordicCORE.x[7]
.sym 31511 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[7]
.sym 31512 $auto$alumacc.cc:474:replace_alu$3292.C[7]
.sym 31516 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[8]
.sym 31517 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[9]
.sym 31518 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[10]
.sym 31519 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[11]
.sym 31520 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[12]
.sym 31521 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 31522 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[14]
.sym 31523 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[15]
.sym 31528 cordicCORE.U.x_i_s_pipe[10]
.sym 31529 cordicCORE.U.y_i_s_pipe[0]
.sym 31530 cordicCORE.x[0]
.sym 31532 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[1]
.sym 31535 cordicCORE.U.x_i_s_pipe[12]
.sym 31536 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 31537 cordicCORE.x[2]
.sym 31538 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[4]
.sym 31541 cordicCORE.U.y_i_s_pipe[16]
.sym 31542 cordicCORE.x[9]
.sym 31546 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 31547 adc_host_hi.acq
.sym 31548 cordicCORE.x[14]
.sym 31549 cordicCORE.U.y_i_s_pipe[10]
.sym 31552 $auto$alumacc.cc:474:replace_alu$3292.C[8]
.sym 31558 cordicCORE.x[12]
.sym 31561 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[12]
.sym 31563 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[14]
.sym 31564 cordicCORE.x[15]
.sym 31565 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[11]
.sym 31567 cordicCORE.x[8]
.sym 31569 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[13]
.sym 31572 cordicCORE.x[13]
.sym 31573 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[8]
.sym 31575 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[10]
.sym 31577 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[15]
.sym 31581 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[9]
.sym 31583 cordicCORE.x[14]
.sym 31585 cordicCORE.x[10]
.sym 31586 cordicCORE.x[11]
.sym 31588 cordicCORE.x[9]
.sym 31589 $auto$alumacc.cc:474:replace_alu$3292.C[9]
.sym 31591 cordicCORE.x[8]
.sym 31592 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[8]
.sym 31593 $auto$alumacc.cc:474:replace_alu$3292.C[8]
.sym 31595 $auto$alumacc.cc:474:replace_alu$3292.C[10]
.sym 31597 cordicCORE.x[9]
.sym 31598 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[9]
.sym 31599 $auto$alumacc.cc:474:replace_alu$3292.C[9]
.sym 31601 $auto$alumacc.cc:474:replace_alu$3292.C[11]
.sym 31603 cordicCORE.x[10]
.sym 31604 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[10]
.sym 31605 $auto$alumacc.cc:474:replace_alu$3292.C[10]
.sym 31607 $auto$alumacc.cc:474:replace_alu$3292.C[12]
.sym 31609 cordicCORE.x[11]
.sym 31610 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[11]
.sym 31611 $auto$alumacc.cc:474:replace_alu$3292.C[11]
.sym 31613 $auto$alumacc.cc:474:replace_alu$3292.C[13]
.sym 31615 cordicCORE.x[12]
.sym 31616 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[12]
.sym 31617 $auto$alumacc.cc:474:replace_alu$3292.C[12]
.sym 31619 $auto$alumacc.cc:474:replace_alu$3292.C[14]
.sym 31621 cordicCORE.x[13]
.sym 31622 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[13]
.sym 31623 $auto$alumacc.cc:474:replace_alu$3292.C[13]
.sym 31625 $auto$alumacc.cc:474:replace_alu$3292.C[15]
.sym 31627 cordicCORE.x[14]
.sym 31628 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[14]
.sym 31629 $auto$alumacc.cc:474:replace_alu$3292.C[14]
.sym 31631 $auto$alumacc.cc:474:replace_alu$3292.C[16]
.sym 31633 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[15]
.sym 31634 cordicCORE.x[15]
.sym 31635 $auto$alumacc.cc:474:replace_alu$3292.C[15]
.sym 31639 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[16]
.sym 31640 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[9]_new_
.sym 31641 cordicCORE.x[14]
.sym 31642 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[16]_new_
.sym 31643 Mag[14]
.sym 31644 Mag[9]
.sym 31645 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[14]_new_
.sym 31646 cordicCORE.x[9]
.sym 31651 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[8]
.sym 31653 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 31657 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[10]
.sym 31659 Mag[6]
.sym 31660 cordicCORE.x[15]
.sym 31661 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[12]
.sym 31662 cordicCORE.x[12]
.sym 31670 cordicCORE.x[9]
.sym 31673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31675 $auto$alumacc.cc:474:replace_alu$3292.C[16]
.sym 31680 CLK36
.sym 31683 cordicCORE.x[16]
.sym 31684 cordicCORE.x[12]
.sym 31686 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31691 cordicCORE.x[16]
.sym 31695 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 31697 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 31699 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31703 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 31706 cordicCORE.x[13]
.sym 31707 adc_host_hi.acq
.sym 31711 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[2]_new_inv_
.sym 31713 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 31714 cordicCORE.x[16]
.sym 31716 $auto$alumacc.cc:474:replace_alu$3292.C[16]
.sym 31732 CLK36
.sym 31734 adc_host_hi.acq
.sym 31749 cordicCORE.x[16]
.sym 31750 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 31751 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[2]_new_inv_
.sym 31752 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 31755 cordicCORE.x[13]
.sym 31756 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 31757 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 31758 cordicCORE.x[12]
.sym 31763 Filter1.OUTpipe[1]
.sym 31764 Filter1.OUTpipe[2]
.sym 31765 Filter1.OUTpipe[3]
.sym 31766 Filter1.OUTpipe[4]
.sym 31767 Filter1.OUTpipe[5]
.sym 31768 Filter1.OUTpipe[6]
.sym 31769 Filter1.OUTpipe[7]
.sym 31775 cordicCORE.x[10]
.sym 31779 cordicCORE.x[16]
.sym 31781 cordicCORE.x[12]
.sym 31782 SCLK
.sym 31786 cordicCORE.x[14]
.sym 31789 SCLK
.sym 31792 cordicCORE.x[13]
.sym 31793 X[29]
.sym 31797 Filter1.I0[18]
.sym 31818 Filter1.outdat[8]
.sym 31820 Filter1.outdat[6]
.sym 31821 Filter1.outdat[5]
.sym 31822 Filter1.outdat[4]
.sym 31824 Filter1.outdat[2]
.sym 31827 Filter1.outdat[7]
.sym 31831 Filter1.outdat[3]
.sym 31834 Filter1.outdat[0]
.sym 31838 Filter1.outdat[0]
.sym 31844 Filter1.outdat[7]
.sym 31850 Filter1.outdat[5]
.sym 31854 Filter1.outdat[4]
.sym 31863 Filter1.outdat[3]
.sym 31869 Filter1.outdat[8]
.sym 31873 Filter1.outdat[2]
.sym 31880 Filter1.outdat[6]
.sym 31885 Filter1.OUTpipe[8]
.sym 31886 Filter1.OUTpipe[9]
.sym 31887 Filter1.OUTpipe[10]
.sym 31888 Filter1.OUTpipe[11]
.sym 31889 Filter1.OUTpipe[12]
.sym 31890 Filter1.OUTpipe[13]
.sym 31891 Filter1.OUTpipe[14]
.sym 31892 Filter1.OUTpipe[15]
.sym 31897 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 31903 Filter1.I0[6]
.sym 31905 Filter1.I0[0]
.sym 31912 Filter1.I0[25]
.sym 31915 F2SRAM.spi_go
.sym 31934 $PACKER_VCC_NET
.sym 31937 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 31941 Filter1.inaddr[0]
.sym 31943 Filter1.outdat[14]
.sym 31952 Filter1.outdat[13]
.sym 31953 Filter1.outdat[12]
.sym 31954 Filter1.outdat[11]
.sym 31962 Filter1.outdat[13]
.sym 31974 Filter1.outdat[11]
.sym 31979 Filter1.outdat[14]
.sym 31985 Filter1.outdat[12]
.sym 32001 $PACKER_VCC_NET
.sym 32002 Filter1.inaddr[0]
.sym 32005 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 32006 CLK36_$glb_clk
.sym 32008 Filter1.OUTpipe[16]
.sym 32009 Filter1.OUTpipe[17]
.sym 32010 Filter1.OUTpipe[18]
.sym 32011 Filter1.OUTpipe[19]
.sym 32012 Filter1.OUTpipe[20]
.sym 32013 Filter1.OUTpipe[21]
.sym 32014 Filter1.OUTpipe[22]
.sym 32015 Filter1.OUTpipe[23]
.sym 32023 Filter1.I0[11]
.sym 32024 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 32025 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 32026 Filter1.I0[14]
.sym 32028 Filter1.I0[15]
.sym 32029 TC[2]
.sym 32030 $PACKER_VCC_NET
.sym 32035 Filter1.inaddr[2]
.sym 32042 Filter1.inaddr[3]
.sym 32056 F2SRAM.SPI_READER.shift_reg[27]
.sym 32059 Filter1.outdat[29]
.sym 32067 Filter1.outdat[21]
.sym 32069 Filter1.outdat[19]
.sym 32070 Filter1.outdat[18]
.sym 32074 Filter1.outdat[22]
.sym 32075 F2SRAM.spi_go
.sym 32076 Filter1.outdat[20]
.sym 32080 Filter1.outdat[16]
.sym 32084 Filter1.outdat[20]
.sym 32091 Filter1.outdat[21]
.sym 32095 Filter1.outdat[29]
.sym 32103 Filter1.outdat[19]
.sym 32106 Filter1.outdat[16]
.sym 32112 F2SRAM.spi_go
.sym 32114 F2SRAM.SPI_READER.shift_reg[27]
.sym 32119 Filter1.outdat[18]
.sym 32127 Filter1.outdat[22]
.sym 32129 CLK36_$glb_clk
.sym 32130 rst_$glb_sr
.sym 32131 Filter1.OUTpipe[24]
.sym 32132 Filter1.OUTpipe[25]
.sym 32133 Filter1.OUTpipe[26]
.sym 32134 Filter1.OUTpipe[27]
.sym 32135 Filter1.OUTpipe[28]
.sym 32136 Filter1.OUTpipe[29]
.sym 32137 Filter1.OUTpipe[30]
.sym 32138 Filter1.OUTpipe[31]
.sym 32144 Filter1.I0[22]
.sym 32145 F2SRAM.SPI_READER.shift_reg[28]
.sym 32151 Filter1.I0[23]
.sym 32153 Filter1.I0[16]
.sym 32156 Filter1.I0[40]
.sym 32157 Filter1.OUTpipe[39]
.sym 32158 Filter1.I0[44]
.sym 32162 Filter1.I0[43]
.sym 32166 Filter1.I0[42]
.sym 32197 Filter1.outdat[30]
.sym 32199 Filter1.outdat[28]
.sym 32207 Filter1.outdat[28]
.sym 32226 Filter1.outdat[30]
.sym 32254 Filter1.OUTpipe[32]
.sym 32255 Filter1.OUTpipe[33]
.sym 32256 Filter1.OUTpipe[34]
.sym 32257 Filter1.OUTpipe[35]
.sym 32258 Filter1.OUTpipe[36]
.sym 32259 Filter1.OUTpipe[37]
.sym 32260 Filter1.OUTpipe[38]
.sym 32261 Filter1.OUTpipe[39]
.sym 32267 $PACKER_VCC_NET
.sym 32268 $PACKER_VCC_NET
.sym 32271 Filter1.OUTpipe[31]
.sym 32272 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 32274 $PACKER_VCC_NET
.sym 32277 Filter1.I0[30]
.sym 32282 SCLK
.sym 32284 Filter1.outaddr[3]
.sym 32299 Filter1.outdat[43]
.sym 32306 Filter1.outdat[44]
.sym 32313 Filter1.outdat[37]
.sym 32314 Filter1.outdat[36]
.sym 32319 Filter1.outdat[39]
.sym 32320 Filter1.outdat[38]
.sym 32323 Filter1.outdat[35]
.sym 32331 Filter1.outdat[35]
.sym 32334 Filter1.outdat[39]
.sym 32340 Filter1.outdat[43]
.sym 32354 Filter1.outdat[44]
.sym 32358 Filter1.outdat[36]
.sym 32364 Filter1.outdat[37]
.sym 32371 Filter1.outdat[38]
.sym 32377 Filter1.OUTpipe[40]
.sym 32378 Filter1.OUTpipe[41]
.sym 32379 Filter1.OUTpipe[42]
.sym 32380 Filter1.OUTpipe[43]
.sym 32381 Filter1.OUTpipe[44]
.sym 32382 Filter1.OUTpipe[45]
.sym 32383 Filter1.OUTpipe[46]
.sym 32384 Filter1.OUTpipe[47]
.sym 32390 Filter1.I0[38]
.sym 32391 Filter1.I0[33]
.sym 32392 Filter1.I0[39]
.sym 32394 Filter1.OUTpipe[39]
.sym 32419 TC[3]
.sym 32420 F2SRAM.spi_go
.sym 32424 TC[1]
.sym 32426 TC[2]
.sym 32427 TC[3]
.sym 32431 TC[0]
.sym 32432 TC[1]
.sym 32434 Filter1.outdat[47]
.sym 32440 Filter1.outdat[41]
.sym 32441 Filter1.outdat[40]
.sym 32446 F2SRAM.spi_addr[7]
.sym 32447 Filter1.outdat[42]
.sym 32449 F2SRAM.spi_data[7]
.sym 32451 F2SRAM.spi_go
.sym 32452 F2SRAM.spi_addr[7]
.sym 32453 F2SRAM.spi_data[7]
.sym 32457 TC[3]
.sym 32458 TC[1]
.sym 32459 TC[2]
.sym 32460 TC[0]
.sym 32463 TC[3]
.sym 32464 TC[2]
.sym 32465 TC[0]
.sym 32466 TC[1]
.sym 32471 Filter1.outdat[40]
.sym 32477 Filter1.outdat[41]
.sym 32482 Filter1.outdat[42]
.sym 32494 Filter1.outdat[47]
.sym 32498 CLK36_$glb_clk
.sym 32499 rst_$glb_sr
.sym 32500 Filter1.OUTpipe[48]
.sym 32501 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[2]
.sym 32502 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 32503 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[1]
.sym 32504 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[4]
.sym 32506 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[3]
.sym 32507 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[6]
.sym 32509 TC[3]
.sym 32517 Filter1.OUTpipe[47]
.sym 32518 Filter1.I0[46]
.sym 32519 TC[0]
.sym 32520 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 32522 TC[2]
.sym 32523 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 32528 Filter1.inaddr[2]
.sym 32530 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 32534 Filter1.inaddr[3]
.sym 32541 Filter1.inaddr[3]
.sym 32543 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[7]
.sym 32546 Filter1.inaddr[5]
.sym 32548 Filter1.inaddr[7]
.sym 32550 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[5]
.sym 32554 Filter1.inaddr[2]
.sym 32556 Filter1.inaddr[6]
.sym 32557 Filter1.inaddr[4]
.sym 32558 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[2]
.sym 32559 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 32560 Filter1.inaddr[1]
.sym 32562 Filter1.inaddr[0]
.sym 32564 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[6]
.sym 32568 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[1]
.sym 32569 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[4]
.sym 32571 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[3]
.sym 32573 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 32575 Filter1.inaddr[0]
.sym 32576 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 32579 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 32581 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[1]
.sym 32582 Filter1.inaddr[1]
.sym 32583 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 32585 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 32587 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[2]
.sym 32588 Filter1.inaddr[2]
.sym 32589 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 32591 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 32593 Filter1.inaddr[3]
.sym 32594 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[3]
.sym 32595 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 32597 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 32599 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[4]
.sym 32600 Filter1.inaddr[4]
.sym 32601 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 32603 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 32605 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[5]
.sym 32606 Filter1.inaddr[5]
.sym 32607 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 32609 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 32611 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[6]
.sym 32612 Filter1.inaddr[6]
.sym 32613 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 32617 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[7]
.sym 32618 Filter1.inaddr[7]
.sym 32619 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 32621 CLK36_$glb_clk
.sym 32639 TC[3]
.sym 32642 Filter1.OUTpipe[48]
.sym 32644 TC[1]
.sym 32645 TC[0]
.sym 32657 TC[2]
.sym 32668 $abc$29714$auto$rtlil.cc:1969:NotGate$29708
.sym 32690 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 32691 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 32699 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 32722 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 32744 CLK36_$glb_clk
.sym 32745 $abc$29714$auto$rtlil.cc:1969:NotGate$29708
.sym 32755 $PACKER_GND_NET
.sym 32758 Filter1.we
.sym 32760 $PACKER_GND_NET
.sym 32770 SCLK
.sym 32779 F2SRAM.SPI_READER.shift_reg[15]
.sym 32789 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 32793 $PACKER_GND_NET
.sym 32827 $PACKER_GND_NET
.sym 32846 $PACKER_GND_NET
.sym 32865 $PACKER_GND_NET
.sym 32866 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 32867 CLK36_$glb_clk
.sym 32911 F2SRAM.spi_go
.sym 32913 F2SRAM.SPI_READER.shift_reg[14]
.sym 32914 F2SRAM.spi_addr[12]
.sym 32916 F2SRAM.spi_addr[14]
.sym 32919 F2SRAM.spi_addr[13]
.sym 32925 F2SRAM.spi_addr[15]
.sym 32926 F2SRAM.SPI_READER.shift_reg[11]
.sym 32935 F2SRAM.SPI_READER.shift_reg[13]
.sym 32939 F2SRAM.SPI_READER.shift_reg[12]
.sym 32950 F2SRAM.SPI_READER.shift_reg[12]
.sym 32951 F2SRAM.spi_go
.sym 32952 F2SRAM.spi_addr[13]
.sym 32955 F2SRAM.spi_addr[15]
.sym 32956 F2SRAM.spi_go
.sym 32958 F2SRAM.SPI_READER.shift_reg[14]
.sym 32962 F2SRAM.SPI_READER.shift_reg[13]
.sym 32963 F2SRAM.spi_go
.sym 32964 F2SRAM.spi_addr[14]
.sym 32974 F2SRAM.spi_addr[12]
.sym 32975 F2SRAM.spi_go
.sym 32976 F2SRAM.SPI_READER.shift_reg[11]
.sym 32990 CLK36_$glb_clk
.sym 32991 rst_$glb_sr
.sym 33044 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 33048 $PACKER_GND_NET
.sym 33087 $PACKER_GND_NET
.sym 33104 $PACKER_GND_NET
.sym 33112 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 33113 CLK36_$glb_clk
.sym 33270 SCLK
.sym 33555 CONVST
.sym 33585 addr_r[3]
.sym 33589 addr_r[2]
.sym 33631 F2SRAM.spi_data[0]
.sym 33644 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 33665 F2SRAM.spi_data[0]
.sym 33705 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 33706 CLK36_$glb_clk
.sym 33708 PLUS
.sym 33710 SET
.sym 33714 addr_r[5]
.sym 33716 addr_r[1]
.sym 33717 addr_r[14]
.sym 33719 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 33728 wdata[14]
.sym 33729 wdata[13]
.sym 33732 wdata[6]
.sym 33733 F2SRAM.spi_data[6]
.sym 33734 wdata[12]
.sym 33744 PLUS
.sym 33756 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 33757 SET
.sym 33759 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 33762 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 33765 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 33768 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 33871 $abc$29714$new_n2740_
.sym 33872 addr_r[6]
.sym 33873 addr[8]
.sym 33874 addr_r[7]
.sym 33875 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 33876 addr[9]
.sym 33877 addr_r[9]
.sym 33878 addr_r[8]
.sym 33883 addr[6]
.sym 33885 $abc$29714$new_n3346_
.sym 33886 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 33887 wdata[15]
.sym 33889 wdata[9]
.sym 33890 F2SRAM.nrst
.sym 33892 addr[4]
.sym 33893 addr[7]
.sym 33896 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 33913 cnt[1]
.sym 33914 cnt[0]
.sym 33951 cnt[1]
.sym 33991 cnt[0]
.sym 33992 CLK36_$glb_clk
.sym 33996 cnt[2]
.sym 33997 cnt[3]
.sym 33998 cnt[4]
.sym 33999 cnt[5]
.sym 34000 cnt[6]
.sym 34001 cnt[7]
.sym 34004 cordicCORE.U.y_i_s_pipe[3]
.sym 34006 addr_w[9]
.sym 34008 cnt[0]
.sym 34010 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 34012 addr[3]
.sym 34014 addr[11]
.sym 34017 addr[4]
.sym 34028 cnt[11]
.sym 34039 cnt[0]
.sym 34043 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 34050 dds_core.iscos
.sym 34058 $PACKER_VCC_NET
.sym 34061 cnt[2]
.sym 34066 dds_core.lastgo
.sym 34069 cnt[2]
.sym 34070 dds_core.lastgo
.sym 34092 cnt[0]
.sym 34095 $PACKER_VCC_NET
.sym 34104 dds_core.iscos
.sym 34107 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 34112 cnt[2]
.sym 34115 CLK36_$glb_clk
.sym 34117 cnt[8]
.sym 34118 cnt[9]
.sym 34119 cnt[10]
.sym 34120 cnt[11]
.sym 34121 cnt[12]
.sym 34122 cnt[13]
.sym 34123 cnt[14]
.sym 34124 cnt[15]
.sym 34129 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 34130 L0
.sym 34132 MENU
.sym 34133 addr[10]
.sym 34135 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 34147 SET
.sym 34150 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 34240 cnt[16]
.sym 34241 cnt[17]
.sym 34242 cnt[18]
.sym 34243 cnt[19]
.sym 34244 cnt[20]
.sym 34245 cnt[21]
.sym 34246 L3
.sym 34255 cnt[11]
.sym 34261 cnt[9]
.sym 34270 cinit
.sym 34375 cordicCORE.y_o[10]
.sym 34387 cordicCORE.y[12]
.sym 34388 cordicCORE.y[8]
.sym 34486 $abc$29714$new_n3029_
.sym 34487 $abc$29714$new_n3031_
.sym 34488 $abc$29714$new_n3030_
.sym 34489 $abc$29714$new_n3028_
.sym 34490 $abc$29714$new_n3017_
.sym 34491 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20320[0]_new_inv_
.sym 34492 cordicCORE.U.y_i_s_pipe[1]
.sym 34493 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 34505 $PACKER_VCC_NET
.sym 34511 cordicCORE.y_o[12]
.sym 34513 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 34514 cordicCORE.y_o[11]
.sym 34515 cordicCORE.y_o[16]
.sym 34517 cordicCORE.y_o[14]
.sym 34518 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34519 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34520 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34521 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 34529 $abc$29714$new_n4036_
.sym 34530 cordicCORE.y[9]
.sym 34532 cordicCORE.y[3]
.sym 34533 cordicCORE.y[7]
.sym 34535 $abc$29714$new_n4037_
.sym 34536 cordicCORE.y[4]
.sym 34538 cordicCORE.y[5]
.sym 34540 $abc$29714$new_n4038_
.sym 34541 cordicCORE.y[6]
.sym 34542 cinit
.sym 34544 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34546 $abc$29714$new_n3043_
.sym 34548 cordicCORE.y[8]
.sym 34549 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 34552 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 34553 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34554 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 34555 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34556 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 34557 $abc$29714$new_n3045_
.sym 34560 cinit
.sym 34561 $abc$29714$new_n3043_
.sym 34562 $abc$29714$new_n4036_
.sym 34563 $abc$29714$new_n3045_
.sym 34578 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34579 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 34580 cordicCORE.y[8]
.sym 34581 cordicCORE.y[7]
.sym 34590 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34591 cordicCORE.y[4]
.sym 34592 cordicCORE.y[9]
.sym 34593 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 34596 cordicCORE.y[5]
.sym 34597 cordicCORE.y[6]
.sym 34598 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 34599 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34602 cordicCORE.y[3]
.sym 34603 $abc$29714$new_n4038_
.sym 34604 $abc$29714$new_n4037_
.sym 34605 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 34606 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 34607 CLK36_$glb_clk
.sym 34609 cordicCORE.U.tangle[2]
.sym 34610 $abc$29714$new_n4048_
.sym 34611 $abc$29714$new_n4085_
.sym 34612 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[0]
.sym 34613 $abc$29714$new_n4063_
.sym 34614 cordicCORE.U.tangle[1]
.sym 34615 $abc$29714$new_n4046_
.sym 34616 cordicCORE.U.tangle[0]
.sym 34619 cordicCORE.U.y_i_s_pipe[5]
.sym 34624 cordicCORE.y[5]
.sym 34625 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 34626 cordicCORE.y[9]
.sym 34628 cordicCORE.y[6]
.sym 34629 cordicCORE.y[7]
.sym 34632 cordicCORE.y[4]
.sym 34637 cordicCORE.y[3]
.sym 34639 cordicCORE.z[7]
.sym 34640 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 34641 cordicCORE.U.y_i_s_pipe[1]
.sym 34643 cordicCORE.y[3]
.sym 34650 $abc$29714$new_n3059_
.sym 34651 cordicCORE.y[9]
.sym 34652 cordicCORE.y[11]
.sym 34654 cordicCORE.y[13]
.sym 34655 cordicCORE.y[5]
.sym 34656 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 34657 $abc$29714$new_n3061_
.sym 34658 cordicCORE.y_o[15]
.sym 34659 cordicCORE.y[12]
.sym 34660 cordicCORE.y[8]
.sym 34661 cordicCORE.y[10]
.sym 34662 cordicCORE.y[7]
.sym 34663 cordicCORE.y_o[10]
.sym 34664 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 34665 cordicCORE.y[6]
.sym 34667 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 34670 $abc$29714$new_n3058_
.sym 34671 $abc$29714$new_n3057_
.sym 34672 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 34673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 34674 cordicCORE.y_o[11]
.sym 34675 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 34678 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34679 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34680 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34681 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 34683 cordicCORE.y[13]
.sym 34684 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 34685 cordicCORE.y[11]
.sym 34686 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 34689 cordicCORE.y_o[15]
.sym 34690 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 34691 cordicCORE.y_o[11]
.sym 34692 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 34696 cordicCORE.y_o[11]
.sym 34697 cordicCORE.y_o[10]
.sym 34698 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 34701 cordicCORE.y[5]
.sym 34702 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 34704 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 34707 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34708 cordicCORE.y[9]
.sym 34709 cordicCORE.y[6]
.sym 34710 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 34713 cordicCORE.y[8]
.sym 34714 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 34715 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34716 cordicCORE.y[10]
.sym 34719 $abc$29714$new_n3059_
.sym 34720 $abc$29714$new_n3061_
.sym 34721 $abc$29714$new_n3058_
.sym 34722 $abc$29714$new_n3057_
.sym 34725 cordicCORE.y[7]
.sym 34726 cordicCORE.y[12]
.sym 34727 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 34728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 34729 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 34730 CLK36_$glb_clk
.sym 34733 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[1]
.sym 34734 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[2]
.sym 34735 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[3]
.sym 34736 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[4]
.sym 34737 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[5]
.sym 34738 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[6]
.sym 34739 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[7]
.sym 34744 cordicCORE.y[3]
.sym 34745 cordicCORE.y[8]
.sym 34746 cordicCORE.y[8]
.sym 34748 cordicCORE.y[11]
.sym 34749 cordicCORE.y[10]
.sym 34750 cordicCORE.y[7]
.sym 34751 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 34753 cordicCORE.y[6]
.sym 34754 F2SRAM.spi_go
.sym 34755 cordicCORE.y_o[13]
.sym 34756 cinit
.sym 34757 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 34762 cinit
.sym 34764 $abc$29714$new_n4046_
.sym 34765 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34773 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 34778 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 34780 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 34790 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 34792 cordicCORE.iteration[3]
.sym 34793 cordicCORE.iteration[2]
.sym 34796 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 34801 cordicCORE.iteration[1]
.sym 34803 cordicCORE.iteration[1]
.sym 34804 cordicCORE.iteration[0]
.sym 34806 cordicCORE.iteration[0]
.sym 34807 cordicCORE.iteration[1]
.sym 34808 cordicCORE.iteration[2]
.sym 34809 cordicCORE.iteration[3]
.sym 34812 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 34820 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 34826 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 34831 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 34838 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 34842 cordicCORE.iteration[0]
.sym 34843 cordicCORE.iteration[1]
.sym 34844 cordicCORE.iteration[2]
.sym 34845 cordicCORE.iteration[3]
.sym 34848 cordicCORE.iteration[3]
.sym 34849 cordicCORE.iteration[2]
.sym 34850 cordicCORE.iteration[1]
.sym 34851 cordicCORE.iteration[0]
.sym 34855 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[8]
.sym 34856 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[9]
.sym 34857 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[10]
.sym 34858 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[11]
.sym 34859 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[12]
.sym 34860 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[13]
.sym 34861 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[14]
.sym 34862 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[15]
.sym 34867 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 34868 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[6]
.sym 34869 cordicCORE.U.tangle[6]
.sym 34870 cordicCORE.z[4]
.sym 34871 cordicCORE.U.tangle[7]
.sym 34872 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[7]
.sym 34873 cordicCORE.z[1]
.sym 34874 cordicCORE.y_o[15]
.sym 34875 cordicCORE.y[13]
.sym 34876 cordicCORE.y[11]
.sym 34877 cordicCORE.U.tangle[3]
.sym 34878 cordicCORE.z[2]
.sym 34880 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 34882 cordicCORE.iteration[1]
.sym 34885 cordicCORE.y[8]
.sym 34886 cordicCORE.z[10]
.sym 34905 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 34906 cordicCORE.iteration[1]
.sym 34913 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34914 cordicCORE.iteration[2]
.sym 34915 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 34916 cinit
.sym 34918 cordicCORE.iteration[3]
.sym 34919 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 34920 cordicCORE.y_o[16]
.sym 34922 cordicCORE.iteration[0]
.sym 34925 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34926 cordicCORE.U.tangle[14]
.sym 34930 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 34932 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 34936 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 34937 cordicCORE.U.tangle[14]
.sym 34942 cordicCORE.U.tangle[14]
.sym 34947 cordicCORE.iteration[0]
.sym 34948 cordicCORE.iteration[3]
.sym 34949 cordicCORE.iteration[1]
.sym 34950 cordicCORE.iteration[2]
.sym 34954 cordicCORE.y_o[16]
.sym 34961 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 34965 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 34973 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 34975 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 34976 CLK36_$glb_clk
.sym 34977 cinit
.sym 34978 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[16]
.sym 34979 cordicCORE.U.tangle[8]
.sym 34980 cordicCORE.z[11]
.sym 34981 Ang[11]
.sym 34982 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 34983 cordicCORE.U.tangle[9]
.sym 34984 Ang[10]
.sym 34985 cordicCORE.U.tangle[11]
.sym 34992 cordicCORE.U.tangle[10]
.sym 34993 cordicCORE.y[15]
.sym 34994 $PACKER_VCC_NET
.sym 34996 cordicCORE.y[13]
.sym 34997 cordicCORE.y[14]
.sym 34999 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[9]
.sym 35001 cordicCORE.z[13]
.sym 35003 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35006 cordicCORE.y_o[16]
.sym 35009 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35010 cinit
.sym 35013 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 35019 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 35020 $abc$29714$new_n4080_
.sym 35024 cordicCORE.y[11]
.sym 35027 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 35028 cordicCORE.y[7]
.sym 35031 cordicCORE.U.y_i_s_pipe[16]
.sym 35032 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 35033 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35034 cinit
.sym 35036 $abc$29714$new_n4046_
.sym 35037 $abc$29714$new_n4077_
.sym 35039 cordicCORE.x[1]
.sym 35045 cordicCORE.y[8]
.sym 35046 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35047 $abc$29714$new_n3080_
.sym 35048 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 35049 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 35058 $abc$29714$new_n3080_
.sym 35059 $abc$29714$new_n4077_
.sym 35060 $abc$29714$new_n4080_
.sym 35064 cordicCORE.y[7]
.sym 35065 $abc$29714$new_n4046_
.sym 35066 cinit
.sym 35067 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 35076 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35077 cordicCORE.y[8]
.sym 35078 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 35079 cordicCORE.y[11]
.sym 35082 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 35083 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 35085 cordicCORE.x[1]
.sym 35091 cordicCORE.U.y_i_s_pipe[16]
.sym 35094 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35095 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 35096 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 35098 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 35099 CLK36_$glb_clk
.sym 35101 cordicCORE.U.x_i_s_pipe[14]
.sym 35102 cordicCORE.U.x_i_s_pipe[13]
.sym 35103 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12073_Y_new_inv_
.sym 35104 cordicCORE.z[10]
.sym 35105 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 35107 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20504[3]_new_inv_
.sym 35108 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[14]_new_
.sym 35113 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 35115 cordicCORE.U.x_i_s_pipe[1]
.sym 35117 cordicCORE.U.x_i_s_pipe[4]
.sym 35119 cordicCORE.x[2]
.sym 35120 cordicCORE.U.x_i_s_pipe[4]
.sym 35123 cordicCORE.U.x_i_s_pipe[2]
.sym 35124 cordicCORE.U.x_i_s_pipe[5]
.sym 35125 cordicCORE.x[1]
.sym 35126 cinit
.sym 35129 cordicCORE.U.y_i_s_pipe[1]
.sym 35131 cordicCORE.x[13]
.sym 35133 cordicCORE.U.y_i_s_pipe[12]
.sym 35134 cordicCORE.U.y_i_s_pipe[11]
.sym 35142 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[5]_new_
.sym 35143 cordicCORE.U.y_i_s_pipe[7]
.sym 35144 Mag[5]
.sym 35145 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35147 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[5]
.sym 35150 cordicCORE.U.y_i_s_pipe[0]
.sym 35151 cordicCORE.U.y_i_s_pipe[5]
.sym 35155 cordicCORE.U.y_i_s_pipe[1]
.sym 35163 cordicCORE.U.y_i_s_pipe[3]
.sym 35165 X[20]
.sym 35170 cinit
.sym 35171 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[5]
.sym 35175 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[5]
.sym 35176 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[5]
.sym 35178 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35181 cinit
.sym 35182 Mag[5]
.sym 35183 X[20]
.sym 35187 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[5]_new_
.sym 35188 X[20]
.sym 35190 cinit
.sym 35195 cordicCORE.U.y_i_s_pipe[0]
.sym 35201 cordicCORE.U.y_i_s_pipe[5]
.sym 35207 cordicCORE.U.y_i_s_pipe[3]
.sym 35212 cordicCORE.U.y_i_s_pipe[7]
.sym 35218 cordicCORE.U.y_i_s_pipe[1]
.sym 35222 CLK36_$glb_clk
.sym 35223 rst_$glb_sr
.sym 35224 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[6]_new_
.sym 35225 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[4]_new_
.sym 35226 cordicCORE.x[4]
.sym 35227 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[7]_new_
.sym 35228 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[1]_new_
.sym 35229 Mag[1]
.sym 35230 cordicCORE.x[1]
.sym 35231 Mag[4]
.sym 35240 cordicCORE.x[5]
.sym 35242 Mag[5]
.sym 35252 cordicCORE.x[14]
.sym 35253 cordicCORE.x[1]
.sym 35254 cinit
.sym 35256 X[31]
.sym 35257 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 35258 cordicCORE.x[6]
.sym 35265 cordicCORE.U.y_i_s_pipe[4]
.sym 35266 cordicCORE.x[5]
.sym 35267 cordicCORE.U.y_i_s_pipe[7]
.sym 35269 cordicCORE.U.y_i_s_pipe[0]
.sym 35272 cordicCORE.x[0]
.sym 35273 cordicCORE.U.y_i_s_pipe[6]
.sym 35275 cordicCORE.x[7]
.sym 35278 cordicCORE.x[3]
.sym 35279 cordicCORE.U.y_i_s_pipe[3]
.sym 35280 cordicCORE.U.y_i_s_pipe[2]
.sym 35287 cordicCORE.x[1]
.sym 35289 cordicCORE.U.y_i_s_pipe[1]
.sym 35291 cordicCORE.x[4]
.sym 35292 cordicCORE.x[6]
.sym 35294 cordicCORE.U.y_i_s_pipe[5]
.sym 35295 cordicCORE.x[2]
.sym 35297 $auto$alumacc.cc:474:replace_alu$3280.C[1]
.sym 35299 cordicCORE.x[0]
.sym 35300 cordicCORE.U.y_i_s_pipe[0]
.sym 35303 $auto$alumacc.cc:474:replace_alu$3280.C[2]
.sym 35305 cordicCORE.x[1]
.sym 35306 cordicCORE.U.y_i_s_pipe[1]
.sym 35307 $auto$alumacc.cc:474:replace_alu$3280.C[1]
.sym 35309 $auto$alumacc.cc:474:replace_alu$3280.C[3]
.sym 35311 cordicCORE.x[2]
.sym 35312 cordicCORE.U.y_i_s_pipe[2]
.sym 35313 $auto$alumacc.cc:474:replace_alu$3280.C[2]
.sym 35315 $auto$alumacc.cc:474:replace_alu$3280.C[4]
.sym 35317 cordicCORE.x[3]
.sym 35318 cordicCORE.U.y_i_s_pipe[3]
.sym 35319 $auto$alumacc.cc:474:replace_alu$3280.C[3]
.sym 35321 $auto$alumacc.cc:474:replace_alu$3280.C[5]
.sym 35323 cordicCORE.x[4]
.sym 35324 cordicCORE.U.y_i_s_pipe[4]
.sym 35325 $auto$alumacc.cc:474:replace_alu$3280.C[4]
.sym 35327 $auto$alumacc.cc:474:replace_alu$3280.C[6]
.sym 35329 cordicCORE.U.y_i_s_pipe[5]
.sym 35330 cordicCORE.x[5]
.sym 35331 $auto$alumacc.cc:474:replace_alu$3280.C[5]
.sym 35333 $auto$alumacc.cc:474:replace_alu$3280.C[7]
.sym 35335 cordicCORE.U.y_i_s_pipe[6]
.sym 35336 cordicCORE.x[6]
.sym 35337 $auto$alumacc.cc:474:replace_alu$3280.C[6]
.sym 35339 $auto$alumacc.cc:474:replace_alu$3280.C[8]
.sym 35341 cordicCORE.U.y_i_s_pipe[7]
.sym 35342 cordicCORE.x[7]
.sym 35343 $auto$alumacc.cc:474:replace_alu$3280.C[7]
.sym 35347 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[8]_new_
.sym 35348 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[12]_new_
.sym 35349 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[11]_new_
.sym 35350 cordicCORE.x[6]
.sym 35351 Mag[16]
.sym 35352 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[10]_new_
.sym 35353 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[15]_new_
.sym 35354 Mag[6]
.sym 35359 UI_inst.diplay_number.pos[4]
.sym 35360 cordicCORE.x[1]
.sym 35361 cordicCORE.x[7]
.sym 35365 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[2]
.sym 35367 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[3]
.sym 35370 cordicCORE.x[4]
.sym 35371 cordicCORE.x[4]
.sym 35375 X[24]
.sym 35380 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35383 $auto$alumacc.cc:474:replace_alu$3280.C[8]
.sym 35389 cordicCORE.U.y_i_s_pipe[8]
.sym 35390 cordicCORE.x[14]
.sym 35391 cordicCORE.U.y_i_s_pipe[14]
.sym 35392 cordicCORE.x[12]
.sym 35393 cordicCORE.x[11]
.sym 35394 cordicCORE.U.y_i_s_pipe[15]
.sym 35395 cordicCORE.x[9]
.sym 35396 cordicCORE.U.y_i_s_pipe[13]
.sym 35397 cordicCORE.x[10]
.sym 35398 cordicCORE.x[15]
.sym 35403 cordicCORE.x[13]
.sym 35404 cordicCORE.U.y_i_s_pipe[11]
.sym 35405 cordicCORE.U.y_i_s_pipe[12]
.sym 35412 cordicCORE.U.y_i_s_pipe[10]
.sym 35413 cordicCORE.U.y_i_s_pipe[9]
.sym 35417 cordicCORE.x[8]
.sym 35420 $auto$alumacc.cc:474:replace_alu$3280.C[9]
.sym 35422 cordicCORE.U.y_i_s_pipe[8]
.sym 35423 cordicCORE.x[8]
.sym 35424 $auto$alumacc.cc:474:replace_alu$3280.C[8]
.sym 35426 $auto$alumacc.cc:474:replace_alu$3280.C[10]
.sym 35428 cordicCORE.U.y_i_s_pipe[9]
.sym 35429 cordicCORE.x[9]
.sym 35430 $auto$alumacc.cc:474:replace_alu$3280.C[9]
.sym 35432 $auto$alumacc.cc:474:replace_alu$3280.C[11]
.sym 35434 cordicCORE.U.y_i_s_pipe[10]
.sym 35435 cordicCORE.x[10]
.sym 35436 $auto$alumacc.cc:474:replace_alu$3280.C[10]
.sym 35438 $auto$alumacc.cc:474:replace_alu$3280.C[12]
.sym 35440 cordicCORE.U.y_i_s_pipe[11]
.sym 35441 cordicCORE.x[11]
.sym 35442 $auto$alumacc.cc:474:replace_alu$3280.C[11]
.sym 35444 $auto$alumacc.cc:474:replace_alu$3280.C[13]
.sym 35446 cordicCORE.U.y_i_s_pipe[12]
.sym 35447 cordicCORE.x[12]
.sym 35448 $auto$alumacc.cc:474:replace_alu$3280.C[12]
.sym 35450 $auto$alumacc.cc:474:replace_alu$3280.C[14]
.sym 35452 cordicCORE.x[13]
.sym 35453 cordicCORE.U.y_i_s_pipe[13]
.sym 35454 $auto$alumacc.cc:474:replace_alu$3280.C[13]
.sym 35456 $auto$alumacc.cc:474:replace_alu$3280.C[15]
.sym 35458 cordicCORE.U.y_i_s_pipe[14]
.sym 35459 cordicCORE.x[14]
.sym 35460 $auto$alumacc.cc:474:replace_alu$3280.C[14]
.sym 35462 $auto$alumacc.cc:474:replace_alu$3280.C[16]
.sym 35464 cordicCORE.U.y_i_s_pipe[15]
.sym 35465 cordicCORE.x[15]
.sym 35466 $auto$alumacc.cc:474:replace_alu$3280.C[15]
.sym 35470 cordicCORE.U.x_i_s_pipe[9]
.sym 35471 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12054_Y[9]_new_
.sym 35472 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[3]_new_inv_
.sym 35473 $abc$29714$new_n3201_
.sym 35474 $abc$29714$new_n3196_
.sym 35475 $abc$29714$new_n3197_
.sym 35476 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[8]_new_
.sym 35477 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12053_Y[8]_new_
.sym 35484 cordicCORE.x[8]
.sym 35485 cordicCORE.x[6]
.sym 35486 cordicCORE.x[15]
.sym 35487 cordicCORE.x[3]
.sym 35488 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35489 X[25]
.sym 35491 cordicCORE.x[13]
.sym 35492 cordicCORE.U.y_i_s_pipe[13]
.sym 35493 cordicCORE.x[10]
.sym 35496 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 35498 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 35499 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 35501 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 35504 Filter1.OUTpipe[13]
.sym 35506 $auto$alumacc.cc:474:replace_alu$3280.C[16]
.sym 35511 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[16]
.sym 35513 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35517 cordicCORE.x[16]
.sym 35520 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[9]
.sym 35521 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35523 Mag[14]
.sym 35524 cordicCORE.U.y_i_s_pipe[16]
.sym 35525 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[14]
.sym 35526 cinit
.sym 35527 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[16]
.sym 35528 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[9]_new_
.sym 35533 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[14]
.sym 35535 X[24]
.sym 35536 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[9]
.sym 35538 X[29]
.sym 35540 Mag[9]
.sym 35541 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[14]_new_
.sym 35544 cordicCORE.x[16]
.sym 35546 cordicCORE.U.y_i_s_pipe[16]
.sym 35547 $auto$alumacc.cc:474:replace_alu$3280.C[16]
.sym 35550 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35551 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[9]
.sym 35553 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[9]
.sym 35556 X[29]
.sym 35558 cinit
.sym 35559 Mag[14]
.sym 35562 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35563 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[16]
.sym 35565 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[16]
.sym 35568 cinit
.sym 35569 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[14]_new_
.sym 35570 X[29]
.sym 35574 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[9]_new_
.sym 35575 cinit
.sym 35576 X[24]
.sym 35580 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 35582 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[14]
.sym 35583 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[14]
.sym 35587 cinit
.sym 35588 X[24]
.sym 35589 Mag[9]
.sym 35591 CLK36_$glb_clk
.sym 35592 rst_$glb_sr
.sym 35593 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][0]_new_
.sym 35594 L1
.sym 35595 Filter1.OUTpipe[0]
.sym 35596 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 35597 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 35598 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 35599 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[10]
.sym 35600 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][1]_new_
.sym 35606 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 35607 X[20]
.sym 35610 X[31]
.sym 35612 cordicCORE.U.x_i_s_pipe[9]
.sym 35615 cordicCORE.x[11]
.sym 35616 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 35617 Filter1.OUTpipe[16]
.sym 35618 X[21]
.sym 35619 Filter1.OUTpipe[17]
.sym 35620 Filter1.OUTpipe[15]
.sym 35628 cordicCORE.x[9]
.sym 35634 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 35635 Filter1.I0[6]
.sym 35636 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[5]
.sym 35637 Filter1.I0[0]
.sym 35638 Filter1.I0[2]
.sym 35640 Filter1.I0[3]
.sym 35642 Filter1.I0[4]
.sym 35643 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[7]
.sym 35644 Filter1.I0[5]
.sym 35645 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[4]
.sym 35646 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[3]
.sym 35647 Filter1.I0[1]
.sym 35648 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[2]
.sym 35649 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[6]
.sym 35662 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 35664 Filter1.I0[7]
.sym 35666 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 35668 Filter1.I0[0]
.sym 35669 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 35672 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 35674 Filter1.I0[1]
.sym 35675 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 35676 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 35678 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 35680 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[2]
.sym 35681 Filter1.I0[2]
.sym 35682 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 35684 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 35686 Filter1.I0[3]
.sym 35687 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[3]
.sym 35688 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 35690 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 35692 Filter1.I0[4]
.sym 35693 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[4]
.sym 35694 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 35696 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 35698 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[5]
.sym 35699 Filter1.I0[5]
.sym 35700 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 35702 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 35704 Filter1.I0[6]
.sym 35705 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[6]
.sym 35706 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 35708 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 35710 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[7]
.sym 35711 Filter1.I0[7]
.sym 35712 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 35714 CLK36_$glb_clk
.sym 35716 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 35717 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 35718 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 35719 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 35720 $abc$29714$new_n3655_
.sym 35721 $abc$29714$new_n3614_
.sym 35722 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 35723 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 35729 adc_host_hi.acq
.sym 35730 Filter1.I0[5]
.sym 35734 Filter1.I0[2]
.sym 35735 Filter1.I0[1]
.sym 35736 Filter1.I0[3]
.sym 35738 Filter1.I0[4]
.sym 35740 Filter1.outdat[17]
.sym 35741 $abc$29714$new_n3655_
.sym 35746 Filter1.OUTpipe[15]
.sym 35748 SDO
.sym 35752 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 35757 Filter1.I0[8]
.sym 35759 Filter1.I0[13]
.sym 35760 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[14]
.sym 35761 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[12]
.sym 35763 Filter1.I0[11]
.sym 35765 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[13]
.sym 35766 Filter1.I0[14]
.sym 35767 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[11]
.sym 35768 Filter1.I0[15]
.sym 35769 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 35770 Filter1.I0[9]
.sym 35771 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[10]
.sym 35772 Filter1.I0[10]
.sym 35774 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[15]
.sym 35778 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[8]
.sym 35781 Filter1.I0[12]
.sym 35789 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 35791 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[8]
.sym 35792 Filter1.I0[8]
.sym 35793 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 35795 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 35797 Filter1.I0[9]
.sym 35798 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 35799 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 35801 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 35803 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[10]
.sym 35804 Filter1.I0[10]
.sym 35805 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 35807 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 35809 Filter1.I0[11]
.sym 35810 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[11]
.sym 35811 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 35813 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 35815 Filter1.I0[12]
.sym 35816 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[12]
.sym 35817 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 35819 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 35821 Filter1.I0[13]
.sym 35822 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[13]
.sym 35823 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 35825 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 35827 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[14]
.sym 35828 Filter1.I0[14]
.sym 35829 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 35831 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 35833 Filter1.I0[15]
.sym 35834 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[15]
.sym 35835 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 35837 CLK36_$glb_clk
.sym 35839 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 35840 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 35841 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[23]
.sym 35842 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 35843 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[17]
.sym 35844 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[26]
.sym 35845 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[24]
.sym 35846 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 35851 Filter1.I0[8]
.sym 35853 Filter1.I0[13]
.sym 35856 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23553
.sym 35857 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 35858 Filter1.I0[9]
.sym 35860 Filter1.I0[10]
.sym 35866 Filter1.OUTpipe[11]
.sym 35868 Filter1.OUTpipe[12]
.sym 35871 X[24]
.sym 35872 Filter1.OUTpipe[14]
.sym 35873 TC[1]
.sym 35875 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 35880 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[20]
.sym 35881 Filter1.I0[21]
.sym 35882 Filter1.I0[19]
.sym 35883 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[19]
.sym 35884 Filter1.I0[22]
.sym 35885 Filter1.I0[17]
.sym 35886 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[18]
.sym 35887 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[22]
.sym 35888 Filter1.I0[20]
.sym 35889 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[21]
.sym 35890 Filter1.I0[18]
.sym 35891 Filter1.I0[23]
.sym 35892 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[16]
.sym 35893 Filter1.I0[16]
.sym 35900 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[17]
.sym 35906 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[23]
.sym 35912 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 35914 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[16]
.sym 35915 Filter1.I0[16]
.sym 35916 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 35918 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 35920 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[17]
.sym 35921 Filter1.I0[17]
.sym 35922 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 35924 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 35926 Filter1.I0[18]
.sym 35927 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[18]
.sym 35928 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 35930 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 35932 Filter1.I0[19]
.sym 35933 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[19]
.sym 35934 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 35936 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 35938 Filter1.I0[20]
.sym 35939 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[20]
.sym 35940 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 35942 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 35944 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[21]
.sym 35945 Filter1.I0[21]
.sym 35946 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 35948 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 35950 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[22]
.sym 35951 Filter1.I0[22]
.sym 35952 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 35954 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 35956 Filter1.I0[23]
.sym 35957 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[23]
.sym 35958 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 35960 CLK36_$glb_clk
.sym 35962 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 35963 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 35964 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 35965 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 35966 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 35967 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 35968 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 35969 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 35975 Filter1.I0[21]
.sym 35978 Filter1.I0[19]
.sym 35981 Filter1.I0[17]
.sym 35982 X[29]
.sym 35984 Filter1.I0[20]
.sym 35987 Filter1.OUTpipe[18]
.sym 35989 Filter1.OUTpipe[13]
.sym 35991 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 35993 Filter1.OUTpipe[21]
.sym 35997 Filter1.OUTpipe[23]
.sym 35998 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 36003 Filter1.I0[28]
.sym 36004 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 36005 Filter1.I0[27]
.sym 36006 Filter1.I0[24]
.sym 36008 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[26]
.sym 36009 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[24]
.sym 36011 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[28]
.sym 36012 Filter1.I0[29]
.sym 36013 Filter1.I0[25]
.sym 36014 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[30]
.sym 36015 Filter1.I0[30]
.sym 36018 Filter1.I0[26]
.sym 36025 Filter1.I0[31]
.sym 36026 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[27]
.sym 36029 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[29]
.sym 36034 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[25]
.sym 36035 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 36037 Filter1.I0[24]
.sym 36038 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[24]
.sym 36039 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 36041 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 36043 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[25]
.sym 36044 Filter1.I0[25]
.sym 36045 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 36047 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 36049 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[26]
.sym 36050 Filter1.I0[26]
.sym 36051 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 36053 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 36055 Filter1.I0[27]
.sym 36056 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[27]
.sym 36057 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 36059 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 36061 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[28]
.sym 36062 Filter1.I0[28]
.sym 36063 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 36065 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 36067 Filter1.I0[29]
.sym 36068 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[29]
.sym 36069 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 36071 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 36073 Filter1.I0[30]
.sym 36074 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[30]
.sym 36075 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 36077 $auto$alumacc.cc:474:replace_alu$3202.C[32]
.sym 36079 Filter1.I0[31]
.sym 36080 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 36081 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 36083 CLK36_$glb_clk
.sym 36085 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 36086 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 36087 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 36088 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 36089 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 36090 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 36092 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 36098 Filter1.I0[29]
.sym 36099 Filter1.OUTpipe[29]
.sym 36101 Filter1.I0[27]
.sym 36102 Filter1.I0[24]
.sym 36106 Filter1.I0[26]
.sym 36107 Filter1.I0[28]
.sym 36111 Filter1.OUTpipe[17]
.sym 36112 Filter1.OUTpipe[15]
.sym 36114 Filter1.OUTpipe[16]
.sym 36117 X[21]
.sym 36119 X_R
.sym 36121 $auto$alumacc.cc:474:replace_alu$3202.C[32]
.sym 36126 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[35]
.sym 36127 Filter1.I0[37]
.sym 36129 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 36130 Filter1.I0[38]
.sym 36131 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[36]
.sym 36132 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[37]
.sym 36133 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[38]
.sym 36134 Filter1.I0[34]
.sym 36135 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[39]
.sym 36136 Filter1.I0[35]
.sym 36137 Filter1.I0[32]
.sym 36140 Filter1.I0[39]
.sym 36141 Filter1.I0[33]
.sym 36142 Filter1.I0[36]
.sym 36145 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[32]
.sym 36157 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[34]
.sym 36158 $auto$alumacc.cc:474:replace_alu$3202.C[33]
.sym 36160 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[32]
.sym 36161 Filter1.I0[32]
.sym 36162 $auto$alumacc.cc:474:replace_alu$3202.C[32]
.sym 36164 $auto$alumacc.cc:474:replace_alu$3202.C[34]
.sym 36166 Filter1.I0[33]
.sym 36167 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 36168 $auto$alumacc.cc:474:replace_alu$3202.C[33]
.sym 36170 $auto$alumacc.cc:474:replace_alu$3202.C[35]
.sym 36172 Filter1.I0[34]
.sym 36173 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[34]
.sym 36174 $auto$alumacc.cc:474:replace_alu$3202.C[34]
.sym 36176 $auto$alumacc.cc:474:replace_alu$3202.C[36]
.sym 36178 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[35]
.sym 36179 Filter1.I0[35]
.sym 36180 $auto$alumacc.cc:474:replace_alu$3202.C[35]
.sym 36182 $auto$alumacc.cc:474:replace_alu$3202.C[37]
.sym 36184 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[36]
.sym 36185 Filter1.I0[36]
.sym 36186 $auto$alumacc.cc:474:replace_alu$3202.C[36]
.sym 36188 $auto$alumacc.cc:474:replace_alu$3202.C[38]
.sym 36190 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[37]
.sym 36191 Filter1.I0[37]
.sym 36192 $auto$alumacc.cc:474:replace_alu$3202.C[37]
.sym 36194 $auto$alumacc.cc:474:replace_alu$3202.C[39]
.sym 36196 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[38]
.sym 36197 Filter1.I0[38]
.sym 36198 $auto$alumacc.cc:474:replace_alu$3202.C[38]
.sym 36200 $auto$alumacc.cc:474:replace_alu$3202.C[40]
.sym 36202 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[39]
.sym 36203 Filter1.I0[39]
.sym 36204 $auto$alumacc.cc:474:replace_alu$3202.C[39]
.sym 36206 CLK36_$glb_clk
.sym 36208 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 36209 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 36210 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 36211 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 36212 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 36213 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 36214 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 36215 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 36220 Filter1.I0[34]
.sym 36221 Filter1.I0[37]
.sym 36222 Filter1.OUTpipe[37]
.sym 36223 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 36224 Filter1.I0[35]
.sym 36225 Filter1.I0[32]
.sym 36226 Filter1.OUTpipe[34]
.sym 36228 Filter1.OUTpipe[35]
.sym 36230 Filter1.OUTpipe[36]
.sym 36231 TC[1]
.sym 36232 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 36234 $abc$29714$new_n3655_
.sym 36238 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 36240 SDO
.sym 36244 $auto$alumacc.cc:474:replace_alu$3202.C[40]
.sym 36250 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 36251 Filter1.I0[44]
.sym 36253 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[41]
.sym 36254 Filter1.I0[41]
.sym 36255 Filter1.I0[43]
.sym 36256 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[47]
.sym 36257 Filter1.I0[40]
.sym 36258 Filter1.I0[46]
.sym 36259 Filter1.I0[42]
.sym 36260 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[40]
.sym 36262 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[42]
.sym 36266 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[45]
.sym 36267 Filter1.I0[45]
.sym 36274 Filter1.I0[47]
.sym 36275 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[43]
.sym 36277 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[44]
.sym 36281 $auto$alumacc.cc:474:replace_alu$3202.C[41]
.sym 36283 Filter1.I0[40]
.sym 36284 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[40]
.sym 36285 $auto$alumacc.cc:474:replace_alu$3202.C[40]
.sym 36287 $auto$alumacc.cc:474:replace_alu$3202.C[42]
.sym 36289 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[41]
.sym 36290 Filter1.I0[41]
.sym 36291 $auto$alumacc.cc:474:replace_alu$3202.C[41]
.sym 36293 $auto$alumacc.cc:474:replace_alu$3202.C[43]
.sym 36295 Filter1.I0[42]
.sym 36296 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[42]
.sym 36297 $auto$alumacc.cc:474:replace_alu$3202.C[42]
.sym 36299 $auto$alumacc.cc:474:replace_alu$3202.C[44]
.sym 36301 Filter1.I0[43]
.sym 36302 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[43]
.sym 36303 $auto$alumacc.cc:474:replace_alu$3202.C[43]
.sym 36305 $auto$alumacc.cc:474:replace_alu$3202.C[45]
.sym 36307 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[44]
.sym 36308 Filter1.I0[44]
.sym 36309 $auto$alumacc.cc:474:replace_alu$3202.C[44]
.sym 36311 $auto$alumacc.cc:474:replace_alu$3202.C[46]
.sym 36313 Filter1.I0[45]
.sym 36314 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[45]
.sym 36315 $auto$alumacc.cc:474:replace_alu$3202.C[45]
.sym 36317 $auto$alumacc.cc:474:replace_alu$3202.C[47]
.sym 36319 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 36320 Filter1.I0[46]
.sym 36321 $auto$alumacc.cc:474:replace_alu$3202.C[46]
.sym 36323 $auto$alumacc.cc:474:replace_alu$3202.C[48]
.sym 36325 Filter1.I0[47]
.sym 36326 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[47]
.sym 36327 $auto$alumacc.cc:474:replace_alu$3202.C[47]
.sym 36329 CLK36_$glb_clk
.sym 36331 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 36332 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 36333 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 36334 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 36335 $abc$29714$new_n3688_
.sym 36336 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 36337 $abc$29714$new_n3620_
.sym 36338 $abc$29714$new_n3654_
.sym 36343 Filter1.OUTpipe[40]
.sym 36344 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 36345 Filter1.OUTpipe[45]
.sym 36346 TC[2]
.sym 36347 Filter1.OUTpipe[41]
.sym 36348 Filter1.OUTpipe[39]
.sym 36349 Filter1.OUTpipe[42]
.sym 36350 Filter1.I0[41]
.sym 36351 Filter1.OUTpipe[43]
.sym 36353 Filter1.OUTpipe[44]
.sym 36367 $auto$alumacc.cc:474:replace_alu$3202.C[48]
.sym 36375 Filter1.I0[48]
.sym 36377 TC[0]
.sym 36379 TC[3]
.sym 36382 TC[1]
.sym 36385 TC[0]
.sym 36387 TC[3]
.sym 36394 TC[2]
.sym 36401 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[48]
.sym 36405 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[48]
.sym 36406 Filter1.I0[48]
.sym 36408 $auto$alumacc.cc:474:replace_alu$3202.C[48]
.sym 36411 TC[3]
.sym 36412 TC[0]
.sym 36413 TC[1]
.sym 36414 TC[2]
.sym 36417 TC[3]
.sym 36418 TC[1]
.sym 36419 TC[2]
.sym 36420 TC[0]
.sym 36423 TC[0]
.sym 36424 TC[2]
.sym 36425 TC[1]
.sym 36426 TC[3]
.sym 36429 TC[3]
.sym 36430 TC[0]
.sym 36431 TC[2]
.sym 36432 TC[1]
.sym 36441 TC[2]
.sym 36442 TC[1]
.sym 36443 TC[3]
.sym 36444 TC[0]
.sym 36447 TC[1]
.sym 36448 TC[3]
.sym 36449 TC[0]
.sym 36450 TC[2]
.sym 36452 CLK36_$glb_clk
.sym 36454 $abc$29714$new_n3687_
.sym 36455 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 36457 $abc$29714$new_n3712_
.sym 36458 $abc$29714$new_n3740_
.sym 36459 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 36461 $abc$29714$new_n3651_
.sym 36466 Filter1.OUTpipe[48]
.sym 36471 Filter1.I0[48]
.sym 36589 $PACKER_GND_NET
.sym 36611 X_R
.sym 36714 X[19]
.sym 36724 SDO
.sym 37092 $PACKER_GND_NET
.sym 37099 X_R
.sym 37220 SDO
.sym 37315 SDO
.sym 37360 CONVST
.sym 37363 SCLK
.sym 37370 SCLK
.sym 37382 CONVST
.sym 37420 wdata[14]
.sym 37421 addr[2]
.sym 37422 wdata[6]
.sym 37468 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37473 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37497 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37521 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37536 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37537 CLK36_$glb_clk
.sym 37543 addr[7]
.sym 37545 addr_w[7]
.sym 37546 addr[5]
.sym 37547 addr[6]
.sym 37548 addr_w[6]
.sym 37549 addr[1]
.sym 37550 addr_w[2]
.sym 37556 wdata[9]
.sym 37558 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 37559 addr_r[3]
.sym 37562 wdata[11]
.sym 37563 wdata[1]
.sym 37564 wdata[3]
.sym 37565 wdata[10]
.sym 37596 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 37597 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 37603 dds_core.iscos
.sym 37604 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 37605 addr_w[1]
.sym 37606 L0
.sym 37609 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37624 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37637 L0
.sym 37640 cnt[8]
.sym 37645 addr_w[14]
.sym 37647 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37649 addr_r[14]
.sym 37650 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 37667 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37679 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37684 cnt[8]
.sym 37686 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37695 L0
.sym 37696 addr_w[14]
.sym 37697 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 37698 addr_r[14]
.sym 37699 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37700 CLK36_$glb_clk
.sym 37702 addr_w[8]
.sym 37703 addr_w[14]
.sym 37704 addr_w[10]
.sym 37705 addr_w[13]
.sym 37706 addr_w[9]
.sym 37707 addr[13]
.sym 37708 addr_w[11]
.sym 37709 addr[11]
.sym 37715 addr[1]
.sym 37716 addr_r[14]
.sym 37717 PLUS
.sym 37722 wdata[13]
.sym 37724 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 37726 cnt[8]
.sym 37728 L1
.sym 37730 cnt[10]
.sym 37746 cnt[3]
.sym 37748 cnt[10]
.sym 37752 cnt[1]
.sym 37753 cnt[2]
.sym 37754 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37755 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37756 addr_w[9]
.sym 37758 addr_r[8]
.sym 37759 addr_w[8]
.sym 37763 cnt[0]
.sym 37768 dds_core.iscos
.sym 37771 L0
.sym 37773 addr_r[9]
.sym 37776 cnt[0]
.sym 37777 cnt[2]
.sym 37778 cnt[1]
.sym 37779 cnt[3]
.sym 37782 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37783 cnt[0]
.sym 37788 addr_r[8]
.sym 37790 addr_w[8]
.sym 37791 L0
.sym 37794 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37797 cnt[1]
.sym 37800 dds_core.iscos
.sym 37801 cnt[10]
.sym 37806 addr_r[9]
.sym 37808 L0
.sym 37809 addr_w[9]
.sym 37813 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37815 cnt[3]
.sym 37818 cnt[2]
.sym 37820 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37822 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 37823 CLK36_$glb_clk
.sym 37825 addr_r[12]
.sym 37826 addr_r[10]
.sym 37828 addr_r[13]
.sym 37829 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 37830 addr[10]
.sym 37831 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 37832 addr_r[11]
.sym 37838 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 37839 addr[9]
.sym 37842 addr[0]
.sym 37843 addr[8]
.sym 37845 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 37847 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 37852 addr[10]
.sym 37855 addr[13]
.sym 37870 cnt[0]
.sym 37871 cnt[5]
.sym 37876 cnt[2]
.sym 37878 cnt[4]
.sym 37883 cnt[1]
.sym 37885 cnt[3]
.sym 37889 cnt[7]
.sym 37896 cnt[6]
.sym 37898 $nextpnr_ICESTORM_LC_3$O
.sym 37901 cnt[0]
.sym 37904 $auto$alumacc.cc:474:replace_alu$3163.C[2]
.sym 37907 cnt[1]
.sym 37910 $auto$alumacc.cc:474:replace_alu$3163.C[3]
.sym 37912 cnt[2]
.sym 37914 $auto$alumacc.cc:474:replace_alu$3163.C[2]
.sym 37916 $auto$alumacc.cc:474:replace_alu$3163.C[4]
.sym 37919 cnt[3]
.sym 37920 $auto$alumacc.cc:474:replace_alu$3163.C[3]
.sym 37922 $auto$alumacc.cc:474:replace_alu$3163.C[5]
.sym 37924 cnt[4]
.sym 37926 $auto$alumacc.cc:474:replace_alu$3163.C[4]
.sym 37928 $auto$alumacc.cc:474:replace_alu$3163.C[6]
.sym 37931 cnt[5]
.sym 37932 $auto$alumacc.cc:474:replace_alu$3163.C[5]
.sym 37934 $auto$alumacc.cc:474:replace_alu$3163.C[7]
.sym 37936 cnt[6]
.sym 37938 $auto$alumacc.cc:474:replace_alu$3163.C[6]
.sym 37940 $auto$alumacc.cc:474:replace_alu$3163.C[8]
.sym 37943 cnt[7]
.sym 37944 $auto$alumacc.cc:474:replace_alu$3163.C[7]
.sym 37946 CLK36_$glb_clk
.sym 37960 $abc$29714$new_n3245_
.sym 37961 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 37963 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 37970 addr[12]
.sym 37971 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23253
.sym 37984 $auto$alumacc.cc:474:replace_alu$3163.C[8]
.sym 37989 cnt[8]
.sym 37992 cnt[11]
.sym 37995 cnt[14]
.sym 38002 cnt[13]
.sym 38006 cnt[9]
.sym 38009 cnt[12]
.sym 38012 cnt[15]
.sym 38015 cnt[10]
.sym 38021 $auto$alumacc.cc:474:replace_alu$3163.C[9]
.sym 38024 cnt[8]
.sym 38025 $auto$alumacc.cc:474:replace_alu$3163.C[8]
.sym 38027 $auto$alumacc.cc:474:replace_alu$3163.C[10]
.sym 38030 cnt[9]
.sym 38031 $auto$alumacc.cc:474:replace_alu$3163.C[9]
.sym 38033 $auto$alumacc.cc:474:replace_alu$3163.C[11]
.sym 38035 cnt[10]
.sym 38037 $auto$alumacc.cc:474:replace_alu$3163.C[10]
.sym 38039 $auto$alumacc.cc:474:replace_alu$3163.C[12]
.sym 38042 cnt[11]
.sym 38043 $auto$alumacc.cc:474:replace_alu$3163.C[11]
.sym 38045 $auto$alumacc.cc:474:replace_alu$3163.C[13]
.sym 38048 cnt[12]
.sym 38049 $auto$alumacc.cc:474:replace_alu$3163.C[12]
.sym 38051 $auto$alumacc.cc:474:replace_alu$3163.C[14]
.sym 38053 cnt[13]
.sym 38055 $auto$alumacc.cc:474:replace_alu$3163.C[13]
.sym 38057 $auto$alumacc.cc:474:replace_alu$3163.C[15]
.sym 38060 cnt[14]
.sym 38061 $auto$alumacc.cc:474:replace_alu$3163.C[14]
.sym 38063 $auto$alumacc.cc:474:replace_alu$3163.C[16]
.sym 38066 cnt[15]
.sym 38067 $auto$alumacc.cc:474:replace_alu$3163.C[15]
.sym 38069 CLK36_$glb_clk
.sym 38087 cnt[9]
.sym 38107 $auto$alumacc.cc:474:replace_alu$3163.C[16]
.sym 38114 cnt[18]
.sym 38118 L3
.sym 38123 cnt[19]
.sym 38124 cnt[20]
.sym 38129 cnt[17]
.sym 38133 cnt[21]
.sym 38136 cnt[16]
.sym 38144 $auto$alumacc.cc:474:replace_alu$3163.C[17]
.sym 38146 cnt[16]
.sym 38148 $auto$alumacc.cc:474:replace_alu$3163.C[16]
.sym 38150 $auto$alumacc.cc:474:replace_alu$3163.C[18]
.sym 38153 cnt[17]
.sym 38154 $auto$alumacc.cc:474:replace_alu$3163.C[17]
.sym 38156 $auto$alumacc.cc:474:replace_alu$3163.C[19]
.sym 38159 cnt[18]
.sym 38160 $auto$alumacc.cc:474:replace_alu$3163.C[18]
.sym 38162 $auto$alumacc.cc:474:replace_alu$3163.C[20]
.sym 38164 cnt[19]
.sym 38166 $auto$alumacc.cc:474:replace_alu$3163.C[19]
.sym 38168 $auto$alumacc.cc:474:replace_alu$3163.C[21]
.sym 38170 cnt[20]
.sym 38172 $auto$alumacc.cc:474:replace_alu$3163.C[20]
.sym 38174 $auto$alumacc.cc:474:replace_alu$3163.C[22]
.sym 38177 cnt[21]
.sym 38178 $auto$alumacc.cc:474:replace_alu$3163.C[21]
.sym 38181 L3
.sym 38184 $auto$alumacc.cc:474:replace_alu$3163.C[22]
.sym 38192 CLK36_$glb_clk
.sym 38196 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[5]
.sym 38199 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[9]
.sym 38200 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[1]
.sym 38218 cordicCORE.y_o[2]
.sym 38220 L1
.sym 38221 cordicCORE.y[8]
.sym 38228 cordicCORE.y_o[6]
.sym 38317 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[15]
.sym 38318 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[10]
.sym 38319 $abc$29714$new_n4033_
.sym 38320 $abc$29714$new_n4075_
.sym 38321 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[14]
.sym 38322 $abc$29714$new_n4040_
.sym 38323 cordicCORE.U.y_i_s_pipe[0]
.sym 38324 $abc$29714$new_n4074_
.sym 38330 SET
.sym 38336 cordicCORE.y[3]
.sym 38340 cordicCORE.y[7]
.sym 38341 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38342 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38346 cordicCORE.y_o[8]
.sym 38347 $PACKER_VCC_NET
.sym 38348 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38350 $abc$29714$new_n4085_
.sym 38352 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 38358 cordicCORE.y[6]
.sym 38359 cordicCORE.y[2]
.sym 38360 $abc$29714$new_n3030_
.sym 38361 cordicCORE.y[7]
.sym 38362 cordicCORE.y[4]
.sym 38363 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38364 cordicCORE.y[5]
.sym 38365 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 38366 $abc$29714$new_n3029_
.sym 38367 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 38368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 38369 $abc$29714$new_n3028_
.sym 38370 cordicCORE.y[1]
.sym 38371 cordicCORE.y[8]
.sym 38372 cordicCORE.y[9]
.sym 38373 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 38374 cordicCORE.y[3]
.sym 38375 $abc$29714$new_n3031_
.sym 38376 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 38377 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38381 cordicCORE.y[8]
.sym 38382 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38384 cordicCORE.y[6]
.sym 38385 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38387 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 38388 cordicCORE.y[3]
.sym 38389 cordicCORE.y[7]
.sym 38391 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 38392 cordicCORE.y[2]
.sym 38393 cordicCORE.y[4]
.sym 38394 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38397 cordicCORE.y[7]
.sym 38398 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38399 cordicCORE.y[9]
.sym 38400 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 38403 cordicCORE.y[3]
.sym 38404 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 38405 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 38406 cordicCORE.y[6]
.sym 38409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38410 cordicCORE.y[5]
.sym 38411 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38412 cordicCORE.y[8]
.sym 38415 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38416 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38417 cordicCORE.y[6]
.sym 38418 cordicCORE.y[3]
.sym 38421 cordicCORE.y[8]
.sym 38422 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 38423 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38424 cordicCORE.y[7]
.sym 38427 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 38428 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 38430 cordicCORE.y[1]
.sym 38433 $abc$29714$new_n3031_
.sym 38434 $abc$29714$new_n3028_
.sym 38435 $abc$29714$new_n3029_
.sym 38436 $abc$29714$new_n3030_
.sym 38437 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 38438 CLK36_$glb_clk
.sym 38440 cordicCORE.z[0]
.sym 38441 cordicCORE.z[3]
.sym 38442 Ang[3]
.sym 38443 Ang[0]
.sym 38444 Ang[5]
.sym 38445 Ang[1]
.sym 38446 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[0]
.sym 38447 cordicCORE.z[5]
.sym 38453 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 38456 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 38458 cordicCORE.y[1]
.sym 38459 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38461 cinit
.sym 38463 cordicCORE.y[2]
.sym 38472 cordicCORE.z[9]
.sym 38475 cordicCORE.y[7]
.sym 38481 cordicCORE.y_o[11]
.sym 38482 cordicCORE.y_o[16]
.sym 38484 cordicCORE.y_o[14]
.sym 38485 $abc$29714$new_n4063_
.sym 38488 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 38489 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38490 $abc$29714$new_n4048_
.sym 38493 cordicCORE.y_o[13]
.sym 38494 cordicCORE.y_o[12]
.sym 38496 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 38497 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 38501 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38502 cordicCORE.y_o[15]
.sym 38503 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 38505 cordicCORE.z[0]
.sym 38507 $PACKER_VCC_NET
.sym 38508 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38511 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38512 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 38516 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 38520 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 38521 cordicCORE.y_o[11]
.sym 38522 cordicCORE.y_o[16]
.sym 38523 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 38526 $abc$29714$new_n4063_
.sym 38527 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38528 $abc$29714$new_n4048_
.sym 38529 cordicCORE.y_o[14]
.sym 38532 $PACKER_VCC_NET
.sym 38534 cordicCORE.z[0]
.sym 38535 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 38538 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38539 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38540 cordicCORE.y_o[12]
.sym 38541 cordicCORE.y_o[15]
.sym 38547 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 38550 cordicCORE.y_o[12]
.sym 38551 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38552 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 38553 cordicCORE.y_o[13]
.sym 38559 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 38564 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[1]
.sym 38565 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[2]
.sym 38566 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[3]
.sym 38567 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[4]
.sym 38568 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[5]
.sym 38569 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[6]
.sym 38570 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[7]
.sym 38575 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 38576 cordicCORE.y[12]
.sym 38577 cordicCORE.y[15]
.sym 38578 Ang[0]
.sym 38580 cordicCORE.y[16]
.sym 38581 cordicCORE.y[14]
.sym 38583 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 38584 cordicCORE.y[8]
.sym 38585 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 38586 cordicCORE.y[13]
.sym 38590 cinit
.sym 38594 $PACKER_VCC_NET
.sym 38595 cordicCORE.y[0]
.sym 38596 cinit
.sym 38605 cordicCORE.z[3]
.sym 38606 cordicCORE.z[7]
.sym 38608 cordicCORE.z[2]
.sym 38610 cordicCORE.z[4]
.sym 38611 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 38612 cordicCORE.z[0]
.sym 38613 cordicCORE.z[1]
.sym 38614 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 38617 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 38618 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 38619 cordicCORE.z[5]
.sym 38626 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 38628 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 38630 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 38631 cordicCORE.z[6]
.sym 38632 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 38636 $auto$alumacc.cc:474:replace_alu$3295.C[1]
.sym 38638 cordicCORE.z[0]
.sym 38639 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 38642 $auto$alumacc.cc:474:replace_alu$3295.C[2]
.sym 38644 cordicCORE.z[1]
.sym 38645 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 38646 $auto$alumacc.cc:474:replace_alu$3295.C[1]
.sym 38648 $auto$alumacc.cc:474:replace_alu$3295.C[3]
.sym 38650 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 38651 cordicCORE.z[2]
.sym 38652 $auto$alumacc.cc:474:replace_alu$3295.C[2]
.sym 38654 $auto$alumacc.cc:474:replace_alu$3295.C[4]
.sym 38656 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 38657 cordicCORE.z[3]
.sym 38658 $auto$alumacc.cc:474:replace_alu$3295.C[3]
.sym 38660 $auto$alumacc.cc:474:replace_alu$3295.C[5]
.sym 38662 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 38663 cordicCORE.z[4]
.sym 38664 $auto$alumacc.cc:474:replace_alu$3295.C[4]
.sym 38666 $auto$alumacc.cc:474:replace_alu$3295.C[6]
.sym 38668 cordicCORE.z[5]
.sym 38669 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 38670 $auto$alumacc.cc:474:replace_alu$3295.C[5]
.sym 38672 $auto$alumacc.cc:474:replace_alu$3295.C[7]
.sym 38674 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 38675 cordicCORE.z[6]
.sym 38676 $auto$alumacc.cc:474:replace_alu$3295.C[6]
.sym 38678 $auto$alumacc.cc:474:replace_alu$3295.C[8]
.sym 38680 cordicCORE.z[7]
.sym 38681 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 38682 $auto$alumacc.cc:474:replace_alu$3295.C[7]
.sym 38686 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[8]
.sym 38687 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[9]
.sym 38688 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[10]
.sym 38689 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[11]
.sym 38690 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[12]
.sym 38691 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[13]
.sym 38692 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[14]
.sym 38693 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[15]
.sym 38699 cordicCORE.y_o[14]
.sym 38700 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 38701 cordicCORE.y_o[16]
.sym 38702 Ang[7]
.sym 38703 cinit
.sym 38704 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[2]
.sym 38705 cordicCORE.y_o[11]
.sym 38707 cordicCORE.y_o[12]
.sym 38708 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[4]
.sym 38711 Ang[10]
.sym 38712 L1
.sym 38716 cordicCORE.z[10]
.sym 38717 cordicCORE.z[15]
.sym 38721 cordicCORE.z[12]
.sym 38722 $auto$alumacc.cc:474:replace_alu$3295.C[8]
.sym 38727 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 38728 cordicCORE.z[12]
.sym 38729 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[14]
.sym 38730 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 38731 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 38736 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 38737 cordicCORE.z[11]
.sym 38739 cordicCORE.z[13]
.sym 38740 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 38741 cordicCORE.z[15]
.sym 38742 $PACKER_VCC_NET
.sym 38744 cordicCORE.z[9]
.sym 38749 cordicCORE.z[10]
.sym 38755 cordicCORE.z[14]
.sym 38757 cordicCORE.z[8]
.sym 38758 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 38759 $auto$alumacc.cc:474:replace_alu$3295.C[9]
.sym 38761 cordicCORE.z[8]
.sym 38762 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 38763 $auto$alumacc.cc:474:replace_alu$3295.C[8]
.sym 38765 $auto$alumacc.cc:474:replace_alu$3295.C[10]
.sym 38767 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 38768 cordicCORE.z[9]
.sym 38769 $auto$alumacc.cc:474:replace_alu$3295.C[9]
.sym 38771 $auto$alumacc.cc:474:replace_alu$3295.C[11]
.sym 38773 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 38774 cordicCORE.z[10]
.sym 38775 $auto$alumacc.cc:474:replace_alu$3295.C[10]
.sym 38777 $auto$alumacc.cc:474:replace_alu$3295.C[12]
.sym 38779 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 38780 cordicCORE.z[11]
.sym 38781 $auto$alumacc.cc:474:replace_alu$3295.C[11]
.sym 38783 $auto$alumacc.cc:474:replace_alu$3295.C[13]
.sym 38785 cordicCORE.z[12]
.sym 38786 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 38787 $auto$alumacc.cc:474:replace_alu$3295.C[12]
.sym 38789 $auto$alumacc.cc:474:replace_alu$3295.C[14]
.sym 38791 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 38792 cordicCORE.z[13]
.sym 38793 $auto$alumacc.cc:474:replace_alu$3295.C[13]
.sym 38795 $auto$alumacc.cc:474:replace_alu$3295.C[15]
.sym 38797 cordicCORE.z[14]
.sym 38798 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[14]
.sym 38799 $auto$alumacc.cc:474:replace_alu$3295.C[14]
.sym 38801 $auto$alumacc.cc:474:replace_alu$3295.C[16]
.sym 38803 $PACKER_VCC_NET
.sym 38804 cordicCORE.z[15]
.sym 38805 $auto$alumacc.cc:474:replace_alu$3295.C[15]
.sym 38809 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[16]
.sym 38810 Ang[16]
.sym 38811 Ang[15]
.sym 38812 Ang[8]
.sym 38813 cordicCORE.z[14]
.sym 38814 Ang[12]
.sym 38815 cordicCORE.z[8]
.sym 38816 Ang[14]
.sym 38821 cordicCORE.U.x_i_s_pipe[2]
.sym 38823 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[13]
.sym 38825 cordicCORE.z[7]
.sym 38827 cordicCORE.y[11]
.sym 38828 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 38829 cinit
.sym 38836 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 38844 Ang[16]
.sym 38845 $auto$alumacc.cc:474:replace_alu$3295.C[16]
.sym 38852 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[10]
.sym 38853 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[11]
.sym 38854 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 38855 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 38857 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 38860 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[10]
.sym 38861 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[11]
.sym 38864 $PACKER_VCC_NET
.sym 38865 cinit
.sym 38866 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 38869 Ang[11]
.sym 38870 cordicCORE.z[16]
.sym 38874 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38880 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38884 $PACKER_VCC_NET
.sym 38885 cordicCORE.z[16]
.sym 38886 $auto$alumacc.cc:474:replace_alu$3295.C[16]
.sym 38891 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 38897 cinit
.sym 38898 Ang[11]
.sym 38901 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[11]
.sym 38902 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[11]
.sym 38903 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 38904 cinit
.sym 38907 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 38908 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 38910 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 38916 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 38919 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[10]
.sym 38920 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 38921 cinit
.sym 38922 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[10]
.sym 38926 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 38930 CLK36_$glb_clk
.sym 38931 rst_$glb_sr
.sym 38932 cordicCORE.U.x_i_s_pipe[15]
.sym 38933 $abc$29714$new_n2966_
.sym 38934 $abc$29714$new_n2950_
.sym 38935 cordicCORE.z[15]
.sym 38936 cordicCORE.z[16]
.sym 38937 cordicCORE.z[12]
.sym 38938 $abc$29714$new_n2921_
.sym 38939 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 38946 cordicCORE.U.x_i_s_pipe[0]
.sym 38947 Ang[8]
.sym 38948 cordicCORE.U.x_i_s_pipe[3]
.sym 38949 Ang[14]
.sym 38952 cordicCORE.U.x_i_s_pipe[7]
.sym 38956 X[16]
.sym 38959 cordicCORE.x[8]
.sym 38963 X[16]
.sym 38967 cordicCORE.x[15]
.sym 38975 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12073_Y_new_inv_
.sym 38979 Ang[10]
.sym 38980 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[14]_new_
.sym 38985 cinit
.sym 38987 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20504[3]_new_inv_
.sym 38989 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 38991 cordicCORE.x[15]
.sym 38994 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 38995 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 38997 cordicCORE.x[14]
.sym 38999 $abc$29714$new_n3007_
.sym 39000 cordicCORE.x[16]
.sym 39001 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 39002 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39003 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39004 cordicCORE.x[13]
.sym 39006 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12073_Y_new_inv_
.sym 39007 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39009 cordicCORE.x[14]
.sym 39013 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39014 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 39015 cordicCORE.x[13]
.sym 39018 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 39019 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[14]_new_
.sym 39020 cordicCORE.x[16]
.sym 39021 $abc$29714$new_n3007_
.sym 39026 cinit
.sym 39027 Ang[10]
.sym 39030 cordicCORE.x[16]
.sym 39031 $abc$29714$new_n3007_
.sym 39033 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20504[3]_new_inv_
.sym 39042 cordicCORE.x[15]
.sym 39043 cordicCORE.x[14]
.sym 39044 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 39045 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39049 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39051 cordicCORE.x[15]
.sym 39052 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 39053 CLK36_$glb_clk
.sym 39055 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[16]_new_
.sym 39056 cordicCORE.x[7]
.sym 39057 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[4]_new_
.sym 39058 Mag[7]
.sym 39059 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 39060 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[15]_new_
.sym 39061 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 39062 $abc$29714$new_n2970_
.sym 39067 cordicCORE.U.x_i_s_pipe[14]
.sym 39071 cordicCORE.U.x_i_s_pipe[13]
.sym 39074 cordicCORE.U.x_i_s_pipe[15]
.sym 39075 UI_inst.diplay_number.pos[4]
.sym 39076 $abc$29714$new_n2966_
.sym 39078 $abc$29714$new_n2950_
.sym 39079 cordicCORE.x[12]
.sym 39081 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 39082 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[11]_new_
.sym 39083 cinit
.sym 39084 X[23]
.sym 39085 cordicCORE.x[8]
.sym 39086 cordicCORE.x[16]
.sym 39087 UI_inst.ismagphase
.sym 39088 cinit
.sym 39089 X[30]
.sym 39097 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[4]_new_
.sym 39101 cinit
.sym 39105 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[1]
.sym 39108 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[4]
.sym 39109 Mag[1]
.sym 39110 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[6]
.sym 39111 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[7]
.sym 39112 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[4]
.sym 39116 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[1]_new_
.sym 39117 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39118 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[7]
.sym 39119 Mag[4]
.sym 39122 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[1]
.sym 39123 X[16]
.sym 39124 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[6]
.sym 39125 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39127 X[19]
.sym 39129 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39130 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[6]
.sym 39132 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[6]
.sym 39135 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39137 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[4]
.sym 39138 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[4]
.sym 39141 X[19]
.sym 39142 cinit
.sym 39144 Mag[4]
.sym 39148 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[7]
.sym 39149 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39150 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[7]
.sym 39153 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[1]
.sym 39154 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39156 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[1]
.sym 39160 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[1]_new_
.sym 39161 cinit
.sym 39162 X[16]
.sym 39165 X[16]
.sym 39166 cinit
.sym 39167 Mag[1]
.sym 39171 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[4]_new_
.sym 39173 cinit
.sym 39174 X[19]
.sym 39176 CLK36_$glb_clk
.sym 39177 rst_$glb_sr
.sym 39178 Mag[8]
.sym 39179 cordicCORE.x[8]
.sym 39180 Mag[11]
.sym 39181 Mag[10]
.sym 39182 Mag[15]
.sym 39183 cordicCORE.x[15]
.sym 39184 cordicCORE.x[12]
.sym 39185 Mag[12]
.sym 39191 cordicCORE.U.x_i_s_pipe[12]
.sym 39192 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 39193 cordicCORE.U.x_i_s_pipe[10]
.sym 39195 $abc$29714$new_n2970_
.sym 39196 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 39198 cinit
.sym 39204 L1
.sym 39207 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39209 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 39212 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39213 X[19]
.sym 39219 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[6]_new_
.sym 39220 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39221 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[10]
.sym 39223 X[31]
.sym 39224 X[21]
.sym 39226 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[15]
.sym 39227 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[8]
.sym 39228 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39229 cinit
.sym 39230 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[11]
.sym 39231 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[12]
.sym 39234 Mag[6]
.sym 39235 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[8]
.sym 39238 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[16]_new_
.sym 39241 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[15]
.sym 39243 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[12]
.sym 39247 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[10]
.sym 39249 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[11]
.sym 39252 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[8]
.sym 39253 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39255 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[8]
.sym 39258 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[12]
.sym 39260 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[12]
.sym 39261 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39264 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39265 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[11]
.sym 39266 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[11]
.sym 39270 X[21]
.sym 39271 Mag[6]
.sym 39272 cinit
.sym 39276 X[31]
.sym 39277 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[16]_new_
.sym 39279 cinit
.sym 39283 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[10]
.sym 39284 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[10]
.sym 39285 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39288 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 39290 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[15]
.sym 39291 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[15]
.sym 39294 cinit
.sym 39295 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[6]_new_
.sym 39296 X[21]
.sym 39299 CLK36_$glb_clk
.sym 39300 rst_$glb_sr
.sym 39301 cordicCORE.x[11]
.sym 39302 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[11]_new_
.sym 39304 cordicCORE.x[16]
.sym 39306 $abc$29714$new_n3193_
.sym 39307 cordicCORE.U.x_i_s_pipe[8]
.sym 39308 $abc$29714$new_n3194_
.sym 39314 cordicCORE.x[12]
.sym 39315 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 39317 cordicCORE.x[13]
.sym 39318 Mag[12]
.sym 39319 cordicCORE.x[10]
.sym 39320 X[21]
.sym 39322 cordicCORE.x[8]
.sym 39329 X[1]
.sym 39332 L1
.sym 39333 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 39336 $PACKER_VCC_NET
.sym 39342 $abc$29714$new_n3204_
.sym 39344 cordicCORE.x[14]
.sym 39345 $abc$29714$new_n3201_
.sym 39346 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 39347 $abc$29714$new_n3197_
.sym 39348 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[8]_new_
.sym 39349 cordicCORE.x[9]
.sym 39350 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39351 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12054_Y[9]_new_
.sym 39353 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 39355 cordicCORE.x[15]
.sym 39356 cordicCORE.x[12]
.sym 39357 cordicCORE.x[9]
.sym 39358 cordicCORE.x[11]
.sym 39359 cordicCORE.x[10]
.sym 39361 cordicCORE.x[16]
.sym 39362 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 39364 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 39366 cordicCORE.x[11]
.sym 39368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[3]_new_inv_
.sym 39369 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39371 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 39372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 39375 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 39376 cordicCORE.x[9]
.sym 39377 $abc$29714$new_n3204_
.sym 39378 $abc$29714$new_n3201_
.sym 39382 cordicCORE.x[14]
.sym 39384 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 39387 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 39388 cordicCORE.x[10]
.sym 39389 cordicCORE.x[11]
.sym 39390 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39393 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[3]_new_inv_
.sym 39394 cordicCORE.x[15]
.sym 39395 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 39396 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12054_Y[9]_new_
.sym 39399 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[8]_new_
.sym 39400 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 39401 cordicCORE.x[9]
.sym 39402 $abc$29714$new_n3197_
.sym 39405 cordicCORE.x[11]
.sym 39406 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 39407 cordicCORE.x[16]
.sym 39408 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 39413 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 39414 cordicCORE.x[12]
.sym 39419 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 39420 cordicCORE.x[14]
.sym 39421 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 39422 CLK36_$glb_clk
.sym 39436 $abc$29714$new_n3204_
.sym 39439 cordicCORE.x[16]
.sym 39442 X[31]
.sym 39445 UI_inst.ismagphase
.sym 39448 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 39451 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 39459 X[16]
.sym 39467 Filter1.OUTpipe[2]
.sym 39469 Filter1.OUTpipe[4]
.sym 39474 Filter1.OUTpipe[1]
.sym 39475 Filter1.OUTpipe[0]
.sym 39476 Filter1.OUTpipe[3]
.sym 39477 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39478 Filter1.OUTpipe[5]
.sym 39479 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 39481 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 39488 Filter1.outdat[10]
.sym 39495 Filter1.I0[0]
.sym 39496 $PACKER_VCC_NET
.sym 39498 Filter1.OUTpipe[1]
.sym 39499 Filter1.OUTpipe[0]
.sym 39501 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39504 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 39510 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 39511 Filter1.I0[0]
.sym 39512 $PACKER_VCC_NET
.sym 39517 Filter1.OUTpipe[5]
.sym 39518 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39519 Filter1.OUTpipe[4]
.sym 39522 Filter1.OUTpipe[3]
.sym 39524 Filter1.OUTpipe[4]
.sym 39525 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39529 Filter1.OUTpipe[3]
.sym 39530 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39531 Filter1.OUTpipe[2]
.sym 39535 Filter1.outdat[10]
.sym 39541 Filter1.OUTpipe[2]
.sym 39542 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39543 Filter1.OUTpipe[1]
.sym 39545 CLK36_$glb_clk
.sym 39547 $abc$29714$new_n3664_
.sym 39548 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 39549 $abc$29714$new_n3590_
.sym 39550 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][0]_new_
.sym 39551 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 39552 $abc$29714$new_n3640_
.sym 39553 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 39554 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 39572 Filter1.outdat[23]
.sym 39576 X[23]
.sym 39580 X[30]
.sym 39589 Filter1.OUTpipe[9]
.sym 39591 Filter1.OUTpipe[11]
.sym 39594 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 39596 Filter1.OUTpipe[8]
.sym 39597 Filter1.OUTpipe[9]
.sym 39598 Filter1.OUTpipe[10]
.sym 39600 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 39603 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][1]_new_
.sym 39609 Filter1.OUTpipe[5]
.sym 39610 Filter1.OUTpipe[6]
.sym 39611 Filter1.OUTpipe[7]
.sym 39617 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39618 TC[1]
.sym 39619 TC[2]
.sym 39621 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39622 Filter1.OUTpipe[8]
.sym 39623 Filter1.OUTpipe[9]
.sym 39627 Filter1.OUTpipe[7]
.sym 39628 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39630 Filter1.OUTpipe[6]
.sym 39634 Filter1.OUTpipe[9]
.sym 39635 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39636 Filter1.OUTpipe[10]
.sym 39639 Filter1.OUTpipe[10]
.sym 39640 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39641 Filter1.OUTpipe[11]
.sym 39645 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 39646 TC[1]
.sym 39647 TC[2]
.sym 39648 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 39651 TC[1]
.sym 39652 TC[2]
.sym 39653 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 39654 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][1]_new_
.sym 39657 Filter1.OUTpipe[6]
.sym 39658 Filter1.OUTpipe[5]
.sym 39659 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39663 Filter1.OUTpipe[8]
.sym 39664 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39665 Filter1.OUTpipe[7]
.sym 39670 $abc$29714$new_n3663_
.sym 39671 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 39672 $abc$29714$new_n3679_
.sym 39673 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 39674 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 39675 $abc$29714$new_n3613_
.sym 39676 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 39677 X[4]
.sym 39688 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 39693 $abc$29714$new_n3590_
.sym 39703 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39705 X[19]
.sym 39711 Filter1.OUTpipe[16]
.sym 39714 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39717 Filter1.outdat[24]
.sym 39720 Filter1.OUTpipe[17]
.sym 39721 Filter1.OUTpipe[18]
.sym 39722 Filter1.OUTpipe[19]
.sym 39723 Filter1.outdat[17]
.sym 39725 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 39726 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 39727 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39732 Filter1.outdat[23]
.sym 39734 Filter1.outdat[26]
.sym 39738 TC[1]
.sym 39739 Filter1.OUTpipe[12]
.sym 39740 Filter1.OUTpipe[13]
.sym 39744 TC[1]
.sym 39745 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 39746 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 39750 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39751 Filter1.OUTpipe[16]
.sym 39753 Filter1.OUTpipe[17]
.sym 39759 Filter1.outdat[23]
.sym 39762 Filter1.OUTpipe[12]
.sym 39763 Filter1.OUTpipe[13]
.sym 39765 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39769 Filter1.outdat[17]
.sym 39776 Filter1.outdat[26]
.sym 39782 Filter1.outdat[24]
.sym 39786 Filter1.OUTpipe[18]
.sym 39787 Filter1.OUTpipe[19]
.sym 39789 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39793 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 39794 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 39795 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 39796 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 39797 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 39798 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 39799 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 39800 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 39806 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 39807 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 39813 Filter1.outdat[24]
.sym 39814 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 39820 X[1]
.sym 39823 $abc$29714$new_n3613_
.sym 39825 Filter1.OUTpipe[14]
.sym 39838 Filter1.OUTpipe[28]
.sym 39839 Filter1.OUTpipe[29]
.sym 39842 Filter1.OUTpipe[24]
.sym 39843 Filter1.OUTpipe[25]
.sym 39844 Filter1.OUTpipe[26]
.sym 39845 Filter1.OUTpipe[27]
.sym 39847 Filter1.OUTpipe[14]
.sym 39849 Filter1.OUTpipe[15]
.sym 39854 Filter1.OUTpipe[20]
.sym 39861 Filter1.OUTpipe[19]
.sym 39862 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39863 Filter1.OUTpipe[21]
.sym 39864 Filter1.OUTpipe[22]
.sym 39865 Filter1.OUTpipe[23]
.sym 39867 Filter1.OUTpipe[21]
.sym 39868 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39869 Filter1.OUTpipe[20]
.sym 39873 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39874 Filter1.OUTpipe[28]
.sym 39875 Filter1.OUTpipe[29]
.sym 39880 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39881 Filter1.OUTpipe[25]
.sym 39882 Filter1.OUTpipe[24]
.sym 39886 Filter1.OUTpipe[19]
.sym 39887 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39888 Filter1.OUTpipe[20]
.sym 39891 Filter1.OUTpipe[27]
.sym 39892 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39894 Filter1.OUTpipe[26]
.sym 39897 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39899 Filter1.OUTpipe[22]
.sym 39900 Filter1.OUTpipe[23]
.sym 39903 Filter1.OUTpipe[28]
.sym 39904 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39905 Filter1.OUTpipe[27]
.sym 39909 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39910 Filter1.OUTpipe[14]
.sym 39912 Filter1.OUTpipe[15]
.sym 39916 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 39917 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 39918 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 39919 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 39920 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39921 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 39922 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 39923 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 39930 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 39935 Filter1.OUTpipe[30]
.sym 39943 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 39944 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 39945 Filter1.OUTpipe[22]
.sym 39948 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 39951 TC[1]
.sym 39958 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 39959 Filter1.OUTpipe[34]
.sym 39961 TC[1]
.sym 39964 Filter1.OUTpipe[23]
.sym 39965 Filter1.OUTpipe[32]
.sym 39966 Filter1.OUTpipe[33]
.sym 39967 Filter1.OUTpipe[11]
.sym 39969 Filter1.OUTpipe[12]
.sym 39973 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 39974 Filter1.OUTpipe[25]
.sym 39977 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39980 Filter1.OUTpipe[31]
.sym 39981 Filter1.OUTpipe[24]
.sym 39983 Filter1.OUTpipe[26]
.sym 39985 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39990 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39991 Filter1.OUTpipe[23]
.sym 39993 Filter1.OUTpipe[24]
.sym 39996 Filter1.OUTpipe[25]
.sym 39997 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 39998 Filter1.OUTpipe[26]
.sym 40003 Filter1.OUTpipe[11]
.sym 40004 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40005 Filter1.OUTpipe[12]
.sym 40008 Filter1.OUTpipe[32]
.sym 40010 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40011 Filter1.OUTpipe[33]
.sym 40014 Filter1.OUTpipe[34]
.sym 40015 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40016 Filter1.OUTpipe[33]
.sym 40021 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 40022 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 40023 TC[1]
.sym 40032 Filter1.OUTpipe[31]
.sym 40034 Filter1.OUTpipe[32]
.sym 40035 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40039 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 40040 X[1]
.sym 40041 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 40042 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 40043 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 40044 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 40045 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 40046 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 40059 TC[1]
.sym 40062 X[24]
.sym 40063 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 40067 TC[2]
.sym 40068 X[23]
.sym 40069 TC[3]
.sym 40073 TC[3]
.sym 40080 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 40082 Filter1.OUTpipe[13]
.sym 40084 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 40086 Filter1.OUTpipe[17]
.sym 40087 Filter1.OUTpipe[15]
.sym 40088 Filter1.OUTpipe[18]
.sym 40089 Filter1.OUTpipe[16]
.sym 40090 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 40092 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40094 Filter1.OUTpipe[21]
.sym 40097 Filter1.OUTpipe[14]
.sym 40101 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 40104 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 40105 Filter1.OUTpipe[22]
.sym 40109 Filter1.OUTpipe[37]
.sym 40110 Filter1.OUTpipe[38]
.sym 40111 TC[1]
.sym 40113 TC[1]
.sym 40115 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 40116 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 40119 Filter1.OUTpipe[14]
.sym 40121 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40122 Filter1.OUTpipe[13]
.sym 40125 Filter1.OUTpipe[37]
.sym 40126 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40128 Filter1.OUTpipe[38]
.sym 40132 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 40133 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 40134 TC[1]
.sym 40138 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40139 Filter1.OUTpipe[16]
.sym 40140 Filter1.OUTpipe[15]
.sym 40143 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40144 Filter1.OUTpipe[22]
.sym 40145 Filter1.OUTpipe[21]
.sym 40150 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 40151 Filter1.OUTpipe[17]
.sym 40152 Filter1.OUTpipe[18]
.sym 40156 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 40157 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 40158 TC[1]
.sym 40162 $abc$29714$new_n3698_
.sym 40163 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 40164 $abc$29714$new_n3671_
.sym 40165 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 40166 $abc$29714$new_n3726_
.sym 40167 $abc$29714$new_n3672_
.sym 40168 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 40169 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 40174 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 40183 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 40189 X[19]
.sym 40195 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 40197 TC[2]
.sym 40204 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 40207 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 40209 $abc$29714$new_n3655_
.sym 40212 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 40213 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 40214 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 40215 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 40216 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 40217 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 40218 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 40221 TC[1]
.sym 40227 TC[2]
.sym 40228 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 40232 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 40233 TC[3]
.sym 40236 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 40238 TC[1]
.sym 40239 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 40242 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 40243 TC[1]
.sym 40245 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 40248 TC[1]
.sym 40249 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 40251 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 40254 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 40255 TC[1]
.sym 40256 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 40260 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 40261 TC[3]
.sym 40262 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 40263 TC[2]
.sym 40266 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 40267 TC[1]
.sym 40269 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 40272 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 40273 TC[3]
.sym 40274 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 40275 TC[2]
.sym 40278 TC[3]
.sym 40279 $abc$29714$new_n3655_
.sym 40280 TC[2]
.sym 40281 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 40285 X[7]
.sym 40286 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 40287 X[23]
.sym 40288 X[3]
.sym 40289 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 40290 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 40291 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 40292 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][15]_new_inv_
.sym 40308 X[21]
.sym 40313 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 40317 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 40327 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 40329 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40333 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 40334 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 40335 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 40337 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40339 TC[2]
.sym 40341 TC[3]
.sym 40345 TC[3]
.sym 40357 TC[2]
.sym 40359 TC[2]
.sym 40360 TC[3]
.sym 40361 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40362 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 40366 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 40367 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 40368 TC[2]
.sym 40377 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40378 TC[3]
.sym 40379 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 40380 TC[2]
.sym 40383 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40384 TC[3]
.sym 40385 TC[2]
.sym 40386 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 40389 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 40390 TC[2]
.sym 40391 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 40401 TC[3]
.sym 40402 TC[2]
.sym 40403 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 40404 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 40408 $abc$29714$new_n3762_
.sym 40409 X[19]
.sym 40411 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 40412 X[11]
.sym 40413 X[27]
.sym 40414 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][11]_new_inv_
.sym 40415 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 40424 $PACKER_GND_NET
.sym 40426 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 40431 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 40438 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 40794 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 40914 $abc$29714$new_n2365_
.sym 40919 $PACKER_GND_NET
.sym 41194 X_R
.sym 41207 X_R
.sym 41247 addr[3]
.sym 41250 F2SRAM.f_byte[6]
.sym 41295 addr_w[2]
.sym 41301 addr_r[2]
.sym 41306 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41313 L0
.sym 41316 F2SRAM.f_byte[6]
.sym 41319 F2SRAM.spi_data[6]
.sym 41352 F2SRAM.spi_data[6]
.sym 41357 addr_r[2]
.sym 41359 L0
.sym 41360 addr_w[2]
.sym 41363 F2SRAM.f_byte[6]
.sym 41367 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41368 CLK36_$glb_clk
.sym 41376 $abc$29714$auto$wreduce.cc:455:run$3025[2]
.sym 41377 $abc$29714$auto$wreduce.cc:455:run$3025[3]
.sym 41378 $abc$29714$auto$wreduce.cc:455:run$3025[4]
.sym 41379 $abc$29714$auto$wreduce.cc:455:run$3025[5]
.sym 41380 $abc$29714$auto$wreduce.cc:455:run$3025[6]
.sym 41381 $abc$29714$auto$wreduce.cc:455:run$3025[7]
.sym 41386 wdata[2]
.sym 41388 $abc$29714$new_n3322_
.sym 41389 $abc$29714$new_n3314_
.sym 41390 $abc$29714$new_n3310_
.sym 41394 wdata[7]
.sym 41403 addr[2]
.sym 41408 addr[3]
.sym 41419 addr[7]
.sym 41420 addr[2]
.sym 41424 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41426 addr[5]
.sym 41434 L0
.sym 41440 addr_w[0]
.sym 41453 addr_r[5]
.sym 41455 addr_r[1]
.sym 41458 addr_w[2]
.sym 41461 addr_w[7]
.sym 41463 addr_w[5]
.sym 41469 addr_w[7]
.sym 41472 addr_w[6]
.sym 41473 addr_w[1]
.sym 41474 $abc$29714$auto$wreduce.cc:455:run$3025[7]
.sym 41476 addr_r[6]
.sym 41477 $abc$29714$auto$wreduce.cc:455:run$3025[2]
.sym 41478 addr_r[7]
.sym 41479 L0
.sym 41480 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41481 $abc$29714$auto$wreduce.cc:455:run$3025[6]
.sym 41482 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41484 addr_w[7]
.sym 41485 L0
.sym 41486 addr_r[7]
.sym 41496 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41497 $abc$29714$auto$wreduce.cc:455:run$3025[7]
.sym 41498 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41499 addr_w[7]
.sym 41502 addr_w[5]
.sym 41504 L0
.sym 41505 addr_r[5]
.sym 41508 addr_r[6]
.sym 41509 L0
.sym 41511 addr_w[6]
.sym 41514 $abc$29714$auto$wreduce.cc:455:run$3025[6]
.sym 41515 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41516 addr_w[6]
.sym 41517 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41520 addr_r[1]
.sym 41522 addr_w[1]
.sym 41523 L0
.sym 41526 $abc$29714$auto$wreduce.cc:455:run$3025[2]
.sym 41527 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41528 addr_w[2]
.sym 41529 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41531 CLK36_$glb_clk
.sym 41533 $abc$29714$auto$wreduce.cc:455:run$3025[8]
.sym 41534 $abc$29714$auto$wreduce.cc:455:run$3025[9]
.sym 41535 $abc$29714$auto$wreduce.cc:455:run$3025[10]
.sym 41536 $abc$29714$auto$wreduce.cc:455:run$3025[11]
.sym 41537 $abc$29714$auto$wreduce.cc:455:run$3025[12]
.sym 41538 $abc$29714$auto$wreduce.cc:455:run$3025[13]
.sym 41539 $abc$29714$auto$wreduce.cc:455:run$3025[14]
.sym 41540 $abc$29714$auto$wreduce.cc:455:run$3025[15]
.sym 41542 $abc$29714$new_n3318_
.sym 41545 addr[7]
.sym 41546 wdata[12]
.sym 41549 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 41550 wdata[11]
.sym 41551 addr_w[5]
.sym 41553 addr[5]
.sym 41555 addr[6]
.sym 41565 L0
.sym 41577 addr_w[13]
.sym 41578 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41580 addr_w[11]
.sym 41581 addr_r[11]
.sym 41584 addr_w[10]
.sym 41585 addr_r[13]
.sym 41586 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41590 $abc$29714$auto$wreduce.cc:455:run$3025[8]
.sym 41591 addr_w[14]
.sym 41592 $abc$29714$auto$wreduce.cc:455:run$3025[10]
.sym 41593 $abc$29714$auto$wreduce.cc:455:run$3025[11]
.sym 41596 $abc$29714$auto$wreduce.cc:455:run$3025[14]
.sym 41598 addr_w[8]
.sym 41599 $abc$29714$auto$wreduce.cc:455:run$3025[9]
.sym 41600 L0
.sym 41601 addr_w[13]
.sym 41602 addr_w[9]
.sym 41603 $abc$29714$auto$wreduce.cc:455:run$3025[13]
.sym 41607 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41608 addr_w[8]
.sym 41609 $abc$29714$auto$wreduce.cc:455:run$3025[8]
.sym 41610 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41613 addr_w[14]
.sym 41614 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41615 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41616 $abc$29714$auto$wreduce.cc:455:run$3025[14]
.sym 41619 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41620 addr_w[10]
.sym 41621 $abc$29714$auto$wreduce.cc:455:run$3025[10]
.sym 41622 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41625 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41626 $abc$29714$auto$wreduce.cc:455:run$3025[13]
.sym 41627 addr_w[13]
.sym 41628 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41631 $abc$29714$auto$wreduce.cc:455:run$3025[9]
.sym 41632 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41633 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41634 addr_w[9]
.sym 41637 L0
.sym 41638 addr_w[13]
.sym 41640 addr_r[13]
.sym 41643 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41644 $abc$29714$auto$wreduce.cc:455:run$3025[11]
.sym 41645 addr_w[11]
.sym 41646 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41649 L0
.sym 41650 addr_w[11]
.sym 41651 addr_r[11]
.sym 41654 CLK36_$glb_clk
.sym 41656 addr[12]
.sym 41658 L0
.sym 41659 $abc$29714$auto$wreduce.cc:455:run$3025[0]
.sym 41660 addr_w[12]
.sym 41661 addr_w[0]
.sym 41663 addr_w[15]
.sym 41670 addr[13]
.sym 41671 wen
.sym 41672 addr_w[14]
.sym 41676 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 41678 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 41682 addr[10]
.sym 41687 addr[13]
.sym 41691 addr[11]
.sym 41698 addr_r[10]
.sym 41699 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 41701 cnt[4]
.sym 41702 cnt[5]
.sym 41707 addr_w[10]
.sym 41711 cnt[6]
.sym 41712 cnt[7]
.sym 41713 $abc$29714$new_n2740_
.sym 41715 L0
.sym 41721 cnt[8]
.sym 41722 cnt[9]
.sym 41725 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 41731 cnt[6]
.sym 41733 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 41737 cnt[4]
.sym 41738 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 41749 cnt[7]
.sym 41750 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 41754 cnt[7]
.sym 41755 cnt[6]
.sym 41756 cnt[9]
.sym 41757 cnt[8]
.sym 41760 addr_w[10]
.sym 41761 L0
.sym 41762 addr_r[10]
.sym 41766 $abc$29714$new_n2740_
.sym 41768 cnt[4]
.sym 41769 cnt[5]
.sym 41772 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 41774 cnt[5]
.sym 41776 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 41777 CLK36_$glb_clk
.sym 41785 F2SRAM.busystop
.sym 41796 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 41797 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 41798 $PACKER_VCC_NET
.sym 41799 addr_w[1]
.sym 41802 L0
.sym 41806 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41809 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 41810 addr[10]
.sym 42046 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 42050 cordicCORE.U.y_i_s_pipe[0]
.sym 42051 cordicCORE.y[5]
.sym 42057 Ang[5]
.sym 42059 cordicCORE.y[9]
.sym 42085 cordicCORE.y[9]
.sym 42088 cordicCORE.y[1]
.sym 42097 cordicCORE.y[5]
.sym 42111 cordicCORE.y[5]
.sym 42131 cordicCORE.y[9]
.sym 42135 cordicCORE.y[1]
.sym 42148 $auto$alumacc.cc:474:replace_alu$3147.C[16]
.sym 42149 $abc$29714$auto$alumacc.cc:415:extract_cmp_alu$3146[16]
.sym 42150 $abc$29714$auto$alumacc.cc:491:replace_alu$3149[16]
.sym 42151 cordicCORE.y[9]
.sym 42152 cordicCORE.y_o[4]
.sym 42153 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[16]
.sym 42154 cordicCORE.y[1]
.sym 42155 cordicCORE.y[5]
.sym 42166 cordicCORE.y[7]
.sym 42172 cordicCORE.y[14]
.sym 42174 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 42176 cordicCORE.U.y_i_s_pipe[0]
.sym 42178 cordicCORE.y[15]
.sym 42182 cordicCORE.y[10]
.sym 42189 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42192 $abc$29714$new_n4075_
.sym 42193 cordicCORE.y_o[2]
.sym 42194 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20320[0]_new_inv_
.sym 42195 cordicCORE.y_o[6]
.sym 42196 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 42198 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 42199 cinit
.sym 42200 cordicCORE.y[0]
.sym 42201 $abc$29714$new_n3017_
.sym 42205 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 42206 cordicCORE.y[15]
.sym 42207 $abc$29714$new_n4033_
.sym 42208 cordicCORE.y[10]
.sym 42209 cordicCORE.y_o[4]
.sym 42210 cordicCORE.y_o[1]
.sym 42211 cordicCORE.y[14]
.sym 42212 cordicCORE.y_o[5]
.sym 42215 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 42217 cordicCORE.y_o[8]
.sym 42220 $abc$29714$new_n4074_
.sym 42225 cordicCORE.y[15]
.sym 42228 cordicCORE.y[10]
.sym 42234 cordicCORE.y_o[4]
.sym 42235 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 42236 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 42237 cordicCORE.y_o[5]
.sym 42240 cinit
.sym 42241 $abc$29714$new_n4074_
.sym 42242 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20320[0]_new_inv_
.sym 42243 $abc$29714$new_n4033_
.sym 42246 cordicCORE.y[14]
.sym 42252 cordicCORE.y_o[8]
.sym 42253 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42254 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 42255 cordicCORE.y_o[6]
.sym 42258 cordicCORE.y[0]
.sym 42259 $abc$29714$new_n4075_
.sym 42260 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42261 $abc$29714$new_n3017_
.sym 42264 cordicCORE.y_o[1]
.sym 42265 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 42266 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 42267 cordicCORE.y_o[2]
.sym 42268 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 42269 CLK36_$glb_clk
.sym 42271 cordicCORE.z[1]
.sym 42272 cordicCORE.y[15]
.sym 42273 cordicCORE.y_o[9]
.sym 42274 cordicCORE.y[10]
.sym 42275 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42276 cordicCORE.y_o[1]
.sym 42277 cordicCORE.y[14]
.sym 42278 cordicCORE.y_o[5]
.sym 42286 cordicCORE.y[9]
.sym 42287 cinit
.sym 42288 cordicCORE.y[0]
.sym 42291 $PACKER_VCC_NET
.sym 42293 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42294 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 42296 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42298 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 42300 cordicCORE.y[14]
.sym 42303 cordicCORE.y[1]
.sym 42305 cordicCORE.y[5]
.sym 42306 cordicCORE.y[15]
.sym 42315 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[3]
.sym 42321 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[1]
.sym 42323 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[0]
.sym 42325 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[5]
.sym 42326 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[0]
.sym 42327 cordicCORE.U.tangle[0]
.sym 42329 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[1]
.sym 42331 Ang[0]
.sym 42332 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42333 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[5]
.sym 42335 cinit
.sym 42336 cordicCORE.z[0]
.sym 42338 Ang[3]
.sym 42339 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[3]
.sym 42340 Ang[5]
.sym 42341 cinit
.sym 42346 Ang[0]
.sym 42347 cinit
.sym 42351 Ang[3]
.sym 42354 cinit
.sym 42357 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42358 cinit
.sym 42359 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[3]
.sym 42360 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[3]
.sym 42363 cinit
.sym 42364 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42365 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[0]
.sym 42366 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[0]
.sym 42369 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[5]
.sym 42370 cinit
.sym 42371 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42372 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[5]
.sym 42375 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[1]
.sym 42376 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[1]
.sym 42377 cinit
.sym 42378 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42381 cordicCORE.U.tangle[0]
.sym 42384 cordicCORE.z[0]
.sym 42387 Ang[5]
.sym 42390 cinit
.sym 42392 CLK36_$glb_clk
.sym 42393 rst_$glb_sr
.sym 42394 cordicCORE.z[6]
.sym 42395 Ang[2]
.sym 42396 Ang[6]
.sym 42397 Ang[4]
.sym 42398 cordicCORE.y_o[15]
.sym 42399 Ang[7]
.sym 42400 cordicCORE.z[2]
.sym 42401 cordicCORE.z[4]
.sym 42408 Ang[1]
.sym 42410 cordicCORE.y[8]
.sym 42412 Ang[3]
.sym 42414 cordicCORE.y_o[6]
.sym 42416 cordicCORE.y_o[2]
.sym 42418 cordicCORE.y[6]
.sym 42421 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[1]
.sym 42422 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42424 cordicCORE.y[2]
.sym 42425 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 42426 cordicCORE.y[14]
.sym 42427 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 42429 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[5]
.sym 42435 cordicCORE.z[0]
.sym 42442 cordicCORE.z[5]
.sym 42443 cordicCORE.z[1]
.sym 42444 cordicCORE.z[3]
.sym 42448 cordicCORE.z[6]
.sym 42451 cordicCORE.U.tangle[2]
.sym 42453 cordicCORE.U.tangle[7]
.sym 42456 cordicCORE.z[7]
.sym 42457 cordicCORE.U.tangle[5]
.sym 42458 cordicCORE.U.tangle[0]
.sym 42459 cordicCORE.U.tangle[3]
.sym 42461 cordicCORE.U.tangle[6]
.sym 42463 cordicCORE.U.tangle[4]
.sym 42464 cordicCORE.U.tangle[1]
.sym 42465 cordicCORE.z[2]
.sym 42466 cordicCORE.z[4]
.sym 42467 $auto$alumacc.cc:474:replace_alu$3283.C[1]
.sym 42469 cordicCORE.U.tangle[0]
.sym 42470 cordicCORE.z[0]
.sym 42473 $auto$alumacc.cc:474:replace_alu$3283.C[2]
.sym 42475 cordicCORE.U.tangle[1]
.sym 42476 cordicCORE.z[1]
.sym 42477 $auto$alumacc.cc:474:replace_alu$3283.C[1]
.sym 42479 $auto$alumacc.cc:474:replace_alu$3283.C[3]
.sym 42481 cordicCORE.z[2]
.sym 42482 cordicCORE.U.tangle[2]
.sym 42483 $auto$alumacc.cc:474:replace_alu$3283.C[2]
.sym 42485 $auto$alumacc.cc:474:replace_alu$3283.C[4]
.sym 42487 cordicCORE.z[3]
.sym 42488 cordicCORE.U.tangle[3]
.sym 42489 $auto$alumacc.cc:474:replace_alu$3283.C[3]
.sym 42491 $auto$alumacc.cc:474:replace_alu$3283.C[5]
.sym 42493 cordicCORE.U.tangle[4]
.sym 42494 cordicCORE.z[4]
.sym 42495 $auto$alumacc.cc:474:replace_alu$3283.C[4]
.sym 42497 $auto$alumacc.cc:474:replace_alu$3283.C[6]
.sym 42499 cordicCORE.U.tangle[5]
.sym 42500 cordicCORE.z[5]
.sym 42501 $auto$alumacc.cc:474:replace_alu$3283.C[5]
.sym 42503 $auto$alumacc.cc:474:replace_alu$3283.C[7]
.sym 42505 cordicCORE.U.tangle[6]
.sym 42506 cordicCORE.z[6]
.sym 42507 $auto$alumacc.cc:474:replace_alu$3283.C[6]
.sym 42509 $auto$alumacc.cc:474:replace_alu$3283.C[8]
.sym 42511 cordicCORE.U.tangle[7]
.sym 42512 cordicCORE.z[7]
.sym 42513 $auto$alumacc.cc:474:replace_alu$3283.C[7]
.sym 42517 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[4]
.sym 42518 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[3]
.sym 42519 $abc$29714$new_n2958_
.sym 42520 Ang[9]
.sym 42521 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[2]
.sym 42522 cordicCORE.z[7]
.sym 42523 cordicCORE.z[13]
.sym 42524 Ang[13]
.sym 42533 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42535 cordicCORE.y_o[8]
.sym 42536 cordicCORE.z[6]
.sym 42538 $PACKER_VCC_NET
.sym 42541 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 42542 cordicCORE.U.y_i_s_pipe[0]
.sym 42543 Ang[4]
.sym 42544 cordicCORE.y[9]
.sym 42545 cordicCORE.y_o[15]
.sym 42547 cordicCORE.y[13]
.sym 42548 cordicCORE.y[5]
.sym 42549 cordicCORE.y[12]
.sym 42550 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 42551 cordicCORE.z[12]
.sym 42553 $auto$alumacc.cc:474:replace_alu$3283.C[8]
.sym 42558 cordicCORE.z[12]
.sym 42559 cordicCORE.z[9]
.sym 42560 cordicCORE.U.tangle[14]
.sym 42567 cordicCORE.z[13]
.sym 42570 cordicCORE.z[14]
.sym 42572 cordicCORE.z[8]
.sym 42576 cordicCORE.U.tangle[10]
.sym 42580 cordicCORE.z[15]
.sym 42581 cordicCORE.z[10]
.sym 42583 cordicCORE.U.tangle[8]
.sym 42584 cordicCORE.z[11]
.sym 42586 cordicCORE.U.tangle[13]
.sym 42587 cordicCORE.U.tangle[9]
.sym 42588 cordicCORE.U.tangle[12]
.sym 42589 cordicCORE.U.tangle[11]
.sym 42590 $auto$alumacc.cc:474:replace_alu$3283.C[9]
.sym 42592 cordicCORE.z[8]
.sym 42593 cordicCORE.U.tangle[8]
.sym 42594 $auto$alumacc.cc:474:replace_alu$3283.C[8]
.sym 42596 $auto$alumacc.cc:474:replace_alu$3283.C[10]
.sym 42598 cordicCORE.U.tangle[9]
.sym 42599 cordicCORE.z[9]
.sym 42600 $auto$alumacc.cc:474:replace_alu$3283.C[9]
.sym 42602 $auto$alumacc.cc:474:replace_alu$3283.C[11]
.sym 42604 cordicCORE.z[10]
.sym 42605 cordicCORE.U.tangle[10]
.sym 42606 $auto$alumacc.cc:474:replace_alu$3283.C[10]
.sym 42608 $auto$alumacc.cc:474:replace_alu$3283.C[12]
.sym 42610 cordicCORE.U.tangle[11]
.sym 42611 cordicCORE.z[11]
.sym 42612 $auto$alumacc.cc:474:replace_alu$3283.C[11]
.sym 42614 $auto$alumacc.cc:474:replace_alu$3283.C[13]
.sym 42616 cordicCORE.U.tangle[12]
.sym 42617 cordicCORE.z[12]
.sym 42618 $auto$alumacc.cc:474:replace_alu$3283.C[12]
.sym 42620 $auto$alumacc.cc:474:replace_alu$3283.C[14]
.sym 42622 cordicCORE.z[13]
.sym 42623 cordicCORE.U.tangle[13]
.sym 42624 $auto$alumacc.cc:474:replace_alu$3283.C[13]
.sym 42626 $auto$alumacc.cc:474:replace_alu$3283.C[15]
.sym 42628 cordicCORE.z[14]
.sym 42629 cordicCORE.U.tangle[14]
.sym 42630 $auto$alumacc.cc:474:replace_alu$3283.C[14]
.sym 42632 $auto$alumacc.cc:474:replace_alu$3283.C[16]
.sym 42634 cordicCORE.z[15]
.sym 42636 $auto$alumacc.cc:474:replace_alu$3283.C[15]
.sym 42641 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[1]
.sym 42642 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[2]
.sym 42643 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 42644 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 42645 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[5]
.sym 42646 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 42647 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 42653 cordicCORE.z[13]
.sym 42656 cordicCORE.U.tangle[14]
.sym 42663 cordicCORE.z[9]
.sym 42664 cordicCORE.U.y_i_s_pipe[0]
.sym 42665 $abc$29714$new_n2921_
.sym 42666 cordicCORE.y[15]
.sym 42668 cordicCORE.U.x_i_s_pipe[12]
.sym 42670 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 42671 cordicCORE.U.x_i_s_pipe[10]
.sym 42673 cordicCORE.U.y_i_s_pipe[0]
.sym 42674 cordicCORE.y[10]
.sym 42676 $auto$alumacc.cc:474:replace_alu$3283.C[16]
.sym 42681 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[8]
.sym 42683 cinit
.sym 42684 Ang[8]
.sym 42685 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[12]
.sym 42687 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[14]
.sym 42688 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[15]
.sym 42689 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[16]
.sym 42691 cinit
.sym 42693 cordicCORE.z[16]
.sym 42694 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42697 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[16]
.sym 42704 Ang[14]
.sym 42705 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[8]
.sym 42709 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[12]
.sym 42711 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[14]
.sym 42712 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[15]
.sym 42715 cordicCORE.z[16]
.sym 42717 $auto$alumacc.cc:474:replace_alu$3283.C[16]
.sym 42720 cinit
.sym 42721 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42722 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[16]
.sym 42723 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[16]
.sym 42726 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42727 cinit
.sym 42728 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[15]
.sym 42729 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[15]
.sym 42732 cinit
.sym 42733 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[8]
.sym 42734 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[8]
.sym 42735 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42740 cinit
.sym 42741 Ang[14]
.sym 42744 cinit
.sym 42745 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[12]
.sym 42746 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[12]
.sym 42747 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42750 cinit
.sym 42751 Ang[8]
.sym 42756 cinit
.sym 42757 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42758 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[14]
.sym 42759 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[14]
.sym 42761 CLK36_$glb_clk
.sym 42762 rst_$glb_sr
.sym 42763 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[8]
.sym 42764 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 42765 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[10]
.sym 42766 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[11]
.sym 42767 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[12]
.sym 42768 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[13]
.sym 42769 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 42770 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 42774 X[7]
.sym 42777 Ang[12]
.sym 42780 cordicCORE.y[0]
.sym 42788 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42790 X[22]
.sym 42794 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 42804 cordicCORE.U.x_i_s_pipe[14]
.sym 42805 Ang[16]
.sym 42806 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[4]_new_
.sym 42807 UI_inst.diplay_number.pos[4]
.sym 42809 Ang[12]
.sym 42811 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42813 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42814 Ang[15]
.sym 42815 Ang[4]
.sym 42817 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[15]_new_
.sym 42819 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42822 cordicCORE.x[15]
.sym 42823 cordicCORE.x[16]
.sym 42825 cinit
.sym 42831 Ang[11]
.sym 42835 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[11]_new_
.sym 42837 cordicCORE.x[15]
.sym 42839 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42840 cordicCORE.x[16]
.sym 42843 UI_inst.diplay_number.pos[4]
.sym 42844 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[15]_new_
.sym 42845 Ang[15]
.sym 42846 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42849 Ang[11]
.sym 42850 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42851 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[11]_new_
.sym 42852 UI_inst.diplay_number.pos[4]
.sym 42855 cinit
.sym 42857 Ang[15]
.sym 42862 Ang[16]
.sym 42864 cinit
.sym 42867 Ang[12]
.sym 42869 cinit
.sym 42873 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[4]_new_
.sym 42874 UI_inst.diplay_number.pos[4]
.sym 42875 Ang[4]
.sym 42876 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42880 cordicCORE.U.x_i_s_pipe[14]
.sym 42883 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 42884 CLK36_$glb_clk
.sym 42886 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 42887 cordicCORE.x[0]
.sym 42888 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[0]
.sym 42889 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[2]_new_
.sym 42890 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[0]
.sym 42891 cordicCORE.U.x_i_s_pipe[16]
.sym 42892 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[3]_new_
.sym 42893 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[0]_new_
.sym 42898 Ang[10]
.sym 42899 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 42900 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 42907 cordicCORE.U.x_i_s_pipe[11]
.sym 42910 cordicCORE.x[10]
.sym 42911 cordicCORE.x[12]
.sym 42912 X[3]
.sym 42913 X[4]
.sym 42914 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 42916 X[15]
.sym 42917 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 42920 cordicCORE.x[3]
.sym 42921 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 42929 X[4]
.sym 42930 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[7]_new_
.sym 42931 X[16]
.sym 42932 Mag[1]
.sym 42934 Mag[4]
.sym 42936 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 42937 Ang[16]
.sym 42938 cinit
.sym 42939 Mag[15]
.sym 42940 X[1]
.sym 42942 X[15]
.sym 42943 UI_inst.diplay_number.pos[4]
.sym 42944 UI_inst.ismagphase
.sym 42947 Mag[16]
.sym 42950 X[22]
.sym 42951 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[16]_new_
.sym 42954 Mag[7]
.sym 42955 X[7]
.sym 42960 Mag[16]
.sym 42961 UI_inst.ismagphase
.sym 42962 X[16]
.sym 42967 cinit
.sym 42968 X[22]
.sym 42969 Mag[7]
.sym 42972 X[4]
.sym 42973 Mag[4]
.sym 42975 UI_inst.ismagphase
.sym 42978 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[7]_new_
.sym 42980 X[22]
.sym 42981 cinit
.sym 42984 Mag[7]
.sym 42985 X[7]
.sym 42987 UI_inst.ismagphase
.sym 42990 Mag[15]
.sym 42992 UI_inst.ismagphase
.sym 42993 X[15]
.sym 42997 UI_inst.ismagphase
.sym 42998 X[1]
.sym 42999 Mag[1]
.sym 43002 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[16]_new_
.sym 43003 UI_inst.diplay_number.pos[4]
.sym 43004 Ang[16]
.sym 43005 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 43007 CLK36_$glb_clk
.sym 43008 rst_$glb_sr
.sym 43009 Mag[0]
.sym 43010 Mag[3]
.sym 43011 Mag[13]
.sym 43012 cordicCORE.x[3]
.sym 43013 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[13]_new_
.sym 43014 cordicCORE.x[13]
.sym 43015 cordicCORE.x[10]
.sym 43016 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 43018 $PACKER_VCC_NET
.sym 43022 cordicCORE.U.x_i_s_pipe[7]
.sym 43023 cordicCORE.x[2]
.sym 43025 cordicCORE.x[7]
.sym 43027 $PACKER_VCC_NET
.sym 43028 X[1]
.sym 43030 cordicCORE.x[0]
.sym 43031 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 43032 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 43034 cordicCORE.U.x_i_s_pipe[8]
.sym 43035 X[27]
.sym 43037 X[11]
.sym 43042 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 43043 F2SRAM.spi_go
.sym 43044 cordicCORE.x[16]
.sym 43050 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[8]_new_
.sym 43051 X[23]
.sym 43052 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[11]_new_
.sym 43055 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[10]_new_
.sym 43056 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[15]_new_
.sym 43057 Mag[12]
.sym 43058 cinit
.sym 43059 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[12]_new_
.sym 43061 X[27]
.sym 43063 cinit
.sym 43064 X[30]
.sym 43066 Mag[8]
.sym 43070 Mag[15]
.sym 43071 X[25]
.sym 43080 X[26]
.sym 43083 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[8]_new_
.sym 43084 X[23]
.sym 43085 cinit
.sym 43089 X[23]
.sym 43090 cinit
.sym 43092 Mag[8]
.sym 43095 cinit
.sym 43097 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[11]_new_
.sym 43098 X[26]
.sym 43101 X[25]
.sym 43102 cinit
.sym 43103 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[10]_new_
.sym 43107 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[15]_new_
.sym 43108 X[30]
.sym 43109 cinit
.sym 43113 X[30]
.sym 43114 cinit
.sym 43116 Mag[15]
.sym 43119 X[27]
.sym 43120 Mag[12]
.sym 43121 cinit
.sym 43126 X[27]
.sym 43127 cinit
.sym 43128 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[12]_new_
.sym 43130 CLK36_$glb_clk
.sym 43131 rst_$glb_sr
.sym 43132 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 43133 F2SRAM.SPI_READER.shift_reg[29]
.sym 43135 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 43144 Mag[8]
.sym 43147 cordicCORE.x[3]
.sym 43148 cordicCORE.x[8]
.sym 43152 Mag[10]
.sym 43153 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 43156 TC[2]
.sym 43158 $PACKER_VCC_NET
.sym 43161 TC[3]
.sym 43166 X[26]
.sym 43173 X[26]
.sym 43175 Mag[11]
.sym 43176 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 43178 cordicCORE.x[13]
.sym 43179 cordicCORE.x[10]
.sym 43181 cinit
.sym 43182 cordicCORE.x[8]
.sym 43183 UI_inst.ismagphase
.sym 43185 $abc$29714$new_n3196_
.sym 43186 cordicCORE.x[15]
.sym 43187 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 43188 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12053_Y[8]_new_
.sym 43190 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 43196 $abc$29714$new_n3194_
.sym 43197 X[11]
.sym 43198 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 43200 X[31]
.sym 43201 Mag[16]
.sym 43202 $abc$29714$new_n3193_
.sym 43206 X[26]
.sym 43208 Mag[11]
.sym 43209 cinit
.sym 43212 X[11]
.sym 43214 UI_inst.ismagphase
.sym 43215 Mag[11]
.sym 43224 cinit
.sym 43226 Mag[16]
.sym 43227 X[31]
.sym 43236 $abc$29714$new_n3194_
.sym 43237 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12053_Y[8]_new_
.sym 43238 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 43239 cordicCORE.x[10]
.sym 43242 $abc$29714$new_n3193_
.sym 43243 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 43244 cordicCORE.x[8]
.sym 43245 $abc$29714$new_n3196_
.sym 43248 cordicCORE.x[13]
.sym 43249 cordicCORE.x[15]
.sym 43250 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 43251 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 43252 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 43253 CLK36_$glb_clk
.sym 43267 cordicCORE.x[11]
.sym 43270 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 43271 Mag[9]
.sym 43273 UI_inst.ismagphase
.sym 43277 Mag[14]
.sym 43280 CONVST
.sym 43286 X[14]
.sym 43288 X[13]
.sym 43289 X[22]
.sym 43290 F2SRAM.SPI_READER.shift_reg[28]
.sym 43378 $abc$29714$new_n3680_
.sym 43379 $abc$29714$new_n3636_
.sym 43380 $abc$29714$new_n3705_
.sym 43381 $abc$29714$new_n3639_
.sym 43382 UI_inst.count[1]
.sym 43384 $abc$29714$new_n3691_
.sym 43385 $abc$29714$new_n3583_
.sym 43391 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 43395 X[19]
.sym 43402 $PACKER_VCC_NET
.sym 43404 X[3]
.sym 43405 X[4]
.sym 43408 X[15]
.sym 43420 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 43421 TC[1]
.sym 43422 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 43427 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 43428 TC[2]
.sym 43430 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][0]_new_
.sym 43431 TC[3]
.sym 43434 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 43436 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 43438 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 43440 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 43443 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][0]_new_
.sym 43446 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 43452 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 43453 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 43454 TC[2]
.sym 43455 TC[3]
.sym 43458 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 43459 TC[1]
.sym 43460 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 43464 TC[2]
.sym 43465 TC[3]
.sym 43466 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][0]_new_
.sym 43467 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 43470 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][0]_new_
.sym 43472 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 43473 TC[1]
.sym 43476 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 43478 TC[1]
.sym 43479 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 43482 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 43483 TC[2]
.sym 43484 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 43485 TC[1]
.sym 43488 TC[1]
.sym 43489 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 43491 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 43494 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 43496 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 43497 TC[1]
.sym 43501 $abc$29714$new_n3719_
.sym 43502 $abc$29714$new_n3733_
.sym 43503 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 43504 X[14]
.sym 43505 X[6]
.sym 43506 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 43507 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][14]_new_inv_
.sym 43508 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 43513 X[18]
.sym 43515 TC[1]
.sym 43517 $PACKER_VCC_NET
.sym 43519 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 43531 X[27]
.sym 43533 X[11]
.sym 43534 TC[1]
.sym 43542 $abc$29714$new_n3664_
.sym 43543 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 43544 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43546 TC[1]
.sym 43547 TC[3]
.sym 43549 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 43550 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 43551 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 43553 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 43554 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 43557 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 43558 $abc$29714$new_n3663_
.sym 43561 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 43562 TC[2]
.sym 43564 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 43565 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 43566 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 43570 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 43571 $abc$29714$new_n3614_
.sym 43575 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 43576 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 43577 TC[2]
.sym 43578 TC[3]
.sym 43581 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 43582 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 43584 TC[1]
.sym 43587 TC[2]
.sym 43588 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 43589 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 43590 TC[3]
.sym 43593 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 43594 TC[1]
.sym 43596 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 43599 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 43601 TC[1]
.sym 43602 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 43605 TC[3]
.sym 43606 $abc$29714$new_n3614_
.sym 43607 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 43608 TC[2]
.sym 43612 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 43613 TC[1]
.sym 43614 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 43617 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 43618 $abc$29714$new_n3664_
.sym 43619 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 43620 $abc$29714$new_n3663_
.sym 43621 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43622 CLK36_$glb_clk
.sym 43624 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 43625 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 43626 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 43627 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 43628 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 43629 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 43630 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 43631 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][12]_new_inv_
.sym 43636 TC[3]
.sym 43638 X[16]
.sym 43642 TC[1]
.sym 43643 TC[3]
.sym 43644 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43648 TC[2]
.sym 43650 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43654 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 43657 TC[2]
.sym 43659 TC[0]
.sym 43665 Filter1.OUTpipe[30]
.sym 43666 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 43667 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 43669 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 43673 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 43675 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 43677 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43678 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 43684 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 43687 Filter1.OUTpipe[31]
.sym 43691 Filter1.OUTpipe[29]
.sym 43694 TC[1]
.sym 43698 TC[1]
.sym 43700 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 43701 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 43704 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 43705 TC[1]
.sym 43707 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 43710 Filter1.OUTpipe[30]
.sym 43712 Filter1.OUTpipe[31]
.sym 43713 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43716 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 43717 TC[1]
.sym 43719 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 43722 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 43723 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 43724 TC[1]
.sym 43728 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43729 Filter1.OUTpipe[30]
.sym 43730 Filter1.OUTpipe[29]
.sym 43734 TC[1]
.sym 43735 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 43736 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 43741 TC[1]
.sym 43742 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 43743 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 43747 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 43748 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 43749 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 43750 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 43751 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 43752 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 43753 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 43754 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 43759 TC[2]
.sym 43763 X[20]
.sym 43765 X[23]
.sym 43769 X[30]
.sym 43773 CONVST
.sym 43775 Filter1.OUTpipe[48]
.sym 43779 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 43780 X[13]
.sym 43791 TC[1]
.sym 43792 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 43793 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 43797 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 43799 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 43800 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43803 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 43804 Filter1.OUTpipe[36]
.sym 43808 Filter1.OUTpipe[34]
.sym 43810 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 43811 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 43818 Filter1.OUTpipe[35]
.sym 43819 TC[0]
.sym 43822 Filter1.OUTpipe[35]
.sym 43823 Filter1.OUTpipe[36]
.sym 43824 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43828 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 43829 TC[1]
.sym 43830 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 43834 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 43835 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 43836 TC[1]
.sym 43839 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 43840 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 43841 TC[1]
.sym 43847 TC[0]
.sym 43851 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 43852 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 43853 TC[1]
.sym 43857 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 43858 TC[1]
.sym 43859 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 43863 Filter1.OUTpipe[35]
.sym 43864 Filter1.OUTpipe[34]
.sym 43865 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43870 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 43871 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 43872 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 43873 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 43874 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 43875 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 43876 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 43877 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 43882 Filter1.OUTpipe[38]
.sym 43886 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 43893 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 43899 X[15]
.sym 43900 X[3]
.sym 43911 TC[2]
.sym 43913 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 43915 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43916 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 43917 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 43918 TC[1]
.sym 43919 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 43922 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43923 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43926 $abc$29714$new_n3613_
.sym 43927 Filter1.OUTpipe[44]
.sym 43930 Filter1.OUTpipe[39]
.sym 43931 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 43932 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 43933 Filter1.OUTpipe[43]
.sym 43935 Filter1.OUTpipe[40]
.sym 43937 Filter1.OUTpipe[41]
.sym 43939 Filter1.OUTpipe[42]
.sym 43941 $abc$29714$new_n3620_
.sym 43944 Filter1.OUTpipe[43]
.sym 43945 Filter1.OUTpipe[42]
.sym 43946 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43950 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 43951 $abc$29714$new_n3613_
.sym 43952 $abc$29714$new_n3620_
.sym 43953 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 43956 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43957 Filter1.OUTpipe[42]
.sym 43959 Filter1.OUTpipe[41]
.sym 43962 Filter1.OUTpipe[39]
.sym 43964 Filter1.OUTpipe[40]
.sym 43965 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43969 Filter1.OUTpipe[40]
.sym 43970 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43971 Filter1.OUTpipe[41]
.sym 43974 TC[1]
.sym 43976 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 43977 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 43980 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 43981 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 43982 TC[2]
.sym 43986 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 43987 Filter1.OUTpipe[44]
.sym 43989 Filter1.OUTpipe[43]
.sym 43990 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 43991 CLK36_$glb_clk
.sym 43993 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 43994 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][13]_new_inv_
.sym 43995 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 43996 X[5]
.sym 43997 X[13]
.sym 43998 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 43999 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 44000 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 44001 TC[2]
.sym 44010 TC[1]
.sym 44011 Filter1.OUTpipe[46]
.sym 44014 TC[1]
.sym 44016 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44025 X[11]
.sym 44027 X[27]
.sym 44034 TC[3]
.sym 44036 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 44037 TC[3]
.sym 44039 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 44042 TC[2]
.sym 44043 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 44044 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 44045 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 44046 TC[3]
.sym 44047 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 44048 TC[1]
.sym 44050 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 44051 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 44052 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 44065 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 44067 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 44068 TC[2]
.sym 44069 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 44070 TC[3]
.sym 44073 TC[1]
.sym 44074 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 44076 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 44079 TC[3]
.sym 44080 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 44081 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 44082 TC[2]
.sym 44085 TC[1]
.sym 44086 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 44087 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 44091 TC[3]
.sym 44092 TC[2]
.sym 44093 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 44094 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 44097 TC[3]
.sym 44098 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 44099 TC[2]
.sym 44100 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 44103 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 44104 TC[2]
.sym 44105 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 44109 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 44111 TC[1]
.sym 44112 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 44117 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 44118 X[15]
.sym 44119 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][9]_new_inv_
.sym 44120 $abc$29714$new_n3775_
.sym 44121 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 44122 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 44123 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 44129 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44130 TC[1]
.sym 44131 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44133 TC[3]
.sym 44134 TC[3]
.sym 44135 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44136 TC[1]
.sym 44138 TC[3]
.sym 44143 TC[2]
.sym 44147 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44151 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44157 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44158 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 44160 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 44161 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44162 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 44164 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 44165 $abc$29714$new_n3687_
.sym 44166 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 44168 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 44169 $abc$29714$new_n3740_
.sym 44170 TC[2]
.sym 44172 $abc$29714$new_n3651_
.sym 44175 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44177 $abc$29714$new_n3688_
.sym 44178 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 44179 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 44180 $abc$29714$new_n3654_
.sym 44183 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44185 $abc$29714$new_n3775_
.sym 44190 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 44191 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44192 $abc$29714$new_n3688_
.sym 44193 $abc$29714$new_n3687_
.sym 44196 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 44198 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 44199 TC[2]
.sym 44202 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44203 $abc$29714$new_n3775_
.sym 44204 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 44208 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44209 $abc$29714$new_n3651_
.sym 44210 $abc$29714$new_n3654_
.sym 44211 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 44214 TC[2]
.sym 44215 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 44217 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 44220 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 44221 TC[2]
.sym 44222 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 44226 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 44228 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44229 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 44233 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 44234 $abc$29714$new_n3740_
.sym 44235 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44236 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44237 CLK36_$glb_clk
.sym 44254 TC[3]
.sym 44255 TC[3]
.sym 44258 TC[2]
.sym 44261 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44273 CONVST
.sym 44280 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44283 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 44284 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 44288 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44289 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 44292 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44293 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 44294 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][11]_new_inv_
.sym 44295 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 44299 $abc$29714$new_n3712_
.sym 44301 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 44304 $abc$29714$new_n3762_
.sym 44307 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44309 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 44313 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 44314 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44315 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 44316 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44319 $abc$29714$new_n3762_
.sym 44320 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44321 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 44331 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44333 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 44334 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 44338 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][11]_new_inv_
.sym 44339 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 44340 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44343 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44344 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 44345 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44346 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 44350 $abc$29714$new_n3712_
.sym 44351 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 44352 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44356 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 44357 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 44358 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 44359 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 44360 CLK36_$glb_clk
.sym 44370 UI_inst.LCD.tx_done
.sym 44379 $PACKER_GND_NET
.sym 44381 TC[2]
.sym 44382 $abc$29714$new_n2358_
.sym 44486 UI_inst.LCD.pos[15]
.sym 44487 UI_inst.LCD.pos[12]
.sym 44488 $abc$29714$new_n2406_
.sym 44491 $abc$29714$new_n2412_
.sym 44494 $PACKER_VCC_NET
.sym 44497 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 44510 UI_inst.LCD.tx_done
.sym 44608 $abc$29714$new_n2400_
.sym 44609 $abc$29714$new_n2365_
.sym 44610 UI_inst.LCD.pos[20]
.sym 44611 UI_inst.LCD.pos[17]
.sym 44613 $abc$29714$new_n2396_
.sym 44614 UI_inst.LCD.pos[18]
.sym 44615 $abc$29714$new_n2402_
.sym 44626 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 44628 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 44629 $PACKER_VCC_NET
.sym 44732 UI_inst.LCD.pos[25]
.sym 44733 $abc$29714$new_n2380_
.sym 44735 $abc$29714$new_n2386_
.sym 44737 UI_inst.LCD.pos[28]
.sym 44749 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 44753 $abc$29714$new_n2358_
.sym 44761 CONVST
.sym 44866 UI_inst.LCD.tx_done
.sym 44867 UI_inst.LCD.pos[28]
.sym 44874 $abc$29714$new_n2358_
.sym 45090 $PACKER_VCC_NET
.sym 45101 cordicCORE.U.x_i_s_pipe[3]
.sym 45137 F2SRAM.spi_data[6]
.sym 45139 addr_w[3]
.sym 45144 L0
.sym 45145 addr_r[3]
.sym 45146 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 45159 addr_w[3]
.sym 45160 addr_r[3]
.sym 45161 L0
.sym 45176 F2SRAM.spi_data[6]
.sym 45198 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 45199 CLK36_$glb_clk
.sym 45207 addr[4]
.sym 45209 addr_w[3]
.sym 45211 addr_w[5]
.sym 45212 addr_w[4]
.sym 45214 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 45217 wdata[15]
.sym 45220 wdata[8]
.sym 45221 wdata[4]
.sym 45222 wdata[5]
.sym 45223 F2SRAM.spi_data[0]
.sym 45224 $abc$29714$new_n3286_
.sym 45226 $abc$29714$new_n3290_
.sym 45240 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 45256 addr[4]
.sym 45258 addr[3]
.sym 45264 L0
.sym 45276 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 45289 addr_w[2]
.sym 45292 addr_w[7]
.sym 45295 addr_w[6]
.sym 45302 addr_w[3]
.sym 45304 addr_w[1]
.sym 45305 addr_w[4]
.sym 45308 addr_w[0]
.sym 45312 addr_w[5]
.sym 45314 $nextpnr_ICESTORM_LC_4$O
.sym 45316 addr_w[0]
.sym 45320 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 45322 addr_w[1]
.sym 45326 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 45328 addr_w[2]
.sym 45330 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 45332 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 45334 addr_w[3]
.sym 45336 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 45338 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 45340 addr_w[4]
.sym 45342 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 45344 $auto$alumacc.cc:474:replace_alu$3172.C[6]
.sym 45347 addr_w[5]
.sym 45348 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 45350 $auto$alumacc.cc:474:replace_alu$3172.C[7]
.sym 45353 addr_w[6]
.sym 45354 $auto$alumacc.cc:474:replace_alu$3172.C[6]
.sym 45356 $auto$alumacc.cc:474:replace_alu$3172.C[8]
.sym 45359 addr_w[7]
.sym 45360 $auto$alumacc.cc:474:replace_alu$3172.C[7]
.sym 45365 addr_r[0]
.sym 45366 addr_r[4]
.sym 45367 addr[0]
.sym 45368 addr_r[15]
.sym 45371 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 45375 cordicCORE.y[1]
.sym 45376 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 45377 $abc$29714$new_n3306_
.sym 45378 addr[11]
.sym 45379 addr[13]
.sym 45384 addr[2]
.sym 45385 addr[3]
.sym 45386 addr[10]
.sym 45387 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 45390 addr_w[1]
.sym 45394 cnt[9]
.sym 45395 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 45397 L0
.sym 45400 $auto$alumacc.cc:474:replace_alu$3172.C[8]
.sym 45406 addr_w[14]
.sym 45409 addr_w[9]
.sym 45413 addr_w[8]
.sym 45415 addr_w[10]
.sym 45416 addr_w[13]
.sym 45417 addr_w[12]
.sym 45419 addr_w[11]
.sym 45420 addr_w[15]
.sym 45437 $auto$alumacc.cc:474:replace_alu$3172.C[9]
.sym 45439 addr_w[8]
.sym 45441 $auto$alumacc.cc:474:replace_alu$3172.C[8]
.sym 45443 $auto$alumacc.cc:474:replace_alu$3172.C[10]
.sym 45445 addr_w[9]
.sym 45447 $auto$alumacc.cc:474:replace_alu$3172.C[9]
.sym 45449 $auto$alumacc.cc:474:replace_alu$3172.C[11]
.sym 45451 addr_w[10]
.sym 45453 $auto$alumacc.cc:474:replace_alu$3172.C[10]
.sym 45455 $auto$alumacc.cc:474:replace_alu$3172.C[12]
.sym 45458 addr_w[11]
.sym 45459 $auto$alumacc.cc:474:replace_alu$3172.C[11]
.sym 45461 $auto$alumacc.cc:474:replace_alu$3172.C[13]
.sym 45463 addr_w[12]
.sym 45465 $auto$alumacc.cc:474:replace_alu$3172.C[12]
.sym 45467 $auto$alumacc.cc:474:replace_alu$3172.C[14]
.sym 45469 addr_w[13]
.sym 45471 $auto$alumacc.cc:474:replace_alu$3172.C[13]
.sym 45473 $auto$alumacc.cc:474:replace_alu$3172.C[15]
.sym 45475 addr_w[14]
.sym 45477 $auto$alumacc.cc:474:replace_alu$3172.C[14]
.sym 45481 addr_w[15]
.sym 45483 $auto$alumacc.cc:474:replace_alu$3172.C[15]
.sym 45493 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23253
.sym 45494 addr_w[1]
.sym 45498 cordicCORE.y[14]
.sym 45501 addr[7]
.sym 45503 $abc$29714$new_n3342_
.sym 45504 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 45505 addr[5]
.sym 45506 addr[2]
.sym 45507 addr[10]
.sym 45509 F2SRAM.spi_data[0]
.sym 45521 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 45535 addr_w[15]
.sym 45536 addr_r[12]
.sym 45537 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 45539 $abc$29714$auto$wreduce.cc:455:run$3025[0]
.sym 45540 $abc$29714$auto$wreduce.cc:455:run$3025[12]
.sym 45542 F2SRAM.busystop
.sym 45543 $abc$29714$auto$wreduce.cc:455:run$3025[15]
.sym 45544 $abc$29714$new_n3245_
.sym 45546 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45547 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 45548 addr_w[12]
.sym 45549 addr_w[0]
.sym 45551 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45554 L0
.sym 45556 addr_w[12]
.sym 45557 addr_w[0]
.sym 45558 $PACKER_VCC_NET
.sym 45561 addr_w[12]
.sym 45562 addr_r[12]
.sym 45564 L0
.sym 45573 $abc$29714$new_n3245_
.sym 45574 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 45575 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45576 F2SRAM.busystop
.sym 45581 $PACKER_VCC_NET
.sym 45582 addr_w[0]
.sym 45585 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 45586 $abc$29714$auto$wreduce.cc:455:run$3025[12]
.sym 45587 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45588 addr_w[12]
.sym 45591 addr_w[0]
.sym 45592 $abc$29714$auto$wreduce.cc:455:run$3025[0]
.sym 45593 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45594 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 45603 addr_w[15]
.sym 45604 $abc$29714$auto$wreduce.cc:455:run$3025[15]
.sym 45605 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45606 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 45608 CLK36_$glb_clk
.sym 45625 $PACKER_GND_NET
.sym 45632 F2SRAM.spi_go
.sym 45669 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45672 $PACKER_VCC_NET
.sym 45723 $PACKER_VCC_NET
.sym 45730 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 45731 CLK36_$glb_clk
.sym 45734 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[7]
.sym 45735 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[3]
.sym 45740 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[4]
.sym 45757 cordicCORE.y[7]
.sym 45758 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 45763 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 45765 cordicCORE.y[4]
.sym 45792 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[3]
.sym 45795 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[6]
.sym 45796 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[1]
.sym 45797 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[4]
.sym 45799 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[7]
.sym 45800 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[5]
.sym 45801 $auto$alumacc.cc:474:replace_alu$3147.C[1]
.sym 45805 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[2]
.sym 45806 $nextpnr_ICESTORM_LC_0$O
.sym 45809 $auto$alumacc.cc:474:replace_alu$3147.C[1]
.sym 45812 $auto$alumacc.cc:474:replace_alu$3147.C[2]
.sym 45814 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[1]
.sym 45818 $auto$alumacc.cc:474:replace_alu$3147.C[3]
.sym 45821 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[2]
.sym 45824 $auto$alumacc.cc:474:replace_alu$3147.C[4]
.sym 45826 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[3]
.sym 45830 $auto$alumacc.cc:474:replace_alu$3147.C[5]
.sym 45832 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[4]
.sym 45836 $auto$alumacc.cc:474:replace_alu$3147.C[6]
.sym 45839 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[5]
.sym 45842 $auto$alumacc.cc:474:replace_alu$3147.C[7]
.sym 45844 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[6]
.sym 45848 $auto$alumacc.cc:474:replace_alu$3147.C[8]
.sym 45850 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[7]
.sym 45856 cordicCORE.y_o[7]
.sym 45857 cordicCORE.y_o[3]
.sym 45858 cordicCORE.y[4]
.sym 45859 $auto$alumacc.cc:474:replace_alu$3147.C[1]
.sym 45860 cordicCORE.y[3]
.sym 45861 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[6]
.sym 45862 cordicCORE.y[7]
.sym 45863 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[2]
.sym 45881 cordicCORE.y[3]
.sym 45882 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 45883 F2SRAM.spi_go
.sym 45884 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 45885 cordicCORE.y[7]
.sym 45886 cordicCORE.y[6]
.sym 45887 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 45888 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 45892 $auto$alumacc.cc:474:replace_alu$3147.C[8]
.sym 45910 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[9]
.sym 45913 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[15]
.sym 45916 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[11]
.sym 45917 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[14]
.sym 45921 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[8]
.sym 45922 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[10]
.sym 45923 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[13]
.sym 45925 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[12]
.sym 45929 $auto$alumacc.cc:474:replace_alu$3147.C[9]
.sym 45931 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[8]
.sym 45935 $auto$alumacc.cc:474:replace_alu$3147.C[10]
.sym 45937 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[9]
.sym 45941 $auto$alumacc.cc:474:replace_alu$3147.C[11]
.sym 45944 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[10]
.sym 45947 $auto$alumacc.cc:474:replace_alu$3147.C[12]
.sym 45950 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[11]
.sym 45953 $auto$alumacc.cc:474:replace_alu$3147.C[13]
.sym 45955 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[12]
.sym 45959 $auto$alumacc.cc:474:replace_alu$3147.C[14]
.sym 45962 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[13]
.sym 45965 $auto$alumacc.cc:474:replace_alu$3147.C[15]
.sym 45968 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[14]
.sym 45971 $nextpnr_ICESTORM_LC_1$I3
.sym 45973 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[15]
.sym 45979 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[8]
.sym 45980 cordicCORE.y[6]
.sym 45981 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[13]
.sym 45982 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[11]
.sym 45983 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[12]
.sym 45984 cinit
.sym 45985 cordicCORE.y[2]
.sym 45986 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 45988 $PACKER_VCC_NET
.sym 45989 $PACKER_VCC_NET
.sym 45995 $PACKER_VCC_NET
.sym 46002 cordicCORE.y[4]
.sym 46003 cordicCORE.y[13]
.sym 46004 cordicCORE.y_o[10]
.sym 46008 cordicCORE.z[1]
.sym 46009 cordicCORE.y[11]
.sym 46011 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 46013 cordicCORE.y[16]
.sym 46015 $nextpnr_ICESTORM_LC_1$I3
.sym 46020 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 46022 cordicCORE.y_o[9]
.sym 46023 $PACKER_VCC_NET
.sym 46025 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[16]
.sym 46027 cordicCORE.y_o[5]
.sym 46032 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46033 cordicCORE.y_o[1]
.sym 46039 cordicCORE.y[16]
.sym 46041 cinit
.sym 46049 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[4]
.sym 46052 $nextpnr_ICESTORM_LC_1$COUT
.sym 46054 $PACKER_VCC_NET
.sym 46056 $nextpnr_ICESTORM_LC_1$I3
.sym 46058 $nextpnr_ICESTORM_LC_2$I3
.sym 46061 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[16]
.sym 46062 $nextpnr_ICESTORM_LC_1$COUT
.sym 46068 $nextpnr_ICESTORM_LC_2$I3
.sym 46073 cinit
.sym 46074 cordicCORE.y_o[9]
.sym 46077 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[4]
.sym 46078 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46079 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 46080 cinit
.sym 46083 cordicCORE.y[16]
.sym 46089 cordicCORE.y_o[1]
.sym 46090 cinit
.sym 46095 cordicCORE.y_o[5]
.sym 46097 cinit
.sym 46100 CLK36_$glb_clk
.sym 46101 rst_$glb_sr
.sym 46102 cordicCORE.y_o[2]
.sym 46103 cordicCORE.y[11]
.sym 46104 cordicCORE.y[12]
.sym 46105 cordicCORE.y[16]
.sym 46106 $abc$29714$new_n2917_
.sym 46107 cordicCORE.y[8]
.sym 46108 cordicCORE.y[13]
.sym 46109 cordicCORE.y_o[6]
.sym 46115 cordicCORE.y[2]
.sym 46123 cordicCORE.y[6]
.sym 46124 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 46126 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46128 UI_inst.diplay_number.pos[4]
.sym 46129 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[1]
.sym 46130 cordicCORE.y[14]
.sym 46131 cordicCORE.y[13]
.sym 46132 cinit
.sym 46133 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 46134 cordicCORE.y[2]
.sym 46135 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[4]
.sym 46136 cordicCORE.y[15]
.sym 46137 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[5]
.sym 46144 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[5]
.sym 46145 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[1]
.sym 46147 cordicCORE.y_o[15]
.sym 46148 Ang[1]
.sym 46151 $auto$alumacc.cc:474:replace_alu$3147.C[16]
.sym 46152 $abc$29714$auto$alumacc.cc:415:extract_cmp_alu$3146[16]
.sym 46153 $abc$29714$auto$alumacc.cc:491:replace_alu$3149[16]
.sym 46155 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46156 cinit
.sym 46157 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 46159 cordicCORE.y_o[10]
.sym 46163 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46166 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[1]
.sym 46169 cordicCORE.y_o[14]
.sym 46173 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 46174 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[5]
.sym 46176 cinit
.sym 46177 Ang[1]
.sym 46183 cordicCORE.y_o[15]
.sym 46185 cinit
.sym 46188 cinit
.sym 46189 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 46190 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46191 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 46195 cordicCORE.y_o[10]
.sym 46197 cinit
.sym 46201 $auto$alumacc.cc:474:replace_alu$3147.C[16]
.sym 46202 $abc$29714$auto$alumacc.cc:415:extract_cmp_alu$3146[16]
.sym 46203 $abc$29714$auto$alumacc.cc:491:replace_alu$3149[16]
.sym 46206 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[1]
.sym 46207 cinit
.sym 46208 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46209 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[1]
.sym 46212 cinit
.sym 46215 cordicCORE.y_o[14]
.sym 46218 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46219 cinit
.sym 46220 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[5]
.sym 46221 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[5]
.sym 46223 CLK36_$glb_clk
.sym 46224 rst_$glb_sr
.sym 46225 cordicCORE.y_o[10]
.sym 46226 $abc$29714$new_n2913_
.sym 46227 cordicCORE.y_o[14]
.sym 46228 cordicCORE.y_o[13]
.sym 46229 cordicCORE.y_o[11]
.sym 46230 cordicCORE.y_o[12]
.sym 46231 cordicCORE.y_o[8]
.sym 46232 cordicCORE.y_o[16]
.sym 46238 cordicCORE.y[13]
.sym 46240 cordicCORE.y[16]
.sym 46241 UI_inst.diplay_number.rest[0]
.sym 46242 Ang[5]
.sym 46245 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 46246 cordicCORE.y[11]
.sym 46247 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 46248 cordicCORE.y[12]
.sym 46249 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[6]
.sym 46250 cordicCORE.y[4]
.sym 46251 cordicCORE.y[9]
.sym 46252 cordicCORE.y[10]
.sym 46253 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[2]
.sym 46254 cordicCORE.y[7]
.sym 46255 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 46257 cordicCORE.y[13]
.sym 46258 cordicCORE.y[14]
.sym 46259 cordicCORE.U.x_i_s_pipe[4]
.sym 46260 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 46268 Ang[6]
.sym 46270 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46272 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[6]
.sym 46273 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[7]
.sym 46276 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[2]
.sym 46278 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[4]
.sym 46281 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 46282 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[4]
.sym 46283 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 46285 Ang[4]
.sym 46286 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[2]
.sym 46288 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[7]
.sym 46291 Ang[2]
.sym 46292 cinit
.sym 46294 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[6]
.sym 46299 Ang[6]
.sym 46300 cinit
.sym 46305 cinit
.sym 46306 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[2]
.sym 46307 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[2]
.sym 46308 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46311 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[6]
.sym 46312 cinit
.sym 46313 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46314 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[6]
.sym 46317 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[4]
.sym 46318 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46319 cinit
.sym 46320 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[4]
.sym 46323 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46324 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 46325 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 46326 cinit
.sym 46329 cinit
.sym 46330 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[7]
.sym 46331 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[7]
.sym 46332 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46337 Ang[2]
.sym 46338 cinit
.sym 46341 cinit
.sym 46343 Ang[4]
.sym 46346 CLK36_$glb_clk
.sym 46347 rst_$glb_sr
.sym 46349 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[1]
.sym 46350 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[2]
.sym 46351 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 46352 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[4]
.sym 46353 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[5]
.sym 46354 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[6]
.sym 46355 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 46357 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 46360 cordicCORE.z[6]
.sym 46366 Ang[6]
.sym 46367 $abc$29714$new_n2921_
.sym 46371 $PACKER_VCC_NET
.sym 46372 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[8]
.sym 46373 cordicCORE.y[3]
.sym 46374 cordicCORE.y_o[13]
.sym 46375 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 46376 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[10]
.sym 46377 cordicCORE.y[8]
.sym 46378 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[11]
.sym 46380 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[12]
.sym 46381 cordicCORE.y[11]
.sym 46382 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[13]
.sym 46383 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 46390 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[9]
.sym 46392 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 46394 Ang[7]
.sym 46396 Ang[13]
.sym 46397 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46400 UI_inst.diplay_number.pos[4]
.sym 46402 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[13]
.sym 46404 cinit
.sym 46407 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[9]
.sym 46413 cordicCORE.U.x_i_s_pipe[2]
.sym 46415 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[13]
.sym 46416 cordicCORE.U.x_i_s_pipe[3]
.sym 46419 cordicCORE.U.x_i_s_pipe[4]
.sym 46420 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 46423 cordicCORE.U.x_i_s_pipe[4]
.sym 46431 cordicCORE.U.x_i_s_pipe[3]
.sym 46434 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 46435 Ang[13]
.sym 46436 UI_inst.diplay_number.pos[4]
.sym 46437 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 46440 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[9]
.sym 46441 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[9]
.sym 46442 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46443 cinit
.sym 46449 cordicCORE.U.x_i_s_pipe[2]
.sym 46452 Ang[7]
.sym 46453 cinit
.sym 46458 cinit
.sym 46461 Ang[13]
.sym 46464 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[13]
.sym 46465 cinit
.sym 46466 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46467 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[13]
.sym 46469 CLK36_$glb_clk
.sym 46470 rst_$glb_sr
.sym 46471 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[8]
.sym 46472 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 46473 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[10]
.sym 46474 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[11]
.sym 46475 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[12]
.sym 46476 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[13]
.sym 46477 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[14]
.sym 46478 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 46483 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[4]
.sym 46487 UI_inst.diplay_number.rest[9]
.sym 46488 cordicCORE.y[1]
.sym 46489 $abc$29714$new_n2958_
.sym 46490 cordicCORE.y[5]
.sym 46491 Ang[9]
.sym 46495 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 46496 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 46497 cordicCORE.y[11]
.sym 46499 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 46502 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 46504 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[7]
.sym 46505 cordicCORE.y[16]
.sym 46506 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[10]
.sym 46513 cordicCORE.U.x_i_s_pipe[6]
.sym 46518 cordicCORE.y[0]
.sym 46519 cordicCORE.y[2]
.sym 46520 cordicCORE.y[4]
.sym 46521 cordicCORE.y[6]
.sym 46523 cordicCORE.y[5]
.sym 46524 cordicCORE.y[7]
.sym 46530 cordicCORE.U.x_i_s_pipe[3]
.sym 46532 cordicCORE.y[1]
.sym 46533 cordicCORE.y[3]
.sym 46534 cordicCORE.U.x_i_s_pipe[7]
.sym 46535 cordicCORE.U.x_i_s_pipe[1]
.sym 46538 cordicCORE.U.x_i_s_pipe[0]
.sym 46540 cordicCORE.U.x_i_s_pipe[5]
.sym 46541 cordicCORE.U.x_i_s_pipe[2]
.sym 46543 cordicCORE.U.x_i_s_pipe[4]
.sym 46544 $auto$alumacc.cc:474:replace_alu$3286.C[1]
.sym 46546 cordicCORE.U.x_i_s_pipe[0]
.sym 46547 cordicCORE.y[0]
.sym 46550 $auto$alumacc.cc:474:replace_alu$3286.C[2]
.sym 46552 cordicCORE.y[1]
.sym 46553 cordicCORE.U.x_i_s_pipe[1]
.sym 46554 $auto$alumacc.cc:474:replace_alu$3286.C[1]
.sym 46556 $auto$alumacc.cc:474:replace_alu$3286.C[3]
.sym 46558 cordicCORE.y[2]
.sym 46559 cordicCORE.U.x_i_s_pipe[2]
.sym 46560 $auto$alumacc.cc:474:replace_alu$3286.C[2]
.sym 46562 $auto$alumacc.cc:474:replace_alu$3286.C[4]
.sym 46564 cordicCORE.U.x_i_s_pipe[3]
.sym 46565 cordicCORE.y[3]
.sym 46566 $auto$alumacc.cc:474:replace_alu$3286.C[3]
.sym 46568 $auto$alumacc.cc:474:replace_alu$3286.C[5]
.sym 46570 cordicCORE.y[4]
.sym 46571 cordicCORE.U.x_i_s_pipe[4]
.sym 46572 $auto$alumacc.cc:474:replace_alu$3286.C[4]
.sym 46574 $auto$alumacc.cc:474:replace_alu$3286.C[6]
.sym 46576 cordicCORE.y[5]
.sym 46577 cordicCORE.U.x_i_s_pipe[5]
.sym 46578 $auto$alumacc.cc:474:replace_alu$3286.C[5]
.sym 46580 $auto$alumacc.cc:474:replace_alu$3286.C[7]
.sym 46582 cordicCORE.U.x_i_s_pipe[6]
.sym 46583 cordicCORE.y[6]
.sym 46584 $auto$alumacc.cc:474:replace_alu$3286.C[6]
.sym 46586 $auto$alumacc.cc:474:replace_alu$3286.C[8]
.sym 46588 cordicCORE.U.x_i_s_pipe[7]
.sym 46589 cordicCORE.y[7]
.sym 46590 $auto$alumacc.cc:474:replace_alu$3286.C[7]
.sym 46594 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 46595 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[15]
.sym 46596 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[11]
.sym 46597 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[12]
.sym 46598 $abc$29714$new_n2946_
.sym 46599 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[13]
.sym 46600 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[9]
.sym 46601 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[8]
.sym 46608 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 46609 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 46610 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 46617 cordicCORE.U.x_i_s_pipe[6]
.sym 46620 X[5]
.sym 46623 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46624 cinit
.sym 46629 X[25]
.sym 46630 $auto$alumacc.cc:474:replace_alu$3286.C[8]
.sym 46635 cordicCORE.U.x_i_s_pipe[15]
.sym 46637 cordicCORE.y[9]
.sym 46638 cordicCORE.U.x_i_s_pipe[10]
.sym 46641 cordicCORE.y[10]
.sym 46643 cordicCORE.U.x_i_s_pipe[12]
.sym 46644 cordicCORE.y[12]
.sym 46645 cordicCORE.U.x_i_s_pipe[11]
.sym 46647 cordicCORE.y[8]
.sym 46648 cordicCORE.U.x_i_s_pipe[8]
.sym 46649 cordicCORE.y[15]
.sym 46650 cordicCORE.y[13]
.sym 46651 cordicCORE.U.x_i_s_pipe[14]
.sym 46657 cordicCORE.y[11]
.sym 46661 cordicCORE.U.x_i_s_pipe[13]
.sym 46663 cordicCORE.y[14]
.sym 46665 cordicCORE.U.x_i_s_pipe[9]
.sym 46667 $auto$alumacc.cc:474:replace_alu$3286.C[9]
.sym 46669 cordicCORE.y[8]
.sym 46670 cordicCORE.U.x_i_s_pipe[8]
.sym 46671 $auto$alumacc.cc:474:replace_alu$3286.C[8]
.sym 46673 $auto$alumacc.cc:474:replace_alu$3286.C[10]
.sym 46675 cordicCORE.y[9]
.sym 46676 cordicCORE.U.x_i_s_pipe[9]
.sym 46677 $auto$alumacc.cc:474:replace_alu$3286.C[9]
.sym 46679 $auto$alumacc.cc:474:replace_alu$3286.C[11]
.sym 46681 cordicCORE.U.x_i_s_pipe[10]
.sym 46682 cordicCORE.y[10]
.sym 46683 $auto$alumacc.cc:474:replace_alu$3286.C[10]
.sym 46685 $auto$alumacc.cc:474:replace_alu$3286.C[12]
.sym 46687 cordicCORE.y[11]
.sym 46688 cordicCORE.U.x_i_s_pipe[11]
.sym 46689 $auto$alumacc.cc:474:replace_alu$3286.C[11]
.sym 46691 $auto$alumacc.cc:474:replace_alu$3286.C[13]
.sym 46693 cordicCORE.U.x_i_s_pipe[12]
.sym 46694 cordicCORE.y[12]
.sym 46695 $auto$alumacc.cc:474:replace_alu$3286.C[12]
.sym 46697 $auto$alumacc.cc:474:replace_alu$3286.C[14]
.sym 46699 cordicCORE.y[13]
.sym 46700 cordicCORE.U.x_i_s_pipe[13]
.sym 46701 $auto$alumacc.cc:474:replace_alu$3286.C[13]
.sym 46703 $auto$alumacc.cc:474:replace_alu$3286.C[15]
.sym 46705 cordicCORE.y[14]
.sym 46706 cordicCORE.U.x_i_s_pipe[14]
.sym 46707 $auto$alumacc.cc:474:replace_alu$3286.C[14]
.sym 46709 $auto$alumacc.cc:474:replace_alu$3286.C[16]
.sym 46711 cordicCORE.U.x_i_s_pipe[15]
.sym 46712 cordicCORE.y[15]
.sym 46713 $auto$alumacc.cc:474:replace_alu$3286.C[15]
.sym 46717 $abc$29714$new_n2938_
.sym 46718 cordicCORE.x[2]
.sym 46719 $abc$29714$new_n2926_
.sym 46720 Mag[2]
.sym 46721 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[7]
.sym 46722 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[10]
.sym 46723 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[16]
.sym 46724 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 46729 UI_inst.diplay_number.rest[8]
.sym 46730 $PACKER_VCC_NET
.sym 46736 cordicCORE.U.x_i_s_pipe[8]
.sym 46737 F2SRAM.spi_go
.sym 46741 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 46743 F2SRAM.SPI_READER.shift_reg[29]
.sym 46744 UI_inst.ismagphase
.sym 46749 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[10]_new_
.sym 46751 cordicCORE.U.x_i_s_pipe[9]
.sym 46752 cordicCORE.x[2]
.sym 46753 $auto$alumacc.cc:474:replace_alu$3286.C[16]
.sym 46758 cordicCORE.U.y_i_s_pipe[0]
.sym 46759 cordicCORE.x[0]
.sym 46760 $PACKER_VCC_NET
.sym 46762 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 46763 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46766 Mag[0]
.sym 46767 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 46768 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[0]
.sym 46776 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 46777 cordicCORE.y[16]
.sym 46778 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[0]
.sym 46781 cordicCORE.x[16]
.sym 46783 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[2]
.sym 46784 cinit
.sym 46785 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[3]
.sym 46787 cordicCORE.U.x_i_s_pipe[16]
.sym 46789 X[15]
.sym 46792 cordicCORE.y[16]
.sym 46793 cordicCORE.U.x_i_s_pipe[16]
.sym 46794 $auto$alumacc.cc:474:replace_alu$3286.C[16]
.sym 46797 cinit
.sym 46799 Mag[0]
.sym 46800 X[15]
.sym 46803 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 46804 cordicCORE.x[0]
.sym 46805 $PACKER_VCC_NET
.sym 46809 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46810 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 46812 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[2]
.sym 46816 cordicCORE.x[0]
.sym 46817 cordicCORE.U.y_i_s_pipe[0]
.sym 46821 cordicCORE.x[16]
.sym 46827 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[3]
.sym 46828 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46829 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 46833 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[0]
.sym 46834 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[0]
.sym 46835 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46837 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226_$glb_ce
.sym 46838 CLK36_$glb_clk
.sym 46840 adc_host_hi.acq
.sym 46841 $abc$29714$new_n2931_
.sym 46842 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[10]_new_
.sym 46844 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 46845 $abc$29714$new_n2954_
.sym 46847 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[8]_new_
.sym 46856 cordicCORE.x[0]
.sym 46858 UI_inst.ismagphase
.sym 46861 cordicCORE.x[2]
.sym 46863 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 46865 X[19]
.sym 46866 X[12]
.sym 46869 Mag[5]
.sym 46870 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 46872 X[28]
.sym 46873 adc_host_hi.acq
.sym 46882 Mag[3]
.sym 46883 Mag[13]
.sym 46884 Mag[10]
.sym 46887 X[3]
.sym 46888 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[0]_new_
.sym 46889 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46890 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 46891 X[15]
.sym 46895 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[3]_new_
.sym 46896 cinit
.sym 46898 X[28]
.sym 46899 X[25]
.sym 46904 UI_inst.ismagphase
.sym 46907 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 46909 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[13]_new_
.sym 46910 X[18]
.sym 46914 cinit
.sym 46915 X[15]
.sym 46917 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[0]_new_
.sym 46920 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[3]_new_
.sym 46921 cinit
.sym 46923 X[18]
.sym 46926 cinit
.sym 46927 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[13]_new_
.sym 46929 X[28]
.sym 46933 X[18]
.sym 46934 Mag[3]
.sym 46935 cinit
.sym 46938 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 46939 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 46941 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 46944 X[28]
.sym 46945 Mag[13]
.sym 46947 cinit
.sym 46950 cinit
.sym 46952 X[25]
.sym 46953 Mag[10]
.sym 46956 UI_inst.ismagphase
.sym 46957 X[3]
.sym 46958 Mag[3]
.sym 46961 CLK36_$glb_clk
.sym 46962 rst_$glb_sr
.sym 46963 outstuff[0]
.sym 46964 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 46965 outstuff[3]
.sym 46966 outstuff[6]
.sym 46969 DAC2.acc[0]
.sym 46976 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 46979 Mag[6]
.sym 46983 CONVST
.sym 46984 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 46990 X[2]
.sym 46995 X[17]
.sym 46996 X[18]
.sym 47009 Mag[14]
.sym 47010 F2SRAM.spi_go
.sym 47013 UI_inst.ismagphase
.sym 47014 Mag[13]
.sym 47027 F2SRAM.SPI_READER.shift_reg[28]
.sym 47031 X[14]
.sym 47033 X[13]
.sym 47037 UI_inst.ismagphase
.sym 47039 X[14]
.sym 47040 Mag[14]
.sym 47043 F2SRAM.SPI_READER.shift_reg[28]
.sym 47044 F2SRAM.spi_go
.sym 47056 X[13]
.sym 47057 Mag[13]
.sym 47058 UI_inst.ismagphase
.sym 47084 CLK36_$glb_clk
.sym 47085 rst_$glb_sr
.sym 47086 outstuff[9]
.sym 47087 outstuff[15]
.sym 47088 outstuff[11]
.sym 47091 DAC2.dac_val[15]
.sym 47092 outstuff[10]
.sym 47110 X[10]
.sym 47112 X[0]
.sym 47113 X[16]
.sym 47114 X[25]
.sym 47116 X[5]
.sym 47117 X[22]
.sym 47118 X[6]
.sym 47119 X[29]
.sym 47121 X[25]
.sym 47209 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][10]_new_inv_
.sym 47210 X[2]
.sym 47212 X[26]
.sym 47213 X[18]
.sym 47215 X[10]
.sym 47216 X[0]
.sym 47221 X[27]
.sym 47235 $abc$29714$new_n3785_
.sym 47237 X[9]
.sym 47241 X[31]
.sym 47244 X[20]
.sym 47252 UI_inst.count[0]
.sym 47254 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 47256 TC[2]
.sym 47262 TC[3]
.sym 47263 $abc$29714$new_n3640_
.sym 47264 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 47265 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 47270 UI_inst.count[1]
.sym 47278 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 47280 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 47283 TC[2]
.sym 47284 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 47285 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 47286 TC[3]
.sym 47289 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 47290 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 47291 TC[3]
.sym 47292 TC[2]
.sym 47295 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 47296 TC[3]
.sym 47297 TC[2]
.sym 47298 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 47301 TC[3]
.sym 47302 TC[2]
.sym 47303 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 47304 $abc$29714$new_n3640_
.sym 47307 UI_inst.count[1]
.sym 47319 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 47320 TC[3]
.sym 47321 TC[2]
.sym 47322 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 47325 TC[3]
.sym 47326 TC[2]
.sym 47327 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 47328 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 47329 UI_inst.count[0]
.sym 47330 CLK36_$glb_clk
.sym 47332 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 47333 X[16]
.sym 47334 $abc$29714$new_n3758_
.sym 47335 X[22]
.sym 47336 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 47337 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 47338 X[8]
.sym 47339 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][8]_new_inv_
.sym 47346 UI_inst.count[0]
.sym 47347 X[26]
.sym 47350 TC[3]
.sym 47352 TC[2]
.sym 47354 UI_inst.count[1]
.sym 47356 X[28]
.sym 47358 X[12]
.sym 47359 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 47361 X[19]
.sym 47363 TC[1]
.sym 47367 $abc$29714$new_n3773_
.sym 47373 $abc$29714$new_n3680_
.sym 47374 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 47375 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 47376 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 47377 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 47378 TC[3]
.sym 47379 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 47380 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 47382 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 47383 $abc$29714$new_n3679_
.sym 47384 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47390 $abc$29714$new_n3733_
.sym 47391 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47392 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 47393 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 47396 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 47398 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47399 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47401 TC[2]
.sym 47402 TC[2]
.sym 47403 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][14]_new_inv_
.sym 47406 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 47407 TC[2]
.sym 47408 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 47409 TC[3]
.sym 47412 TC[3]
.sym 47413 TC[2]
.sym 47414 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 47415 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 47418 TC[2]
.sym 47419 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 47421 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 47424 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][14]_new_inv_
.sym 47426 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47427 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 47430 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47431 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 47432 $abc$29714$new_n3680_
.sym 47433 $abc$29714$new_n3679_
.sym 47436 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 47437 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 47438 TC[2]
.sym 47442 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47443 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 47445 $abc$29714$new_n3733_
.sym 47448 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 47449 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 47451 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47452 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47453 CLK36_$glb_clk
.sym 47455 X[30]
.sym 47456 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 47457 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 47458 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 47459 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 47460 X[20]
.sym 47461 X[28]
.sym 47462 X[12]
.sym 47470 X[22]
.sym 47479 TC[2]
.sym 47485 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47486 X[17]
.sym 47489 Y_T
.sym 47496 $abc$29714$new_n3719_
.sym 47497 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 47499 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 47500 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 47502 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 47503 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 47504 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 47505 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 47507 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 47508 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 47512 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 47515 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 47521 TC[2]
.sym 47522 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47529 TC[2]
.sym 47530 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 47531 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 47536 TC[2]
.sym 47537 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 47538 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 47541 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 47542 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 47543 TC[2]
.sym 47548 TC[2]
.sym 47549 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 47550 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 47554 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 47555 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 47556 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47559 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 47560 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 47562 TC[2]
.sym 47565 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 47567 TC[2]
.sym 47568 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 47571 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 47572 $abc$29714$new_n3719_
.sym 47573 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47578 $abc$29714$new_n3766_
.sym 47579 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 47580 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 47581 $abc$29714$new_n3746_
.sym 47582 $abc$29714$new_n3783_
.sym 47583 $abc$29714$new_n3773_
.sym 47584 X[24]
.sym 47585 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 47596 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 47599 $PACKER_VCC_NET
.sym 47600 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 47602 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 47603 X[29]
.sym 47605 X[25]
.sym 47608 X[5]
.sym 47609 Filter1.OUTpipe[48]
.sym 47620 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 47622 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 47623 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47624 Filter1.OUTpipe[38]
.sym 47626 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 47630 Filter1.OUTpipe[39]
.sym 47631 TC[2]
.sym 47633 TC[1]
.sym 47634 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 47639 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 47640 Filter1.OUTpipe[36]
.sym 47642 Filter1.OUTpipe[37]
.sym 47644 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 47646 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 47648 Filter1.OUTpipe[48]
.sym 47652 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 47654 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 47655 TC[1]
.sym 47658 TC[1]
.sym 47659 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 47660 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 47665 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 47666 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 47667 TC[2]
.sym 47671 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47672 Filter1.OUTpipe[38]
.sym 47673 Filter1.OUTpipe[39]
.sym 47677 TC[1]
.sym 47678 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 47679 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 47683 Filter1.OUTpipe[48]
.sym 47684 TC[1]
.sym 47685 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47688 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47689 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 47690 Filter1.OUTpipe[48]
.sym 47691 TC[1]
.sym 47694 Filter1.OUTpipe[36]
.sym 47696 Filter1.OUTpipe[37]
.sym 47697 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47701 $abc$29714$new_n3751_
.sym 47702 $abc$29714$new_n3748_
.sym 47703 $abc$29714$new_n3777_
.sym 47704 X[17]
.sym 47705 $abc$29714$new_n3767_
.sym 47706 $abc$29714$new_n3747_
.sym 47707 $abc$29714$new_n3778_
.sym 47708 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 47718 Filter1.OUTpipe[39]
.sym 47723 TC[1]
.sym 47726 $abc$29714$new_n3785_
.sym 47728 X[9]
.sym 47730 $abc$29714$new_n3771_
.sym 47732 X[31]
.sym 47734 $abc$29714$new_n3751_
.sym 47744 TC[1]
.sym 47745 TC[2]
.sym 47746 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 47750 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 47751 Filter1.OUTpipe[46]
.sym 47753 TC[2]
.sym 47754 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 47755 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 47756 Filter1.OUTpipe[47]
.sym 47762 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47763 Filter1.OUTpipe[44]
.sym 47769 Filter1.OUTpipe[48]
.sym 47770 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47771 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 47772 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 47773 Filter1.OUTpipe[45]
.sym 47775 TC[1]
.sym 47776 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 47778 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 47781 Filter1.OUTpipe[47]
.sym 47782 Filter1.OUTpipe[46]
.sym 47784 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47787 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 47788 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 47789 TC[1]
.sym 47793 Filter1.OUTpipe[47]
.sym 47795 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47796 Filter1.OUTpipe[48]
.sym 47800 Filter1.OUTpipe[44]
.sym 47801 Filter1.OUTpipe[45]
.sym 47802 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47806 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 47807 TC[2]
.sym 47808 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 47811 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 47813 TC[2]
.sym 47814 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 47818 Filter1.OUTpipe[46]
.sym 47819 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 47820 Filter1.OUTpipe[45]
.sym 47824 X[29]
.sym 47825 X[25]
.sym 47826 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 47827 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 47828 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 47829 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 47830 X[21]
.sym 47831 $abc$29714$new_n3753_
.sym 47837 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 47838 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47839 X[17]
.sym 47843 TC[0]
.sym 47844 Filter1.OUTpipe[47]
.sym 47845 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 47846 TC[2]
.sym 47853 X[19]
.sym 47865 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47867 $abc$29714$new_n3671_
.sym 47869 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47870 $abc$29714$new_n3672_
.sym 47871 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 47872 TC[1]
.sym 47873 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 47874 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 47877 $abc$29714$new_n3726_
.sym 47878 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 47879 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 47880 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 47883 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 47886 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 47887 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 47888 TC[2]
.sym 47890 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][13]_new_inv_
.sym 47892 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47894 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 47895 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 47896 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 47898 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 47900 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47901 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 47904 $abc$29714$new_n3726_
.sym 47905 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47907 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 47910 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 47912 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 47913 TC[2]
.sym 47916 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 47917 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47918 $abc$29714$new_n3672_
.sym 47919 $abc$29714$new_n3671_
.sym 47922 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47924 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][13]_new_inv_
.sym 47925 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 47928 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 47929 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 47931 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 47934 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 47935 TC[1]
.sym 47936 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 47941 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 47942 TC[1]
.sym 47943 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 47944 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 47945 CLK36_$glb_clk
.sym 47947 $abc$29714$new_n3785_
.sym 47948 X[9]
.sym 47949 $abc$29714$new_n3771_
.sym 47950 X[31]
.sym 47952 $abc$29714$new_n3770_
.sym 47954 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 47960 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 47963 TC[3]
.sym 47965 TC[1]
.sym 47966 TC[0]
.sym 47968 TC[1]
.sym 47977 Y_T
.sym 47988 TC[2]
.sym 47993 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 47994 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 47995 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 47996 TC[2]
.sym 47998 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 48001 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 48002 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 48003 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][15]_new_inv_
.sym 48004 $abc$29714$new_n3751_
.sym 48006 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 48010 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 48011 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 48012 $abc$29714$new_n3698_
.sym 48013 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 48014 $abc$29714$new_n3771_
.sym 48015 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 48016 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 48018 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 48027 TC[2]
.sym 48029 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 48030 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 48033 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][15]_new_inv_
.sym 48034 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 48036 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 48039 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 48041 $abc$29714$new_n3698_
.sym 48042 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 48045 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 48046 $abc$29714$new_n3771_
.sym 48047 $abc$29714$new_n3751_
.sym 48048 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 48051 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 48052 TC[2]
.sym 48053 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 48057 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 48058 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 48060 TC[2]
.sym 48063 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 48065 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 48066 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 48067 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 48068 CLK36_$glb_clk
.sym 48071 UI_inst.LCD.pos[4]
.sym 48072 UI_inst.LCD.pos[7]
.sym 48073 $abc$29714$new_n2422_
.sym 48074 $abc$29714$new_n2432_
.sym 48076 UI_inst.LCD.pos[5]
.sym 48077 $abc$29714$new_n2430_
.sym 48082 TC[3]
.sym 48086 $PACKER_GND_NET
.sym 48088 TC[2]
.sym 48097 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48099 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 48195 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[2]
.sym 48196 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[3]
.sym 48197 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[4]
.sym 48198 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[5]
.sym 48199 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 48200 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[7]
.sym 48205 UI_inst.LCD.tx_done
.sym 48206 UI_inst.LCD.pos[5]
.sym 48220 UI_inst.LCD.tx_done
.sym 48225 $PACKER_GND_NET
.sym 48316 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[8]
.sym 48317 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[9]
.sym 48318 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[10]
.sym 48319 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[11]
.sym 48320 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[12]
.sym 48321 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[13]
.sym 48322 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[14]
.sym 48323 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[15]
.sym 48328 UI_inst.LCD.pos[8]
.sym 48329 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 48332 UI_inst.LCD.pos[6]
.sym 48333 UI_inst.LCD.pos[0]
.sym 48335 UI_inst.LCD.pos[2]
.sym 48347 UI_inst.LCD.pos[1]
.sym 48358 UI_inst.LCD.pos[15]
.sym 48360 $abc$29714$new_n2406_
.sym 48366 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48368 $abc$29714$new_n2358_
.sym 48371 $abc$29714$new_n2412_
.sym 48377 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[12]
.sym 48380 UI_inst.LCD.tx_done
.sym 48383 UI_inst.LCD.pos[12]
.sym 48384 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48388 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[15]
.sym 48396 UI_inst.LCD.tx_done
.sym 48397 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[15]
.sym 48398 $abc$29714$new_n2406_
.sym 48399 $abc$29714$new_n2358_
.sym 48402 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[12]
.sym 48403 $abc$29714$new_n2412_
.sym 48404 $abc$29714$new_n2358_
.sym 48405 UI_inst.LCD.tx_done
.sym 48410 UI_inst.LCD.pos[15]
.sym 48411 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48426 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48427 UI_inst.LCD.pos[12]
.sym 48436 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48437 CLK36_$glb_clk
.sym 48439 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[16]
.sym 48440 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[17]
.sym 48441 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[18]
.sym 48442 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[19]
.sym 48443 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[20]
.sym 48444 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[21]
.sym 48445 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 48446 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[23]
.sym 48454 $abc$29714$new_n2358_
.sym 48455 UI_inst.LCD.pos[15]
.sym 48457 UI_inst.LCD.pos[12]
.sym 48469 Y_T
.sym 48482 UI_inst.LCD.pos[20]
.sym 48485 $abc$29714$new_n2358_
.sym 48489 UI_inst.LCD.pos[19]
.sym 48490 UI_inst.LCD.tx_done
.sym 48493 UI_inst.LCD.tx_done
.sym 48495 $abc$29714$new_n2402_
.sym 48498 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[18]
.sym 48499 UI_inst.LCD.pos[17]
.sym 48500 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[20]
.sym 48501 $abc$29714$new_n2396_
.sym 48504 $abc$29714$new_n2400_
.sym 48505 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[17]
.sym 48507 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48508 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48510 UI_inst.LCD.pos[18]
.sym 48514 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48516 UI_inst.LCD.pos[18]
.sym 48519 UI_inst.LCD.pos[18]
.sym 48520 UI_inst.LCD.pos[20]
.sym 48521 UI_inst.LCD.pos[17]
.sym 48522 UI_inst.LCD.pos[19]
.sym 48525 UI_inst.LCD.tx_done
.sym 48526 $abc$29714$new_n2396_
.sym 48527 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[20]
.sym 48528 $abc$29714$new_n2358_
.sym 48531 UI_inst.LCD.tx_done
.sym 48532 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[17]
.sym 48533 $abc$29714$new_n2358_
.sym 48534 $abc$29714$new_n2402_
.sym 48543 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48546 UI_inst.LCD.pos[20]
.sym 48549 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[18]
.sym 48550 $abc$29714$new_n2400_
.sym 48551 UI_inst.LCD.tx_done
.sym 48552 $abc$29714$new_n2358_
.sym 48555 UI_inst.LCD.pos[17]
.sym 48557 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48559 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48560 CLK36_$glb_clk
.sym 48562 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[24]
.sym 48563 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[25]
.sym 48564 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[26]
.sym 48565 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[27]
.sym 48566 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[28]
.sym 48567 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[29]
.sym 48568 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[30]
.sym 48569 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[31]
.sym 48575 UI_inst.LCD.pos[19]
.sym 48577 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[19]
.sym 48587 $abc$29714$new_n2358_
.sym 48591 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 48593 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48594 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48605 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48608 UI_inst.LCD.tx_done
.sym 48612 UI_inst.LCD.pos[25]
.sym 48613 $abc$29714$new_n2380_
.sym 48614 $abc$29714$new_n2358_
.sym 48615 $abc$29714$new_n2386_
.sym 48616 UI_inst.LCD.tx_done
.sym 48617 UI_inst.LCD.pos[28]
.sym 48620 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48628 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[25]
.sym 48631 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[28]
.sym 48642 UI_inst.LCD.tx_done
.sym 48643 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[25]
.sym 48644 $abc$29714$new_n2386_
.sym 48645 $abc$29714$new_n2358_
.sym 48649 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48651 UI_inst.LCD.pos[28]
.sym 48662 UI_inst.LCD.pos[25]
.sym 48663 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48672 UI_inst.LCD.tx_done
.sym 48673 $abc$29714$new_n2380_
.sym 48674 $abc$29714$new_n2358_
.sym 48675 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[28]
.sym 48682 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 48683 CLK36_$glb_clk
.sym 48685 UI_inst.LCD.pos[24]
.sym 48686 $abc$29714$new_n2382_
.sym 48690 $abc$29714$new_n2388_
.sym 48691 UI_inst.LCD.pos[27]
.sym 48701 UI_inst.LCD.pos[25]
.sym 48702 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[31]
.sym 48704 UI_inst.LCD.pos[31]
.sym 48717 UI_inst.LCD.tx_done
.sym 48882 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 48893 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26226
.sym 48909 wen
.sym 48929 cordicCORE.y[3]
.sym 48943 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 49034 MINUS
.sym 49036 F2SRAM.second
.sym 49040 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 49045 $abc$29714$new_n3334_
.sym 49049 L0
.sym 49050 wdata[14]
.sym 49053 wdata[13]
.sym 49054 wdata[12]
.sym 49056 wdata[6]
.sym 49074 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 49078 F2SRAM.spi_valid
.sym 49084 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49086 addr[4]
.sym 49092 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23253
.sym 49101 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 49115 addr_r[4]
.sym 49116 $abc$29714$auto$wreduce.cc:455:run$3025[3]
.sym 49117 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49118 $abc$29714$auto$wreduce.cc:455:run$3025[5]
.sym 49125 $abc$29714$auto$wreduce.cc:455:run$3025[4]
.sym 49127 addr_w[5]
.sym 49134 L0
.sym 49136 addr_w[4]
.sym 49140 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49141 addr_w[3]
.sym 49159 addr_w[4]
.sym 49160 addr_r[4]
.sym 49161 L0
.sym 49170 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49171 addr_w[3]
.sym 49172 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49173 $abc$29714$auto$wreduce.cc:455:run$3025[3]
.sym 49182 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49183 $abc$29714$auto$wreduce.cc:455:run$3025[5]
.sym 49184 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49185 addr_w[5]
.sym 49188 $abc$29714$auto$wreduce.cc:455:run$3025[4]
.sym 49189 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49190 addr_w[4]
.sym 49191 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49193 CLK36_$glb_clk
.sym 49196 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 49198 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 49202 wen_w
.sym 49204 $abc$29714$new_n3298_
.sym 49208 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 49209 wdata[15]
.sym 49211 $abc$29714$new_n3346_
.sym 49212 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 49213 addr[4]
.sym 49214 F2SRAM.nrst
.sym 49216 wdata[9]
.sym 49223 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 49226 wen_w
.sym 49237 addr_r[0]
.sym 49238 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 49240 addr_r[15]
.sym 49257 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 49259 addr_w[15]
.sym 49262 L0
.sym 49265 addr_w[0]
.sym 49267 cnt[9]
.sym 49275 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 49284 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 49287 addr_r[0]
.sym 49288 addr_w[0]
.sym 49289 L0
.sym 49294 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 49295 cnt[9]
.sym 49311 addr_w[15]
.sym 49313 L0
.sym 49314 addr_r[15]
.sym 49315 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 49316 CLK36_$glb_clk
.sym 49331 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 49334 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23267
.sym 49337 addr[3]
.sym 49338 addr[11]
.sym 49339 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 49364 addr_w[0]
.sym 49370 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23253
.sym 49379 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49382 addr_w[1]
.sym 49389 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49428 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49431 addr_w[0]
.sym 49434 addr_w[1]
.sym 49435 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 49436 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49438 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23253
.sym 49439 CLK36_$glb_clk
.sym 49453 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 49456 MENU
.sym 49475 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 49574 cordicCORE.y[6]
.sym 49580 F2SRAM.spi_go
.sym 49588 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 49594 F2SRAM.nrst
.sym 49607 cordicCORE.y[4]
.sym 49609 cordicCORE.y[3]
.sym 49619 cordicCORE.y[7]
.sym 49646 cordicCORE.y[7]
.sym 49652 cordicCORE.y[3]
.sym 49681 cordicCORE.y[4]
.sym 49712 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49713 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 49731 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 49733 cinit
.sym 49734 cordicCORE.y[2]
.sym 49737 cordicCORE.y[6]
.sym 49738 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 49739 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 49741 cinit
.sym 49745 cordicCORE.y_o[3]
.sym 49747 cordicCORE.y[0]
.sym 49748 cordicCORE.y_o[4]
.sym 49749 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 49752 cordicCORE.y_o[7]
.sym 49753 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49761 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49762 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 49763 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 49764 cinit
.sym 49767 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 49768 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49769 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 49770 cinit
.sym 49773 cinit
.sym 49775 cordicCORE.y_o[4]
.sym 49781 cordicCORE.y[0]
.sym 49785 cinit
.sym 49788 cordicCORE.y_o[3]
.sym 49794 cordicCORE.y[6]
.sym 49797 cinit
.sym 49800 cordicCORE.y_o[7]
.sym 49804 cordicCORE.y[2]
.sym 49808 CLK36_$glb_clk
.sym 49809 rst_$glb_sr
.sym 49813 cordicCORE.y[0]
.sym 49816 cordicCORE.y_o[0]
.sym 49825 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 49826 $PACKER_VCC_NET
.sym 49836 cinit
.sym 49845 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 49851 cordicCORE.y_o[2]
.sym 49852 cordicCORE.y[11]
.sym 49853 cordicCORE.y[12]
.sym 49856 cordicCORE.y[8]
.sym 49858 cordicCORE.y_o[6]
.sym 49859 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 49860 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 49864 cinit
.sym 49865 cordicCORE.y[13]
.sym 49866 F2SRAM.nrst
.sym 49879 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49887 cordicCORE.y[8]
.sym 49891 cinit
.sym 49892 cordicCORE.y_o[6]
.sym 49899 cordicCORE.y[13]
.sym 49902 cordicCORE.y[11]
.sym 49908 cordicCORE.y[12]
.sym 49914 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 49917 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 49920 cinit
.sym 49922 cordicCORE.y_o[2]
.sym 49927 cinit
.sym 49928 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49929 F2SRAM.nrst
.sym 49931 CLK36_$glb_clk
.sym 49933 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[0]
.sym 49934 $abc$29714$new_n2916_
.sym 49935 $abc$29714$new_n2904_
.sym 49936 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[0]
.sym 49937 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[0]
.sym 49938 UI_inst.diplay_number.rest[0]
.sym 49939 $abc$29714$new_n2909_
.sym 49940 $abc$29714$new_n2905_
.sym 49949 cordicCORE.y[6]
.sym 49959 cordicCORE.y[0]
.sym 49960 cordicCORE.y[7]
.sym 49961 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 49964 cinit
.sym 49965 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 49966 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 49967 cordicCORE.y[11]
.sym 49977 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 49978 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 49979 cinit
.sym 49980 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 49981 cordicCORE.y_o[16]
.sym 49985 cordicCORE.y_o[13]
.sym 49986 cordicCORE.y_o[11]
.sym 49987 cordicCORE.y_o[12]
.sym 49988 cordicCORE.y_o[8]
.sym 49994 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[6]
.sym 49997 UI_inst.diplay_number.pos[4]
.sym 49998 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[2]
.sym 50002 Ang[3]
.sym 50003 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[2]
.sym 50005 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50007 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50008 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[2]
.sym 50009 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[2]
.sym 50010 cinit
.sym 50013 cinit
.sym 50015 cordicCORE.y_o[11]
.sym 50019 cordicCORE.y_o[12]
.sym 50022 cinit
.sym 50025 cinit
.sym 50027 cordicCORE.y_o[16]
.sym 50031 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50032 Ang[3]
.sym 50033 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 50034 UI_inst.diplay_number.pos[4]
.sym 50037 cinit
.sym 50039 cordicCORE.y_o[8]
.sym 50044 cinit
.sym 50045 cordicCORE.y_o[13]
.sym 50049 cinit
.sym 50050 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50051 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 50052 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[6]
.sym 50054 CLK36_$glb_clk
.sym 50055 rst_$glb_sr
.sym 50056 $abc$29714$new_n2929_
.sym 50057 UI_inst.diplay_number.rest[7]
.sym 50058 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 50059 UI_inst.diplay_number.rest[6]
.sym 50060 UI_inst.diplay_number.rest[2]
.sym 50061 $abc$29714$new_n2912_
.sym 50062 $abc$29714$new_n2930_
.sym 50063 $abc$29714$new_n2933_
.sym 50069 $abc$29714$new_n2909_
.sym 50070 cordicCORE.y[8]
.sym 50072 cordicCORE.y[11]
.sym 50073 UI_inst.diplay_number.pos[4]
.sym 50078 F2SRAM.spi_go
.sym 50080 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[8]
.sym 50081 cordicCORE.y[12]
.sym 50082 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 50083 UI_inst.diplay_number.pos[4]
.sym 50084 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[10]
.sym 50085 cordicCORE.U.x_i_s_pipe[0]
.sym 50086 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[11]
.sym 50087 cordicCORE.y[8]
.sym 50088 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[12]
.sym 50089 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[2]
.sym 50090 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[13]
.sym 50097 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 50098 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[8]
.sym 50099 UI_inst.diplay_number.pos[4]
.sym 50100 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 50101 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50102 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[10]
.sym 50104 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[11]
.sym 50106 Ang[2]
.sym 50107 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50109 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50110 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 50111 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 50113 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[10]
.sym 50114 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[12]
.sym 50116 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[13]
.sym 50117 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[8]
.sym 50118 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[14]
.sym 50123 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[11]
.sym 50124 cinit
.sym 50125 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[12]
.sym 50127 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[13]
.sym 50130 cinit
.sym 50131 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[10]
.sym 50132 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[10]
.sym 50133 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50136 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 50137 UI_inst.diplay_number.pos[4]
.sym 50138 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50139 Ang[2]
.sym 50142 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 50143 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[14]
.sym 50144 cinit
.sym 50145 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50148 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[13]
.sym 50149 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50150 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[13]
.sym 50151 cinit
.sym 50154 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50155 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[11]
.sym 50156 cinit
.sym 50157 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[11]
.sym 50160 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[12]
.sym 50161 cinit
.sym 50162 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[12]
.sym 50163 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50166 cinit
.sym 50167 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[8]
.sym 50168 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[8]
.sym 50169 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50172 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 50173 cinit
.sym 50174 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 50175 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 50177 CLK36_$glb_clk
.sym 50178 rst_$glb_sr
.sym 50179 $abc$29714$new_n2941_
.sym 50180 $abc$29714$new_n2934_
.sym 50181 $abc$29714$new_n2965_
.sym 50182 UI_inst.diplay_number.rest[15]
.sym 50183 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 50184 UI_inst.diplay_number.rest[9]
.sym 50185 cordicCORE.z[9]
.sym 50186 $abc$29714$new_n2942_
.sym 50191 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 50192 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[2]
.sym 50194 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[7]
.sym 50198 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 50199 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 50200 UI_inst.diplay_number.pos[4]
.sym 50202 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[6]
.sym 50203 $abc$29714$new_n2966_
.sym 50204 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[14]
.sym 50205 cordicCORE.y[15]
.sym 50206 $abc$29714$new_n2931_
.sym 50209 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 50210 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 50211 $abc$29714$new_n2950_
.sym 50212 $abc$29714$new_n2926_
.sym 50220 cordicCORE.y[5]
.sym 50221 cordicCORE.y[2]
.sym 50224 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[2]
.sym 50225 cordicCORE.y[4]
.sym 50226 cordicCORE.y[1]
.sym 50229 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[3]
.sym 50230 cordicCORE.y[7]
.sym 50231 cordicCORE.y[0]
.sym 50233 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[4]
.sym 50237 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[5]
.sym 50240 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[6]
.sym 50241 cordicCORE.y[6]
.sym 50244 cordicCORE.y[3]
.sym 50248 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 50249 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[7]
.sym 50250 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[1]
.sym 50252 $auto$alumacc.cc:474:replace_alu$3289.C[1]
.sym 50254 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 50255 cordicCORE.y[0]
.sym 50258 $auto$alumacc.cc:474:replace_alu$3289.C[2]
.sym 50260 cordicCORE.y[1]
.sym 50261 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[1]
.sym 50262 $auto$alumacc.cc:474:replace_alu$3289.C[1]
.sym 50264 $auto$alumacc.cc:474:replace_alu$3289.C[3]
.sym 50266 cordicCORE.y[2]
.sym 50267 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[2]
.sym 50268 $auto$alumacc.cc:474:replace_alu$3289.C[2]
.sym 50270 $auto$alumacc.cc:474:replace_alu$3289.C[4]
.sym 50272 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[3]
.sym 50273 cordicCORE.y[3]
.sym 50274 $auto$alumacc.cc:474:replace_alu$3289.C[3]
.sym 50276 $auto$alumacc.cc:474:replace_alu$3289.C[5]
.sym 50278 cordicCORE.y[4]
.sym 50279 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[4]
.sym 50280 $auto$alumacc.cc:474:replace_alu$3289.C[4]
.sym 50282 $auto$alumacc.cc:474:replace_alu$3289.C[6]
.sym 50284 cordicCORE.y[5]
.sym 50285 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[5]
.sym 50286 $auto$alumacc.cc:474:replace_alu$3289.C[5]
.sym 50288 $auto$alumacc.cc:474:replace_alu$3289.C[7]
.sym 50290 cordicCORE.y[6]
.sym 50291 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[6]
.sym 50292 $auto$alumacc.cc:474:replace_alu$3289.C[6]
.sym 50294 $auto$alumacc.cc:474:replace_alu$3289.C[8]
.sym 50296 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[7]
.sym 50297 cordicCORE.y[7]
.sym 50298 $auto$alumacc.cc:474:replace_alu$3289.C[7]
.sym 50302 UI_inst.diplay_number.rest[11]
.sym 50303 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[5]
.sym 50304 $abc$29714$new_n2949_
.sym 50305 $abc$29714$new_n2962_
.sym 50306 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[6]
.sym 50307 $abc$29714$new_n2945_
.sym 50308 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[1]
.sym 50309 UI_inst.diplay_number.rest[10]
.sym 50317 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[15]
.sym 50319 UI_inst.diplay_number.pos[4]
.sym 50322 $PACKER_VCC_NET
.sym 50325 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 50326 cordicCORE.U.x_i_s_pipe[12]
.sym 50329 Ang[7]
.sym 50331 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50333 cinit
.sym 50336 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 50338 $auto$alumacc.cc:474:replace_alu$3289.C[8]
.sym 50343 cordicCORE.y[14]
.sym 50344 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[15]
.sym 50345 cordicCORE.y[10]
.sym 50346 cordicCORE.y[9]
.sym 50348 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[13]
.sym 50349 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[9]
.sym 50350 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 50351 cordicCORE.y[12]
.sym 50352 cordicCORE.y[13]
.sym 50353 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[11]
.sym 50354 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[12]
.sym 50356 cordicCORE.y[11]
.sym 50357 cordicCORE.y[8]
.sym 50358 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[8]
.sym 50365 cordicCORE.y[15]
.sym 50369 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[10]
.sym 50375 $auto$alumacc.cc:474:replace_alu$3289.C[9]
.sym 50377 cordicCORE.y[8]
.sym 50378 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[8]
.sym 50379 $auto$alumacc.cc:474:replace_alu$3289.C[8]
.sym 50381 $auto$alumacc.cc:474:replace_alu$3289.C[10]
.sym 50383 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[9]
.sym 50384 cordicCORE.y[9]
.sym 50385 $auto$alumacc.cc:474:replace_alu$3289.C[9]
.sym 50387 $auto$alumacc.cc:474:replace_alu$3289.C[11]
.sym 50389 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[10]
.sym 50390 cordicCORE.y[10]
.sym 50391 $auto$alumacc.cc:474:replace_alu$3289.C[10]
.sym 50393 $auto$alumacc.cc:474:replace_alu$3289.C[12]
.sym 50395 cordicCORE.y[11]
.sym 50396 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[11]
.sym 50397 $auto$alumacc.cc:474:replace_alu$3289.C[11]
.sym 50399 $auto$alumacc.cc:474:replace_alu$3289.C[13]
.sym 50401 cordicCORE.y[12]
.sym 50402 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[12]
.sym 50403 $auto$alumacc.cc:474:replace_alu$3289.C[12]
.sym 50405 $auto$alumacc.cc:474:replace_alu$3289.C[14]
.sym 50407 cordicCORE.y[13]
.sym 50408 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[13]
.sym 50409 $auto$alumacc.cc:474:replace_alu$3289.C[13]
.sym 50411 $auto$alumacc.cc:474:replace_alu$3289.C[15]
.sym 50413 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 50414 cordicCORE.y[14]
.sym 50415 $auto$alumacc.cc:474:replace_alu$3289.C[14]
.sym 50417 $auto$alumacc.cc:474:replace_alu$3289.C[16]
.sym 50419 cordicCORE.y[15]
.sym 50420 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[15]
.sym 50421 $auto$alumacc.cc:474:replace_alu$3289.C[15]
.sym 50425 UI_inst.diplay_number.rest[25]
.sym 50426 $abc$29714$new_n2937_
.sym 50427 UI_inst.diplay_number.rest[12]
.sym 50428 UI_inst.diplay_number.rest[31]
.sym 50429 UI_inst.diplay_number.rest[8]
.sym 50430 $abc$29714$new_n2989_
.sym 50431 $abc$29714$new_n2953_
.sym 50432 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$and$/usr/local/bin/../share/yosys/techmap.v:434$11556_Y[12]_new_
.sym 50437 cordicCORE.U.x_i_s_pipe[5]
.sym 50438 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 50439 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50440 $abc$29714$new_n2962_
.sym 50442 UI_inst.diplay_number.rest[10]
.sym 50444 UI_inst.diplay_number.rest[11]
.sym 50445 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 50446 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 50447 F2SRAM.SPI_READER.shift_reg[29]
.sym 50452 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 50456 X[25]
.sym 50457 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 50459 $abc$29714$new_n2954_
.sym 50461 $auto$alumacc.cc:474:replace_alu$3289.C[16]
.sym 50466 cordicCORE.U.x_i_s_pipe[8]
.sym 50468 UI_inst.diplay_number.pos[4]
.sym 50472 cordicCORE.y[16]
.sym 50480 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[16]
.sym 50482 Ang[10]
.sym 50486 cordicCORE.U.x_i_s_pipe[12]
.sym 50489 cordicCORE.U.x_i_s_pipe[13]
.sym 50490 cordicCORE.U.x_i_s_pipe[15]
.sym 50492 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50494 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[10]_new_
.sym 50496 cordicCORE.U.x_i_s_pipe[9]
.sym 50497 cordicCORE.U.x_i_s_pipe[11]
.sym 50500 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[16]
.sym 50501 cordicCORE.y[16]
.sym 50502 $auto$alumacc.cc:474:replace_alu$3289.C[16]
.sym 50505 cordicCORE.U.x_i_s_pipe[15]
.sym 50513 cordicCORE.U.x_i_s_pipe[11]
.sym 50518 cordicCORE.U.x_i_s_pipe[12]
.sym 50523 UI_inst.diplay_number.pos[4]
.sym 50524 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[10]_new_
.sym 50525 Ang[10]
.sym 50526 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50529 cordicCORE.U.x_i_s_pipe[13]
.sym 50538 cordicCORE.U.x_i_s_pipe[9]
.sym 50542 cordicCORE.U.x_i_s_pipe[8]
.sym 50548 $abc$29714$new_n2990_
.sym 50549 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19907_new_inv_
.sym 50553 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50555 UI_inst.diplay_number.rest[19]
.sym 50561 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 50562 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 50564 UI_inst.diplay_number.pos[4]
.sym 50570 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 50571 UI_inst.diplay_number.rest[12]
.sym 50578 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 50581 X[8]
.sym 50582 Ang[8]
.sym 50589 Ang[8]
.sym 50591 X[17]
.sym 50592 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[2]_new_
.sym 50594 cordicCORE.U.x_i_s_pipe[16]
.sym 50596 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[8]_new_
.sym 50598 UI_inst.diplay_number.pos[4]
.sym 50599 cinit
.sym 50601 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50603 X[5]
.sym 50604 X[2]
.sym 50606 cordicCORE.U.x_i_s_pipe[7]
.sym 50608 Mag[2]
.sym 50611 cordicCORE.U.x_i_s_pipe[10]
.sym 50614 Mag[5]
.sym 50615 UI_inst.ismagphase
.sym 50618 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50622 Ang[8]
.sym 50623 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[8]_new_
.sym 50624 UI_inst.diplay_number.pos[4]
.sym 50625 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 50628 Mag[2]
.sym 50630 cinit
.sym 50631 X[17]
.sym 50634 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50635 UI_inst.ismagphase
.sym 50636 Mag[5]
.sym 50637 X[5]
.sym 50640 cinit
.sym 50642 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[2]_new_
.sym 50643 X[17]
.sym 50649 cordicCORE.U.x_i_s_pipe[7]
.sym 50655 cordicCORE.U.x_i_s_pipe[10]
.sym 50659 cordicCORE.U.x_i_s_pipe[16]
.sym 50664 UI_inst.ismagphase
.sym 50665 X[2]
.sym 50666 Mag[2]
.sym 50669 CLK36_$glb_clk
.sym 50670 rst_$glb_sr
.sym 50678 CONVST
.sym 50686 UI_inst.ismagphase
.sym 50687 X[17]
.sym 50692 X[2]
.sym 50694 UI_inst.diplay_number.pos[4]
.sym 50696 $abc$29714$new_n2926_
.sym 50705 $abc$29714$new_n2931_
.sym 50712 Mag[0]
.sym 50714 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 50716 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 50717 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50719 UI_inst.ismagphase
.sym 50721 X[10]
.sym 50722 X[6]
.sym 50723 X[0]
.sym 50725 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50727 Mag[6]
.sym 50728 Mag[8]
.sym 50734 Mag[12]
.sym 50739 X[12]
.sym 50741 X[8]
.sym 50742 Mag[10]
.sym 50747 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 50751 UI_inst.ismagphase
.sym 50752 Mag[6]
.sym 50753 X[6]
.sym 50754 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50757 X[10]
.sym 50758 Mag[10]
.sym 50760 UI_inst.ismagphase
.sym 50769 X[0]
.sym 50771 Mag[0]
.sym 50772 UI_inst.ismagphase
.sym 50775 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 50776 Mag[12]
.sym 50777 UI_inst.ismagphase
.sym 50778 X[12]
.sym 50788 Mag[8]
.sym 50789 UI_inst.ismagphase
.sym 50790 X[8]
.sym 50791 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 50792 CLK36_$glb_clk
.sym 50795 DAC2.acc[1]
.sym 50796 DAC2.acc[2]
.sym 50797 DAC2.acc[3]
.sym 50798 DAC2.acc[4]
.sym 50799 DAC2.acc[5]
.sym 50800 DAC2.acc[6]
.sym 50801 DAC2.acc[7]
.sym 50807 X[10]
.sym 50810 X[6]
.sym 50811 X[0]
.sym 50812 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 50816 X[29]
.sym 50822 X[28]
.sym 50826 X[30]
.sym 50827 X[24]
.sym 50828 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 50829 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 50837 X[9]
.sym 50844 UI_inst.ismagphase
.sym 50848 X[19]
.sym 50851 outstuff[0]
.sym 50861 Mag[9]
.sym 50862 X[22]
.sym 50865 DAC2.acc[0]
.sym 50866 X[16]
.sym 50868 X[16]
.sym 50874 Mag[9]
.sym 50875 UI_inst.ismagphase
.sym 50877 X[9]
.sym 50882 X[19]
.sym 50887 X[22]
.sym 50904 outstuff[0]
.sym 50907 DAC2.acc[0]
.sym 50915 CLK36_$glb_clk
.sym 50917 DAC2.acc[8]
.sym 50918 DAC2.acc[9]
.sym 50919 DAC2.acc[10]
.sym 50920 DAC2.acc[11]
.sym 50921 DAC2.acc[12]
.sym 50922 DAC2.acc[13]
.sym 50923 DAC2.acc[14]
.sym 50924 DAC2.acc[15]
.sym 50931 X[9]
.sym 50940 UI_inst.ismagphase
.sym 50941 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 50942 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 50943 X[25]
.sym 50944 X[31]
.sym 50946 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 50949 X[21]
.sym 50952 X[26]
.sym 50959 outstuff[15]
.sym 50963 X[27]
.sym 50969 X[26]
.sym 50978 X[31]
.sym 50979 X[25]
.sym 50992 X[25]
.sym 51000 X[31]
.sym 51006 X[27]
.sym 51021 outstuff[15]
.sym 51027 X[26]
.sym 51038 CLK36_$glb_clk
.sym 51040 Y_T
.sym 51041 UI_inst.count[0]
.sym 51042 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[4]_new_
.sym 51043 outstuff[14]
.sym 51044 outstuff[12]
.sym 51045 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[5]_new_
.sym 51046 outstuff[8]
.sym 51047 outstuff[13]
.sym 51064 X[30]
.sym 51065 X[8]
.sym 51071 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51073 X[21]
.sym 51074 X[20]
.sym 51075 X[31]
.sym 51081 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 51082 $abc$29714$new_n3636_
.sym 51083 $abc$29714$new_n3705_
.sym 51085 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 51086 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 51089 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][10]_new_inv_
.sym 51091 $abc$29714$new_n3758_
.sym 51092 $abc$29714$new_n3639_
.sym 51096 $abc$29714$new_n3583_
.sym 51099 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51101 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51102 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51104 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 51106 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51107 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 51109 $abc$29714$new_n3590_
.sym 51114 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51115 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 51116 $abc$29714$new_n3705_
.sym 51120 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51121 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 51122 $abc$29714$new_n3636_
.sym 51123 $abc$29714$new_n3639_
.sym 51132 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51133 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51134 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 51135 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 51139 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51140 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 51141 $abc$29714$new_n3758_
.sym 51151 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51152 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 51153 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][10]_new_inv_
.sym 51156 $abc$29714$new_n3590_
.sym 51157 $abc$29714$new_n3583_
.sym 51158 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 51159 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51160 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51161 CLK36_$glb_clk
.sym 51165 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[2]_new_
.sym 51168 $abc$29714$new_n3414_
.sym 51169 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[3]_new_
.sym 51182 Y_T
.sym 51188 X[28]
.sym 51193 $abc$29714$new_n3746_
.sym 51195 X[29]
.sym 51205 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 51206 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 51209 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 51211 $abc$29714$new_n3746_
.sym 51212 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51213 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51215 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 51217 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 51219 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 51222 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 51225 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 51226 $abc$29714$new_n3691_
.sym 51227 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][8]_new_inv_
.sym 51230 $abc$29714$new_n3773_
.sym 51231 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51234 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 51237 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 51239 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51240 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 51243 $abc$29714$new_n3746_
.sym 51244 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 51245 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51249 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51250 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 51251 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 51252 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51255 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51257 $abc$29714$new_n3773_
.sym 51258 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 51261 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51262 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 51264 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 51267 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 51268 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51269 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 51273 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 51274 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][8]_new_inv_
.sym 51276 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51280 $abc$29714$new_n3691_
.sym 51281 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 51282 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51283 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51284 CLK36_$glb_clk
.sym 51299 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 51311 X[24]
.sym 51313 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51314 X[28]
.sym 51318 X[30]
.sym 51327 $abc$29714$new_n3766_
.sym 51328 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 51329 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51330 $abc$29714$new_n3785_
.sym 51331 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 51332 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 51334 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][12]_new_inv_
.sym 51335 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 51337 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 51339 $abc$29714$new_n3783_
.sym 51341 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 51342 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 51343 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 51345 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 51347 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51351 TC[2]
.sym 51352 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51353 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 51355 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 51357 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51360 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 51361 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51362 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51363 $abc$29714$new_n3785_
.sym 51366 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 51367 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 51368 TC[2]
.sym 51372 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51374 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 51375 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 51378 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 51380 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 51381 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51384 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51385 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 51387 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 51390 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 51391 $abc$29714$new_n3766_
.sym 51393 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51396 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51397 $abc$29714$new_n3783_
.sym 51398 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 51402 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][12]_new_inv_
.sym 51403 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51405 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 51406 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51407 CLK36_$glb_clk
.sym 51433 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51435 X[25]
.sym 51436 X[31]
.sym 51438 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51439 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51441 X[21]
.sym 51450 $abc$29714$new_n3751_
.sym 51451 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 51452 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51454 $abc$29714$new_n3767_
.sym 51455 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 51456 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51458 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 51460 $abc$29714$new_n3777_
.sym 51461 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 51462 TC[2]
.sym 51463 $abc$29714$new_n3747_
.sym 51464 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51465 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51466 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 51467 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 51468 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 51473 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 51475 $abc$29714$new_n3771_
.sym 51476 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 51478 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51483 $abc$29714$new_n3751_
.sym 51485 $abc$29714$new_n3767_
.sym 51486 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 51489 TC[2]
.sym 51490 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51492 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 51496 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 51497 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 51498 TC[2]
.sym 51501 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 51502 $abc$29714$new_n3751_
.sym 51504 $abc$29714$new_n3747_
.sym 51507 $abc$29714$new_n3751_
.sym 51508 TC[2]
.sym 51509 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51510 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 51513 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 51514 $abc$29714$new_n3751_
.sym 51515 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 51516 $abc$29714$new_n3771_
.sym 51519 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 51520 $abc$29714$new_n3777_
.sym 51522 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51525 TC[2]
.sym 51526 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 51527 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 51529 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51530 CLK36_$glb_clk
.sym 51532 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23991
.sym 51533 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51536 Filter1.tickcount[1]
.sym 51537 $abc$29714$new_n2701_
.sym 51538 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51545 TC[1]
.sym 51557 X[21]
.sym 51561 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51562 X[31]
.sym 51564 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51567 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51573 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 51574 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 51578 TC[2]
.sym 51579 $abc$29714$new_n3778_
.sym 51580 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51582 $abc$29714$new_n3748_
.sym 51585 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 51588 $abc$29714$new_n3753_
.sym 51589 $abc$29714$new_n3751_
.sym 51591 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51593 $abc$29714$new_n3771_
.sym 51594 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 51599 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51600 TC[1]
.sym 51602 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 51603 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51604 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51607 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51609 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51612 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51614 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51618 $abc$29714$new_n3771_
.sym 51620 $abc$29714$new_n3778_
.sym 51621 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 51624 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51625 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 51627 $abc$29714$new_n3753_
.sym 51630 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51631 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 51632 $abc$29714$new_n3748_
.sym 51633 TC[2]
.sym 51636 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51637 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 51638 TC[2]
.sym 51639 $abc$29714$new_n3748_
.sym 51642 $abc$29714$new_n3751_
.sym 51643 TC[2]
.sym 51644 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 51645 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 51648 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 51649 TC[1]
.sym 51650 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 51652 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51653 CLK36_$glb_clk
.sym 51657 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51661 Filter1.tickcount[0]
.sym 51663 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 51676 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51677 TC[2]
.sym 51678 TC[3]
.sym 51687 X[29]
.sym 51696 $abc$29714$new_n3785_
.sym 51698 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 51701 $abc$29714$new_n3770_
.sym 51702 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51703 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 51704 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 51705 TC[1]
.sym 51706 TC[1]
.sym 51707 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 51708 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51709 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 51714 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51715 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 51717 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 51719 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 51721 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 51722 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51723 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51726 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 51729 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 51730 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51731 $abc$29714$new_n3785_
.sym 51732 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51735 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51736 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 51737 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 51738 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51742 TC[1]
.sym 51744 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 51747 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 51748 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51750 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 51753 TC[1]
.sym 51754 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 51756 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 51760 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51761 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 51762 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 51766 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 51767 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51768 $abc$29714$new_n3770_
.sym 51771 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51772 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 51773 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 51774 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 51775 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51776 CLK36_$glb_clk
.sym 51801 $PACKER_VCC_NET
.sym 51802 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51810 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 51819 $abc$29714$new_n3751_
.sym 51820 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 51821 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51822 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][9]_new_inv_
.sym 51823 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51824 TC[3]
.sym 51827 $abc$29714$new_n3785_
.sym 51828 TC[2]
.sym 51829 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 51830 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 51831 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51834 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 51837 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51845 $abc$29714$new_n3771_
.sym 51850 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 51852 TC[2]
.sym 51853 TC[3]
.sym 51858 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][9]_new_inv_
.sym 51859 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 51861 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51864 TC[2]
.sym 51865 TC[3]
.sym 51866 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51870 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 51871 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 51872 $abc$29714$new_n3785_
.sym 51873 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 51882 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 51883 $abc$29714$new_n3751_
.sym 51884 $abc$29714$new_n3771_
.sym 51885 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51895 TC[2]
.sym 51896 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 51897 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 51898 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 51899 CLK36_$glb_clk
.sym 51924 $PACKER_GND_NET
.sym 51928 X[31]
.sym 51946 UI_inst.LCD.tx_done
.sym 51947 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[5]
.sym 51949 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[7]
.sym 51952 UI_inst.LCD.pos[7]
.sym 51954 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[4]
.sym 51956 UI_inst.LCD.pos[5]
.sym 51957 $abc$29714$new_n2430_
.sym 51959 UI_inst.LCD.pos[4]
.sym 51960 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 51961 $abc$29714$new_n2422_
.sym 51964 $abc$29714$new_n2358_
.sym 51970 $abc$29714$new_n2432_
.sym 51972 $abc$29714$new_n2358_
.sym 51981 $abc$29714$new_n2432_
.sym 51982 $abc$29714$new_n2358_
.sym 51983 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[4]
.sym 51984 UI_inst.LCD.tx_done
.sym 51987 $abc$29714$new_n2358_
.sym 51988 $abc$29714$new_n2422_
.sym 51989 UI_inst.LCD.tx_done
.sym 51990 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[7]
.sym 51993 UI_inst.LCD.pos[7]
.sym 51994 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 51999 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52000 UI_inst.LCD.pos[4]
.sym 52011 $abc$29714$new_n2430_
.sym 52012 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[5]
.sym 52013 UI_inst.LCD.tx_done
.sym 52014 $abc$29714$new_n2358_
.sym 52019 UI_inst.LCD.pos[5]
.sym 52020 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52021 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52022 CLK36_$glb_clk
.sym 52024 UI_inst.LCD.pos[14]
.sym 52026 $abc$29714$new_n2420_
.sym 52027 $abc$29714$new_n2408_
.sym 52028 UI_inst.LCD.pos[8]
.sym 52030 $abc$29714$new_n2368_
.sym 52031 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 52036 UI_inst.LCD.pos[1]
.sym 52040 UI_inst.LCD.pos[4]
.sym 52042 UI_inst.LCD.pos[7]
.sym 52049 $PACKER_GND_NET
.sym 52059 $abc$29714$new_n2365_
.sym 52065 UI_inst.LCD.pos[2]
.sym 52067 UI_inst.LCD.pos[3]
.sym 52071 UI_inst.LCD.pos[5]
.sym 52072 UI_inst.LCD.pos[6]
.sym 52074 UI_inst.LCD.pos[4]
.sym 52075 UI_inst.LCD.pos[7]
.sym 52079 UI_inst.LCD.pos[0]
.sym 52092 UI_inst.LCD.pos[1]
.sym 52097 $nextpnr_ICESTORM_LC_21$O
.sym 52099 UI_inst.LCD.pos[0]
.sym 52103 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 52105 UI_inst.LCD.pos[1]
.sym 52109 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 52112 UI_inst.LCD.pos[2]
.sym 52113 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 52115 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 52117 UI_inst.LCD.pos[3]
.sym 52119 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 52121 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 52124 UI_inst.LCD.pos[4]
.sym 52125 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 52127 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 52129 UI_inst.LCD.pos[5]
.sym 52131 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 52133 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 52135 UI_inst.LCD.pos[6]
.sym 52137 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 52139 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 52142 UI_inst.LCD.pos[7]
.sym 52143 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 52147 $abc$29714$new_n2410_
.sym 52148 UI_inst.LCD.pos[9]
.sym 52149 UI_inst.LCD.pos[13]
.sym 52150 UI_inst.LCD.pos[11]
.sym 52151 $abc$29714$new_n2414_
.sym 52152 $abc$29714$new_n2366_
.sym 52153 $abc$29714$new_n2367_
.sym 52154 $abc$29714$new_n2364_
.sym 52159 UI_inst.LCD.pos[2]
.sym 52160 UI_inst.LCD.tx_done
.sym 52161 UI_inst.LCD.pos[3]
.sym 52163 UI_inst.LCD.tx_done
.sym 52165 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[2]
.sym 52167 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[3]
.sym 52171 UI_inst.LCD.pos[10]
.sym 52172 UI_inst.LCD.tx_done
.sym 52178 UI_inst.LCD.tx_done
.sym 52181 UI_inst.LCD.tx_done
.sym 52183 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 52188 UI_inst.LCD.pos[14]
.sym 52190 UI_inst.LCD.pos[12]
.sym 52192 UI_inst.LCD.pos[8]
.sym 52197 UI_inst.LCD.pos[15]
.sym 52205 UI_inst.LCD.pos[9]
.sym 52207 UI_inst.LCD.pos[11]
.sym 52214 UI_inst.LCD.pos[13]
.sym 52218 UI_inst.LCD.pos[10]
.sym 52220 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 52223 UI_inst.LCD.pos[8]
.sym 52224 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 52226 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 52229 UI_inst.LCD.pos[9]
.sym 52230 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 52232 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 52234 UI_inst.LCD.pos[10]
.sym 52236 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 52238 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 52241 UI_inst.LCD.pos[11]
.sym 52242 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 52244 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 52247 UI_inst.LCD.pos[12]
.sym 52248 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 52250 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 52253 UI_inst.LCD.pos[13]
.sym 52254 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 52256 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 52259 UI_inst.LCD.pos[14]
.sym 52260 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 52262 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 52264 UI_inst.LCD.pos[15]
.sym 52266 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 52270 $abc$29714$new_n2394_
.sym 52271 $abc$29714$new_n2360_
.sym 52272 $abc$29714$new_n2390_
.sym 52273 $abc$29714$new_n2363_
.sym 52274 UI_inst.LCD.pos[23]
.sym 52275 $abc$29714$new_n2416_
.sym 52276 UI_inst.LCD.pos[10]
.sym 52277 UI_inst.LCD.pos[21]
.sym 52282 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52284 UI_inst.LCD.display_state[1]
.sym 52290 $abc$29714$new_n2358_
.sym 52291 UI_inst.LCD.pos[9]
.sym 52293 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52294 UI_inst.LCD.pos[24]
.sym 52301 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52306 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 52311 UI_inst.LCD.pos[22]
.sym 52315 UI_inst.LCD.pos[19]
.sym 52317 UI_inst.LCD.pos[18]
.sym 52321 UI_inst.LCD.pos[20]
.sym 52322 UI_inst.LCD.pos[17]
.sym 52325 UI_inst.LCD.pos[16]
.sym 52334 UI_inst.LCD.pos[21]
.sym 52339 UI_inst.LCD.pos[23]
.sym 52343 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 52345 UI_inst.LCD.pos[16]
.sym 52347 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 52349 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 52351 UI_inst.LCD.pos[17]
.sym 52353 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 52355 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 52358 UI_inst.LCD.pos[18]
.sym 52359 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 52361 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 52363 UI_inst.LCD.pos[19]
.sym 52365 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 52367 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 52369 UI_inst.LCD.pos[20]
.sym 52371 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 52373 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 52376 UI_inst.LCD.pos[21]
.sym 52377 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 52379 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 52382 UI_inst.LCD.pos[22]
.sym 52383 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 52385 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 52388 UI_inst.LCD.pos[23]
.sym 52389 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 52393 UI_inst.LCD.pos[26]
.sym 52394 $abc$29714$new_n2384_
.sym 52395 $abc$29714$new_n2376_
.sym 52396 $abc$29714$new_n2378_
.sym 52397 $abc$29714$new_n2362_
.sym 52398 UI_inst.LCD.pos[29]
.sym 52399 UI_inst.LCD.pos[30]
.sym 52400 $abc$29714$new_n2361_
.sym 52405 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[16]
.sym 52413 UI_inst.LCD.pos[16]
.sym 52415 UI_inst.LCD.pos[22]
.sym 52416 UI_inst.LCD.tx_done
.sym 52424 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52429 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 52434 UI_inst.LCD.pos[24]
.sym 52435 UI_inst.LCD.pos[25]
.sym 52440 UI_inst.LCD.pos[28]
.sym 52442 UI_inst.LCD.pos[31]
.sym 52448 UI_inst.LCD.pos[27]
.sym 52450 UI_inst.LCD.pos[26]
.sym 52463 UI_inst.LCD.pos[29]
.sym 52464 UI_inst.LCD.pos[30]
.sym 52466 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 52469 UI_inst.LCD.pos[24]
.sym 52470 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 52472 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 52475 UI_inst.LCD.pos[25]
.sym 52476 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 52478 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 52481 UI_inst.LCD.pos[26]
.sym 52482 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 52484 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 52487 UI_inst.LCD.pos[27]
.sym 52488 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 52490 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 52493 UI_inst.LCD.pos[28]
.sym 52494 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 52496 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 52498 UI_inst.LCD.pos[29]
.sym 52500 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 52502 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 52504 UI_inst.LCD.pos[30]
.sym 52506 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 52509 UI_inst.LCD.pos[31]
.sym 52512 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 52541 $PACKER_GND_NET
.sym 52542 LCD_E
.sym 52557 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[24]
.sym 52560 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[27]
.sym 52565 UI_inst.LCD.pos[24]
.sym 52568 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52569 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52570 $abc$29714$new_n2358_
.sym 52571 UI_inst.LCD.pos[27]
.sym 52574 $abc$29714$new_n2382_
.sym 52578 $abc$29714$new_n2388_
.sym 52582 UI_inst.LCD.tx_done
.sym 52587 UI_inst.LCD.tx_done
.sym 52590 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[24]
.sym 52591 $abc$29714$new_n2388_
.sym 52592 $abc$29714$new_n2358_
.sym 52593 UI_inst.LCD.tx_done
.sym 52596 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52598 UI_inst.LCD.pos[27]
.sym 52620 UI_inst.LCD.pos[24]
.sym 52622 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52626 UI_inst.LCD.tx_done
.sym 52627 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[27]
.sym 52628 $abc$29714$new_n2358_
.sym 52629 $abc$29714$new_n2382_
.sym 52636 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 52637 CLK36_$glb_clk
.sym 52664 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 52669 UI_inst.LCD.tx_done
.sym 52682 Y_T
.sym 52683 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 52687 Y_T
.sym 52700 Y_T
.sym 52705 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 52713 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 52730 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 52751 MINUS
.sym 52784 wen_w
.sym 52793 L0
.sym 52820 L0
.sym 52822 wen_w
.sym 52875 $abc$29714$new_n3330_
.sym 52881 wdata[3]
.sym 52882 wen_w
.sym 52883 wen
.sym 52885 wdata[9]
.sym 52886 wdata[11]
.sym 52887 wdata[1]
.sym 52888 wdata[3]
.sym 52889 wdata[10]
.sym 52920 wen
.sym 52923 L0
.sym 52933 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 52946 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 52955 L0
.sym 52956 F2SRAM.spi_valid
.sym 52968 F2SRAM.second
.sym 52980 F2SRAM.second
.sym 53001 L0
.sym 53002 F2SRAM.spi_valid
.sym 53023 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 53024 CLK36_$glb_clk
.sym 53040 addr_r[14]
.sym 53042 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 53044 addr[1]
.sym 53047 PLUS
.sym 53048 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22569
.sym 53049 wdata[13]
.sym 53067 F2SRAM.second
.sym 53068 F2SRAM.spi_valid
.sym 53071 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 53086 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 53089 L0
.sym 53109 L0
.sym 53118 F2SRAM.spi_valid
.sym 53119 F2SRAM.second
.sym 53144 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 53147 CLK36_$glb_clk
.sym 53148 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 53162 F2SRAM.spi_valid
.sym 53165 addr[4]
.sym 53166 addr[0]
.sym 53167 addr[8]
.sym 53169 addr[9]
.sym 53176 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 53286 F2SRAM.spi_go
.sym 53287 addr[12]
.sym 53293 F2SRAM.nrst
.sym 53518 UI_inst.diplay_number.secondlastacc[11]
.sym 53519 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 53520 UI_inst.diplay_number.secondlastacc[15]
.sym 53521 UI_inst.diplay_number.lastacc[15]
.sym 53522 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 53523 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[9]
.sym 53524 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[1]
.sym 53525 UI_inst.diplay_number.lastacc[11]
.sym 53641 UI_inst.diplay_number.secondlastacc[2]
.sym 53642 UI_inst.diplay_number.secondlastacc[0]
.sym 53643 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[11]
.sym 53644 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[0]
.sym 53645 UI_inst.diplay_number.lastacc[0]
.sym 53646 UI_inst.diplay_number.lastacc[2]
.sym 53647 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[4]
.sym 53648 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[13]
.sym 53652 MINUS
.sym 53657 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53658 UI_inst.diplay_number.acc[9]
.sym 53659 SET
.sym 53660 UI_inst.diplay_number.acc[15]
.sym 53666 $PACKER_VCC_NET
.sym 53668 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53669 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53672 UI_inst.diplay_number.acc[2]
.sym 53675 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 53676 UI_inst.diplay_number.acc[3]
.sym 53687 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 53688 cordicCORE.y_o[0]
.sym 53690 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[0]
.sym 53693 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[0]
.sym 53695 cinit
.sym 53734 cinit
.sym 53736 cordicCORE.y_o[0]
.sym 53751 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[0]
.sym 53752 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 53753 cinit
.sym 53754 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[0]
.sym 53762 CLK36_$glb_clk
.sym 53763 rst_$glb_sr
.sym 53764 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[2]
.sym 53765 UI_inst.diplay_number.rest[5]
.sym 53766 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 53767 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[6]
.sym 53768 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[3]
.sym 53769 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[2]
.sym 53770 $abc$29714$new_n2924_
.sym 53771 UI_inst.diplay_number.rest[3]
.sym 53777 UI_inst.diplay_number.acc[2]
.sym 53785 UI_inst.diplay_number.acc[0]
.sym 53791 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 53797 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 53798 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[13]
.sym 53807 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53808 Ang[0]
.sym 53812 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53815 $abc$29714$new_n2904_
.sym 53816 cordicCORE.y[0]
.sym 53817 $abc$29714$new_n2917_
.sym 53818 UI_inst.diplay_number.rest[0]
.sym 53820 $abc$29714$new_n2905_
.sym 53821 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 53823 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 53826 $PACKER_VCC_NET
.sym 53827 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53828 Ang[1]
.sym 53829 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 53830 cordicCORE.U.x_i_s_pipe[0]
.sym 53833 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[0]
.sym 53834 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 53835 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 53836 UI_inst.diplay_number.pos[4]
.sym 53838 cordicCORE.U.x_i_s_pipe[0]
.sym 53840 cordicCORE.y[0]
.sym 53844 $abc$29714$new_n2917_
.sym 53846 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 53847 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53850 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53851 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[0]
.sym 53852 $abc$29714$new_n2905_
.sym 53856 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 53857 cordicCORE.y[0]
.sym 53858 $PACKER_VCC_NET
.sym 53862 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 53863 $PACKER_VCC_NET
.sym 53864 UI_inst.diplay_number.rest[0]
.sym 53869 UI_inst.diplay_number.rest[0]
.sym 53870 $abc$29714$new_n2904_
.sym 53871 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53874 UI_inst.diplay_number.pos[4]
.sym 53875 Ang[1]
.sym 53876 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 53877 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53880 Ang[0]
.sym 53881 UI_inst.diplay_number.pos[4]
.sym 53882 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53883 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 53884 UI_inst.diplay_number.updating_$glb_ce
.sym 53885 CLK36_$glb_clk
.sym 53900 $abc$29714$new_n2926_
.sym 53902 Ang[0]
.sym 53912 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 53913 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53920 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53929 $abc$29714$new_n2934_
.sym 53930 UI_inst.diplay_number.pos[4]
.sym 53931 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53932 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[6]
.sym 53935 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53937 $abc$29714$new_n2913_
.sym 53939 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53940 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[2]
.sym 53942 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[7]
.sym 53943 $abc$29714$new_n2933_
.sym 53945 UI_inst.diplay_number.rest[7]
.sym 53946 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53948 Ang[6]
.sym 53951 $abc$29714$new_n2931_
.sym 53952 $abc$29714$new_n2929_
.sym 53955 UI_inst.diplay_number.rest[6]
.sym 53956 UI_inst.diplay_number.rest[2]
.sym 53957 $abc$29714$new_n2912_
.sym 53958 $abc$29714$new_n2930_
.sym 53961 UI_inst.diplay_number.rest[6]
.sym 53962 $abc$29714$new_n2930_
.sym 53963 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53964 $abc$29714$new_n2931_
.sym 53967 UI_inst.diplay_number.rest[7]
.sym 53968 $abc$29714$new_n2933_
.sym 53970 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53975 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53976 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53979 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 53980 UI_inst.diplay_number.pos[4]
.sym 53981 $abc$29714$new_n2929_
.sym 53982 Ang[6]
.sym 53985 $abc$29714$new_n2912_
.sym 53987 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 53988 UI_inst.diplay_number.rest[2]
.sym 53991 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[2]
.sym 53993 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 53994 $abc$29714$new_n2913_
.sym 53997 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[6]
.sym 53999 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54003 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[7]
.sym 54005 $abc$29714$new_n2934_
.sym 54006 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54007 UI_inst.diplay_number.updating_$glb_ce
.sym 54008 CLK36_$glb_clk
.sym 54024 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54026 UI_inst.diplay_number.rest[7]
.sym 54027 UI_inst.diplay_number.rest[4]
.sym 54028 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54030 UI_inst.diplay_number.rest[6]
.sym 54031 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54032 UI_inst.diplay_number.rest[2]
.sym 54035 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54038 UI_inst.diplay_number.rest[12]
.sym 54042 UI_inst.diplay_number.rest[8]
.sym 54053 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[9]
.sym 54056 UI_inst.diplay_number.rest[9]
.sym 54057 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[15]
.sym 54058 $abc$29714$new_n2942_
.sym 54060 cordicCORE.U.x_i_s_pipe[0]
.sym 54061 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54065 cinit
.sym 54066 UI_inst.diplay_number.pos[4]
.sym 54067 $abc$29714$new_n2941_
.sym 54068 $abc$29714$new_n2966_
.sym 54069 $abc$29714$new_n2965_
.sym 54070 UI_inst.diplay_number.rest[15]
.sym 54073 Ang[9]
.sym 54074 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 54077 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54080 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54081 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 54082 Ang[7]
.sym 54084 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[9]
.sym 54086 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54087 $abc$29714$new_n2942_
.sym 54090 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 54091 Ang[7]
.sym 54092 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54093 UI_inst.diplay_number.pos[4]
.sym 54096 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[15]
.sym 54098 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54099 $abc$29714$new_n2966_
.sym 54102 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54104 UI_inst.diplay_number.rest[15]
.sym 54105 $abc$29714$new_n2965_
.sym 54110 cordicCORE.U.x_i_s_pipe[0]
.sym 54114 UI_inst.diplay_number.rest[9]
.sym 54116 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54117 $abc$29714$new_n2941_
.sym 54120 Ang[9]
.sym 54123 cinit
.sym 54126 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 54127 UI_inst.diplay_number.pos[4]
.sym 54128 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54129 Ang[9]
.sym 54130 UI_inst.diplay_number.updating_$glb_ce
.sym 54131 CLK36_$glb_clk
.sym 54147 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[9]
.sym 54150 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 54153 UI_inst.diplay_number.rest[15]
.sym 54155 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 54156 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54160 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 54166 UI_inst.diplay_number.rest[22]
.sym 54168 UI_inst.diplay_number.rest[17]
.sym 54176 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54178 $abc$29714$new_n2950_
.sym 54179 cordicCORE.U.x_i_s_pipe[1]
.sym 54182 UI_inst.diplay_number.rest[11]
.sym 54183 UI_inst.diplay_number.pos[4]
.sym 54185 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54186 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 54187 cordicCORE.U.x_i_s_pipe[5]
.sym 54188 Ang[14]
.sym 54189 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54191 cordicCORE.U.x_i_s_pipe[6]
.sym 54192 $abc$29714$new_n2949_
.sym 54193 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 54194 $abc$29714$new_n2946_
.sym 54195 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54197 UI_inst.diplay_number.rest[10]
.sym 54200 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 54203 $abc$29714$new_n2945_
.sym 54208 UI_inst.diplay_number.rest[11]
.sym 54209 $abc$29714$new_n2949_
.sym 54210 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54216 cordicCORE.U.x_i_s_pipe[5]
.sym 54219 $abc$29714$new_n2950_
.sym 54221 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54222 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 54225 Ang[14]
.sym 54226 UI_inst.diplay_number.pos[4]
.sym 54227 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 54228 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54232 cordicCORE.U.x_i_s_pipe[6]
.sym 54238 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54239 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 54240 $abc$29714$new_n2946_
.sym 54244 cordicCORE.U.x_i_s_pipe[1]
.sym 54249 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54251 UI_inst.diplay_number.rest[10]
.sym 54252 $abc$29714$new_n2945_
.sym 54253 UI_inst.diplay_number.updating_$glb_ce
.sym 54254 CLK36_$glb_clk
.sym 54269 UI_inst.diplay_number.rest[16]
.sym 54271 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 54273 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[19]
.sym 54276 Ang[14]
.sym 54278 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 54279 UI_inst.diplay_number.pos[4]
.sym 54281 UI_inst.diplay_number.rest[20]
.sym 54283 UI_inst.diplay_number.rest[19]
.sym 54285 UI_inst.diplay_number.rest[18]
.sym 54289 UI_inst.diplay_number.rest[23]
.sym 54291 UI_inst.diplay_number.rest[26]
.sym 54297 $abc$29714$new_n2990_
.sym 54299 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[25]
.sym 54303 $abc$29714$new_n2953_
.sym 54304 UI_inst.diplay_number.pos[4]
.sym 54305 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54307 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54308 UI_inst.diplay_number.rest[31]
.sym 54309 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 54312 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$and$/usr/local/bin/../share/yosys/techmap.v:434$11556_Y[12]_new_
.sym 54313 $abc$29714$new_n2938_
.sym 54315 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 54317 UI_inst.diplay_number.rest[8]
.sym 54320 $abc$29714$new_n3002_
.sym 54321 UI_inst.diplay_number.rest[25]
.sym 54322 $abc$29714$new_n2937_
.sym 54323 UI_inst.diplay_number.rest[12]
.sym 54324 $abc$29714$new_n2954_
.sym 54325 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54326 $abc$29714$new_n2989_
.sym 54328 Ang[12]
.sym 54330 $abc$29714$new_n2989_
.sym 54331 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54333 UI_inst.diplay_number.rest[25]
.sym 54337 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 54338 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54339 $abc$29714$new_n2938_
.sym 54342 $abc$29714$new_n2953_
.sym 54343 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54345 UI_inst.diplay_number.rest[12]
.sym 54348 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54349 UI_inst.diplay_number.rest[31]
.sym 54350 $abc$29714$new_n3002_
.sym 54354 $abc$29714$new_n2937_
.sym 54355 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 54356 UI_inst.diplay_number.rest[8]
.sym 54360 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54361 $abc$29714$new_n2990_
.sym 54363 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[25]
.sym 54366 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$and$/usr/local/bin/../share/yosys/techmap.v:434$11556_Y[12]_new_
.sym 54367 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54368 $abc$29714$new_n2954_
.sym 54369 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 54372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54374 UI_inst.diplay_number.pos[4]
.sym 54375 Ang[12]
.sym 54376 UI_inst.diplay_number.updating_$glb_ce
.sym 54377 CLK36_$glb_clk
.sym 54379 UI_inst.diplay_number.difference[32]
.sym 54380 UI_inst.diplay_number.rest[24]
.sym 54381 UI_inst.diplay_number.rest[30]
.sym 54382 UI_inst.diplay_number.rest[28]
.sym 54383 UI_inst.diplay_number.rest[22]
.sym 54384 UI_inst.diplay_number.rest[17]
.sym 54385 UI_inst.diplay_number.rest[27]
.sym 54386 $abc$29714$new_n3002_
.sym 54391 UI_inst.diplay_number.rest[25]
.sym 54393 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[25]
.sym 54394 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[24]
.sym 54396 UI_inst.diplay_number.pos[4]
.sym 54399 UI_inst.diplay_number.rest[31]
.sym 54402 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 54405 UI_inst.diplay_number.rest[29]
.sym 54407 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 54409 UI_inst.diplay_number.rest[19]
.sym 54410 X[23]
.sym 54411 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54412 X[20]
.sym 54414 Ang[12]
.sym 54421 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19907_new_inv_
.sym 54422 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54424 UI_inst.diplay_number.pos[4]
.sym 54425 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 54427 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54431 X[25]
.sym 54433 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 54442 X[19]
.sym 54448 UI_inst.ismagphase
.sym 54451 UI_inst.diplay_number.rest[19]
.sym 54453 X[25]
.sym 54455 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 54456 UI_inst.ismagphase
.sym 54459 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54460 UI_inst.diplay_number.rest[19]
.sym 54461 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 54462 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 54484 UI_inst.diplay_number.pos[4]
.sym 54485 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 54495 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19907_new_inv_
.sym 54496 X[19]
.sym 54497 UI_inst.ismagphase
.sym 54498 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 54499 UI_inst.diplay_number.updating_$glb_ce
.sym 54500 CLK36_$glb_clk
.sym 54502 UI_inst.diplay_number.rest[20]
.sym 54503 UI_inst.diplay_number.rest[21]
.sym 54504 UI_inst.diplay_number.rest[18]
.sym 54505 $abc$29714$new_n3003_
.sym 54506 UI_inst.diplay_number.rest[23]
.sym 54507 UI_inst.diplay_number.rest[26]
.sym 54509 UI_inst.diplay_number.rest[29]
.sym 54516 X[28]
.sym 54517 $abc$29714$new_n2970_
.sym 54524 X[24]
.sym 54525 X[30]
.sym 54528 X[19]
.sym 54545 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 54552 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 54621 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 54622 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 54623 CLK36_$glb_clk
.sym 54625 outstuff[4]
.sym 54626 outstuff[5]
.sym 54627 outstuff[1]
.sym 54629 outstuff[2]
.sym 54630 outstuff[7]
.sym 54639 X[26]
.sym 54641 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 54646 X[31]
.sym 54648 X[21]
.sym 54652 $PACKER_VCC_NET
.sym 54656 X[18]
.sym 54666 outstuff[0]
.sym 54668 DAC2.acc[2]
.sym 54670 DAC2.acc[4]
.sym 54671 DAC2.acc[5]
.sym 54675 DAC2.acc[1]
.sym 54676 outstuff[3]
.sym 54677 outstuff[6]
.sym 54680 DAC2.acc[0]
.sym 54681 DAC2.acc[7]
.sym 54687 outstuff[7]
.sym 54690 outstuff[4]
.sym 54691 outstuff[5]
.sym 54692 outstuff[1]
.sym 54693 DAC2.acc[3]
.sym 54694 outstuff[2]
.sym 54696 DAC2.acc[6]
.sym 54698 $auto$alumacc.cc:474:replace_alu$3169.C[1]
.sym 54700 DAC2.acc[0]
.sym 54701 outstuff[0]
.sym 54704 $auto$alumacc.cc:474:replace_alu$3169.C[2]
.sym 54706 DAC2.acc[1]
.sym 54707 outstuff[1]
.sym 54708 $auto$alumacc.cc:474:replace_alu$3169.C[1]
.sym 54710 $auto$alumacc.cc:474:replace_alu$3169.C[3]
.sym 54712 outstuff[2]
.sym 54713 DAC2.acc[2]
.sym 54714 $auto$alumacc.cc:474:replace_alu$3169.C[2]
.sym 54716 $auto$alumacc.cc:474:replace_alu$3169.C[4]
.sym 54718 DAC2.acc[3]
.sym 54719 outstuff[3]
.sym 54720 $auto$alumacc.cc:474:replace_alu$3169.C[3]
.sym 54722 $auto$alumacc.cc:474:replace_alu$3169.C[5]
.sym 54724 outstuff[4]
.sym 54725 DAC2.acc[4]
.sym 54726 $auto$alumacc.cc:474:replace_alu$3169.C[4]
.sym 54728 $auto$alumacc.cc:474:replace_alu$3169.C[6]
.sym 54730 outstuff[5]
.sym 54731 DAC2.acc[5]
.sym 54732 $auto$alumacc.cc:474:replace_alu$3169.C[5]
.sym 54734 $auto$alumacc.cc:474:replace_alu$3169.C[7]
.sym 54736 DAC2.acc[6]
.sym 54737 outstuff[6]
.sym 54738 $auto$alumacc.cc:474:replace_alu$3169.C[6]
.sym 54740 $auto$alumacc.cc:474:replace_alu$3169.C[8]
.sym 54742 DAC2.acc[7]
.sym 54743 outstuff[7]
.sym 54744 $auto$alumacc.cc:474:replace_alu$3169.C[7]
.sym 54746 CLK36_$glb_clk
.sym 54763 X[20]
.sym 54766 UI_inst.ismagphase
.sym 54770 X[21]
.sym 54771 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25392
.sym 54784 $auto$alumacc.cc:474:replace_alu$3169.C[8]
.sym 54789 outstuff[9]
.sym 54790 DAC2.acc[9]
.sym 54792 outstuff[14]
.sym 54795 outstuff[10]
.sym 54799 outstuff[11]
.sym 54801 outstuff[12]
.sym 54802 DAC2.dac_val[15]
.sym 54803 outstuff[8]
.sym 54804 outstuff[13]
.sym 54805 DAC2.acc[8]
.sym 54809 DAC2.acc[12]
.sym 54810 DAC2.acc[13]
.sym 54811 DAC2.acc[14]
.sym 54812 DAC2.acc[15]
.sym 54815 DAC2.acc[10]
.sym 54816 DAC2.acc[11]
.sym 54821 $auto$alumacc.cc:474:replace_alu$3169.C[9]
.sym 54823 outstuff[8]
.sym 54824 DAC2.acc[8]
.sym 54825 $auto$alumacc.cc:474:replace_alu$3169.C[8]
.sym 54827 $auto$alumacc.cc:474:replace_alu$3169.C[10]
.sym 54829 outstuff[9]
.sym 54830 DAC2.acc[9]
.sym 54831 $auto$alumacc.cc:474:replace_alu$3169.C[9]
.sym 54833 $auto$alumacc.cc:474:replace_alu$3169.C[11]
.sym 54835 DAC2.acc[10]
.sym 54836 outstuff[10]
.sym 54837 $auto$alumacc.cc:474:replace_alu$3169.C[10]
.sym 54839 $auto$alumacc.cc:474:replace_alu$3169.C[12]
.sym 54841 DAC2.acc[11]
.sym 54842 outstuff[11]
.sym 54843 $auto$alumacc.cc:474:replace_alu$3169.C[11]
.sym 54845 $auto$alumacc.cc:474:replace_alu$3169.C[13]
.sym 54847 outstuff[12]
.sym 54848 DAC2.acc[12]
.sym 54849 $auto$alumacc.cc:474:replace_alu$3169.C[12]
.sym 54851 $auto$alumacc.cc:474:replace_alu$3169.C[14]
.sym 54853 outstuff[13]
.sym 54854 DAC2.acc[13]
.sym 54855 $auto$alumacc.cc:474:replace_alu$3169.C[13]
.sym 54857 $auto$alumacc.cc:474:replace_alu$3169.C[15]
.sym 54859 outstuff[14]
.sym 54860 DAC2.acc[14]
.sym 54861 $auto$alumacc.cc:474:replace_alu$3169.C[14]
.sym 54863 $auto$alumacc.cc:474:replace_alu$3169.C[16]
.sym 54865 DAC2.dac_val[15]
.sym 54866 DAC2.acc[15]
.sym 54867 $auto$alumacc.cc:474:replace_alu$3169.C[15]
.sym 54869 CLK36_$glb_clk
.sym 54873 UI_inst.count[2]
.sym 54874 UI_inst.count[3]
.sym 54875 UI_inst.count[4]
.sym 54876 UI_inst.count[5]
.sym 54877 UI_inst.count[6]
.sym 54878 UI_inst.count[7]
.sym 54904 X[20]
.sym 54906 X[23]
.sym 54907 $auto$alumacc.cc:474:replace_alu$3169.C[16]
.sym 54920 X[24]
.sym 54922 $PACKER_VCC_NET
.sym 54928 UI_inst.count[1]
.sym 54929 UI_inst.count[0]
.sym 54932 X[29]
.sym 54933 X[28]
.sym 54934 UI_inst.count[6]
.sym 54935 UI_inst.count[7]
.sym 54937 X[30]
.sym 54938 UI_inst.count[2]
.sym 54939 UI_inst.count[3]
.sym 54940 UI_inst.count[4]
.sym 54941 UI_inst.count[5]
.sym 54948 $auto$alumacc.cc:474:replace_alu$3169.C[16]
.sym 54951 $PACKER_VCC_NET
.sym 54953 UI_inst.count[0]
.sym 54957 UI_inst.count[5]
.sym 54958 UI_inst.count[4]
.sym 54959 UI_inst.count[6]
.sym 54960 UI_inst.count[7]
.sym 54966 X[30]
.sym 54972 X[28]
.sym 54975 UI_inst.count[2]
.sym 54976 UI_inst.count[1]
.sym 54977 UI_inst.count[0]
.sym 54978 UI_inst.count[3]
.sym 54982 X[24]
.sym 54988 X[29]
.sym 54992 CLK36_$glb_clk
.sym 54994 UI_inst.count[8]
.sym 54995 UI_inst.count[9]
.sym 54996 UI_inst.count[10]
.sym 54997 UI_inst.count[11]
.sym 54998 UI_inst.count[12]
.sym 54999 UI_inst.count[13]
.sym 55000 UI_inst.count[14]
.sym 55001 UI_inst.count[15]
.sym 55006 X[24]
.sym 55037 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[2]_new_
.sym 55040 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[5]_new_
.sym 55041 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[3]_new_
.sym 55045 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[4]_new_
.sym 55057 UI_inst.count[14]
.sym 55058 UI_inst.count[15]
.sym 55059 UI_inst.count[8]
.sym 55060 UI_inst.count[9]
.sym 55061 UI_inst.count[10]
.sym 55062 UI_inst.count[11]
.sym 55063 UI_inst.count[12]
.sym 55064 UI_inst.count[13]
.sym 55080 UI_inst.count[14]
.sym 55081 UI_inst.count[15]
.sym 55082 UI_inst.count[13]
.sym 55083 UI_inst.count[12]
.sym 55098 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[4]_new_
.sym 55099 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[3]_new_
.sym 55100 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[5]_new_
.sym 55101 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[2]_new_
.sym 55104 UI_inst.count[11]
.sym 55105 UI_inst.count[8]
.sym 55106 UI_inst.count[9]
.sym 55107 UI_inst.count[10]
.sym 55117 UI_inst.count[16]
.sym 55118 UI_inst.count[17]
.sym 55119 UI_inst.count[18]
.sym 55120 UI_inst.count[19]
.sym 55121 UI_inst.count[20]
.sym 55122 UI_inst.count[21]
.sym 55123 UI_inst.count[22]
.sym 55124 UI_inst.count[23]
.sym 55125 MINUS
.sym 55131 $abc$29714$new_n3414_
.sym 55135 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 55146 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55252 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 55256 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 55265 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 55269 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 55271 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24064
.sym 55363 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[6]
.sym 55364 $abc$29714$new_n2697_
.sym 55365 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55367 $abc$29714$new_n2696_
.sym 55368 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[5]
.sym 55369 $auto$alumacc.cc:474:replace_alu$3154.C[5]
.sym 55370 $abc$29714$new_n2702_
.sym 55380 TC[1]
.sym 55392 TC[3]
.sym 55395 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23991
.sym 55396 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 55398 TC[2]
.sym 55406 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23991
.sym 55408 TC[3]
.sym 55410 Filter1.tickcount[0]
.sym 55416 Filter1.tickcount[1]
.sym 55417 TC[2]
.sym 55424 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55425 Filter1.tickcount[5]
.sym 55426 Filter1.tickcount[6]
.sym 55427 $abc$29714$new_n2702_
.sym 55429 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 55430 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55432 Filter1.tickcount[4]
.sym 55433 $abc$29714$new_n2701_
.sym 55435 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 55437 Filter1.tickcount[0]
.sym 55438 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55439 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 55443 $abc$29714$new_n2702_
.sym 55444 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 55445 Filter1.tickcount[4]
.sym 55446 $abc$29714$new_n2701_
.sym 55464 Filter1.tickcount[1]
.sym 55468 Filter1.tickcount[6]
.sym 55469 Filter1.tickcount[5]
.sym 55470 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 55473 TC[3]
.sym 55475 TC[2]
.sym 55483 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23991
.sym 55484 CLK36_$glb_clk
.sym 55485 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55488 Filter1.tickcount[2]
.sym 55489 Filter1.tickcount[3]
.sym 55490 Filter1.tickcount[4]
.sym 55491 Filter1.tickcount[5]
.sym 55492 Filter1.tickcount[6]
.sym 55493 Filter1.tickcount[7]
.sym 55509 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55510 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55531 $PACKER_VCC_NET
.sym 55547 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55549 Filter1.tickcount[0]
.sym 55552 TC[3]
.sym 55558 TC[2]
.sym 55559 $nextpnr_ICESTORM_LC_9$O
.sym 55562 TC[2]
.sym 55565 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 55567 TC[3]
.sym 55575 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 55596 Filter1.tickcount[0]
.sym 55598 $PACKER_VCC_NET
.sym 55606 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 55607 CLK36_$glb_clk
.sym 55608 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 55609 Filter1.tickcount[8]
.sym 55610 Filter1.tickcount[9]
.sym 55611 Filter1.tickcount[10]
.sym 55634 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 55735 $abc$29714$new_n2442_
.sym 55736 UI_inst.LCD.pos[1]
.sym 55738 $abc$29714$new_n4016_
.sym 55752 $PACKER_GND_NET
.sym 55763 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55767 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55855 $abc$29714$new_n2438_
.sym 55856 UI_inst.LCD.pos[3]
.sym 55857 $abc$29714$new_n2435_
.sym 55858 UI_inst.LCD.pos[0]
.sym 55859 UI_inst.LCD.pos[2]
.sym 55860 $abc$29714$new_n2445_
.sym 55861 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 55862 $abc$29714$new_n2446_
.sym 55867 UI_inst.LCD.tx_done
.sym 55871 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 55874 UI_inst.LCD.tx_done
.sym 55875 UI_inst.LCD.pos[10]
.sym 55881 $abc$29714$new_n2358_
.sym 55900 UI_inst.LCD.pos[1]
.sym 55904 UI_inst.LCD.pos[14]
.sym 55906 $abc$29714$new_n2420_
.sym 55907 $abc$29714$new_n2408_
.sym 55908 UI_inst.LCD.tx_done
.sym 55911 UI_inst.LCD.tx_done
.sym 55912 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[8]
.sym 55913 UI_inst.LCD.pos[4]
.sym 55914 UI_inst.LCD.pos[7]
.sym 55915 UI_inst.LCD.pos[0]
.sym 55916 UI_inst.LCD.pos[8]
.sym 55918 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[14]
.sym 55919 $abc$29714$new_n2358_
.sym 55921 UI_inst.LCD.pos[3]
.sym 55923 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55924 UI_inst.LCD.pos[2]
.sym 55926 UI_inst.LCD.pos[5]
.sym 55929 $abc$29714$new_n2408_
.sym 55930 UI_inst.LCD.tx_done
.sym 55931 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[14]
.sym 55932 $abc$29714$new_n2358_
.sym 55941 UI_inst.LCD.pos[8]
.sym 55943 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55947 UI_inst.LCD.pos[14]
.sym 55950 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55953 UI_inst.LCD.tx_done
.sym 55954 $abc$29714$new_n2420_
.sym 55955 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[8]
.sym 55956 $abc$29714$new_n2358_
.sym 55965 UI_inst.LCD.pos[8]
.sym 55966 UI_inst.LCD.pos[5]
.sym 55967 UI_inst.LCD.pos[7]
.sym 55968 UI_inst.LCD.pos[4]
.sym 55971 UI_inst.LCD.pos[2]
.sym 55972 UI_inst.LCD.pos[1]
.sym 55973 UI_inst.LCD.pos[0]
.sym 55974 UI_inst.LCD.pos[3]
.sym 55975 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 55976 CLK36_$glb_clk
.sym 55978 $abc$29714$new_n2370_
.sym 55979 $abc$29714$new_n2466_
.sym 55980 $abc$29714$new_n2418_
.sym 55981 $abc$29714$new_n2371_
.sym 55983 $abc$29714$new_n2425_
.sym 55984 $abc$29714$new_n2359_
.sym 55985 $abc$29714$new_n2358_
.sym 55990 UI_inst.LCD.tx_done
.sym 55999 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56003 UI_inst.LCD.tx_done
.sym 56009 $abc$29714$new_n2358_
.sym 56012 UI_inst.LCD.pos[9]
.sym 56020 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[9]
.sym 56021 UI_inst.LCD.pos[13]
.sym 56022 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[11]
.sym 56023 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56024 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[13]
.sym 56025 $abc$29714$new_n2368_
.sym 56026 $abc$29714$new_n2365_
.sym 56027 UI_inst.LCD.pos[14]
.sym 56028 UI_inst.LCD.pos[9]
.sym 56030 UI_inst.LCD.pos[11]
.sym 56032 UI_inst.LCD.tx_done
.sym 56033 UI_inst.LCD.pos[10]
.sym 56035 $abc$29714$new_n2410_
.sym 56037 UI_inst.LCD.pos[15]
.sym 56038 UI_inst.LCD.tx_done
.sym 56039 $abc$29714$new_n2414_
.sym 56040 $abc$29714$new_n2366_
.sym 56041 $abc$29714$new_n2367_
.sym 56042 UI_inst.LCD.pos[16]
.sym 56045 $abc$29714$new_n2418_
.sym 56046 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56047 UI_inst.LCD.pos[12]
.sym 56049 UI_inst.LCD.tx_done
.sym 56050 $abc$29714$new_n2358_
.sym 56052 UI_inst.LCD.pos[13]
.sym 56054 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56058 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[9]
.sym 56059 UI_inst.LCD.tx_done
.sym 56060 $abc$29714$new_n2418_
.sym 56061 $abc$29714$new_n2358_
.sym 56064 $abc$29714$new_n2410_
.sym 56065 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[13]
.sym 56066 $abc$29714$new_n2358_
.sym 56067 UI_inst.LCD.tx_done
.sym 56070 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[11]
.sym 56071 $abc$29714$new_n2358_
.sym 56072 UI_inst.LCD.tx_done
.sym 56073 $abc$29714$new_n2414_
.sym 56076 UI_inst.LCD.pos[11]
.sym 56078 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56082 UI_inst.LCD.pos[16]
.sym 56083 UI_inst.LCD.pos[15]
.sym 56084 UI_inst.LCD.pos[14]
.sym 56085 UI_inst.LCD.pos[13]
.sym 56088 UI_inst.LCD.pos[9]
.sym 56089 UI_inst.LCD.pos[10]
.sym 56090 UI_inst.LCD.pos[11]
.sym 56091 UI_inst.LCD.pos[12]
.sym 56094 $abc$29714$new_n2365_
.sym 56095 $abc$29714$new_n2368_
.sym 56096 $abc$29714$new_n2366_
.sym 56097 $abc$29714$new_n2367_
.sym 56098 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56099 CLK36_$glb_clk
.sym 56101 UI_inst.LCD.pos[22]
.sym 56103 UI_inst.LCD.pos[19]
.sym 56104 $abc$29714$new_n2398_
.sym 56105 $abc$29714$new_n2392_
.sym 56106 $abc$29714$new_n2404_
.sym 56108 UI_inst.LCD.pos[16]
.sym 56113 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56114 UI_inst.LCD.tx_done
.sym 56120 UI_inst.LCD.tx_done
.sym 56122 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56132 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56145 UI_inst.LCD.tx_done
.sym 56146 $abc$29714$new_n2362_
.sym 56147 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[21]
.sym 56149 $abc$29714$new_n2361_
.sym 56153 $abc$29714$new_n2358_
.sym 56156 UI_inst.LCD.pos[10]
.sym 56157 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[23]
.sym 56158 $abc$29714$new_n2394_
.sym 56160 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[10]
.sym 56161 $abc$29714$new_n2363_
.sym 56162 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56163 $abc$29714$new_n2416_
.sym 56166 UI_inst.LCD.pos[22]
.sym 56167 UI_inst.LCD.pos[24]
.sym 56168 $abc$29714$new_n2390_
.sym 56169 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56170 UI_inst.LCD.pos[23]
.sym 56173 UI_inst.LCD.pos[21]
.sym 56175 UI_inst.LCD.pos[21]
.sym 56177 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56181 $abc$29714$new_n2363_
.sym 56183 $abc$29714$new_n2361_
.sym 56184 $abc$29714$new_n2362_
.sym 56187 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56188 UI_inst.LCD.pos[23]
.sym 56193 UI_inst.LCD.pos[22]
.sym 56194 UI_inst.LCD.pos[21]
.sym 56195 UI_inst.LCD.pos[23]
.sym 56196 UI_inst.LCD.pos[24]
.sym 56199 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[23]
.sym 56200 UI_inst.LCD.tx_done
.sym 56201 $abc$29714$new_n2358_
.sym 56202 $abc$29714$new_n2390_
.sym 56205 UI_inst.LCD.pos[10]
.sym 56208 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56211 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[10]
.sym 56212 UI_inst.LCD.tx_done
.sym 56213 $abc$29714$new_n2358_
.sym 56214 $abc$29714$new_n2416_
.sym 56217 UI_inst.LCD.tx_done
.sym 56218 $abc$29714$new_n2358_
.sym 56219 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[21]
.sym 56220 $abc$29714$new_n2394_
.sym 56221 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56222 CLK36_$glb_clk
.sym 56228 UI_inst.LCD.pos[31]
.sym 56231 $abc$29714$new_n2374_
.sym 56241 LCD_E
.sym 56248 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56254 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56265 UI_inst.LCD.tx_done
.sym 56267 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[26]
.sym 56270 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[29]
.sym 56271 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[30]
.sym 56274 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56275 $abc$29714$new_n2376_
.sym 56276 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56278 UI_inst.LCD.pos[29]
.sym 56279 $abc$29714$new_n2358_
.sym 56282 $abc$29714$new_n2384_
.sym 56285 UI_inst.LCD.pos[28]
.sym 56287 UI_inst.LCD.pos[27]
.sym 56289 UI_inst.LCD.pos[26]
.sym 56291 UI_inst.LCD.pos[25]
.sym 56292 $abc$29714$new_n2378_
.sym 56293 UI_inst.LCD.pos[31]
.sym 56295 UI_inst.LCD.pos[30]
.sym 56298 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[26]
.sym 56299 $abc$29714$new_n2358_
.sym 56300 UI_inst.LCD.tx_done
.sym 56301 $abc$29714$new_n2384_
.sym 56304 UI_inst.LCD.pos[26]
.sym 56305 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56311 UI_inst.LCD.pos[30]
.sym 56312 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56317 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56319 UI_inst.LCD.pos[29]
.sym 56322 UI_inst.LCD.pos[27]
.sym 56323 UI_inst.LCD.pos[26]
.sym 56324 UI_inst.LCD.pos[28]
.sym 56325 UI_inst.LCD.pos[25]
.sym 56328 $abc$29714$new_n2358_
.sym 56329 UI_inst.LCD.tx_done
.sym 56330 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[29]
.sym 56331 $abc$29714$new_n2378_
.sym 56334 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[30]
.sym 56335 $abc$29714$new_n2358_
.sym 56336 UI_inst.LCD.tx_done
.sym 56337 $abc$29714$new_n2376_
.sym 56340 UI_inst.LCD.pos[30]
.sym 56341 UI_inst.LCD.pos[29]
.sym 56342 UI_inst.LCD.pos[31]
.sym 56344 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56345 CLK36_$glb_clk
.sym 56361 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 56364 UI_inst.LCD.tx_done
.sym 56479 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 56514 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 56515 $PACKER_GND_NET
.sym 56518 LCD_E
.sym 56536 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 56537 $PACKER_GND_NET
.sym 56538 LCD_E
.sym 56592 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[9]
.sym 56698 $abc$29714$new_n3397_
.sym 56699 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 56700 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 56701 UI_inst.cnt2[1]
.sym 56702 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25160
.sym 56703 $abc$29714$new_n3399_
.sym 56705 $abc$29714$new_n3302_
.sym 56706 $abc$29714$new_n3294_
.sym 56709 wdata[2]
.sym 56711 $abc$29714$new_n3322_
.sym 56713 $abc$29714$new_n3310_
.sym 56719 $abc$29714$new_n3314_
.sym 56720 wdata[7]
.sym 56737 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25160
.sym 56752 $PACKER_GND_NET
.sym 56754 UI_inst.cnt2[0]
.sym 56758 $PACKER_GND_NET
.sym 56859 UI_inst.btnt2
.sym 56860 $abc$29714$new_n3396_
.sym 56861 $abc$29714$new_n3393_
.sym 56863 $abc$29714$new_n3398_
.sym 56871 wdata[11]
.sym 56872 addr[5]
.sym 56873 addr[7]
.sym 56874 addr[6]
.sym 56876 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 56879 wdata[12]
.sym 56980 UI_inst.cnt2[0]
.sym 56981 $abc$29714$new_n3394_
.sym 56985 $abc$29714$new_n3395_
.sym 56992 addr[13]
.sym 56993 addr_w[14]
.sym 57001 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 57121 $PACKER_VCC_NET
.sym 57125 L0
.sym 57135 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 57136 $PACKER_VCC_NET
.sym 57225 UI_inst.diplay_number.lastacc[8]
.sym 57226 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 57227 UI_inst.diplay_number.lastacc[7]
.sym 57228 UI_inst.diplay_number.lastacc[5]
.sym 57229 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 57231 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[7]
.sym 57232 UI_inst.diplay_number.secondlastacc[7]
.sym 57254 $PACKER_GND_NET
.sym 57259 $PACKER_GND_NET
.sym 57348 UI_inst.diplay_number.secondlastacc[9]
.sym 57349 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 57350 UI_inst.diplay_number.secondlastacc[5]
.sym 57351 UI_inst.diplay_number.secondlastacc[8]
.sym 57352 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 57353 UI_inst.diplay_number.acc[11]
.sym 57354 UI_inst.diplay_number.lastacc[1]
.sym 57355 UI_inst.diplay_number.lastacc[9]
.sym 57360 UI_inst.diplay_number.acc[2]
.sym 57362 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 57366 UI_inst.diplay_number.acc[3]
.sym 57370 UI_inst.diplay_number.acc[5]
.sym 57374 $abc$29714$new_n2752_
.sym 57376 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 57395 UI_inst.diplay_number.acc[1]
.sym 57396 UI_inst.diplay_number.lastacc[11]
.sym 57397 UI_inst.diplay_number.acc[15]
.sym 57400 $abc$29714$new_n2752_
.sym 57403 UI_inst.diplay_number.acc[9]
.sym 57408 UI_inst.diplay_number.lastacc[15]
.sym 57418 UI_inst.diplay_number.acc[11]
.sym 57422 $abc$29714$new_n2752_
.sym 57423 UI_inst.diplay_number.lastacc[11]
.sym 57431 UI_inst.diplay_number.acc[11]
.sym 57435 UI_inst.diplay_number.lastacc[15]
.sym 57436 $abc$29714$new_n2752_
.sym 57440 UI_inst.diplay_number.acc[15]
.sym 57447 UI_inst.diplay_number.acc[15]
.sym 57454 UI_inst.diplay_number.acc[9]
.sym 57460 UI_inst.diplay_number.acc[1]
.sym 57465 UI_inst.diplay_number.acc[11]
.sym 57468 UI_inst.diplay_number.updating_$glb_ce
.sym 57469 CLK36_$glb_clk
.sym 57471 UI_inst.diplay_number.secondlastacc[13]
.sym 57472 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[5]
.sym 57473 UI_inst.diplay_number.secondlastacc[4]
.sym 57474 UI_inst.diplay_number.lastacc[4]
.sym 57475 UI_inst.diplay_number.secondlastacc[1]
.sym 57476 UI_inst.diplay_number.lastacc[13]
.sym 57477 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[8]
.sym 57478 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[9]
.sym 57487 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 57488 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[11]
.sym 57491 UI_inst.diplay_number.acc[1]
.sym 57492 UI_inst.diplay_number.acc[9]
.sym 57493 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 57498 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 57499 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[4]
.sym 57503 UI_inst.diplay_number.acc[4]
.sym 57504 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[1]
.sym 57506 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[5]
.sym 57512 UI_inst.diplay_number.secondlastacc[11]
.sym 57514 UI_inst.diplay_number.acc[0]
.sym 57516 UI_inst.diplay_number.acc[2]
.sym 57517 UI_inst.diplay_number.lastacc[2]
.sym 57523 UI_inst.diplay_number.acc[13]
.sym 57524 UI_inst.diplay_number.lastacc[0]
.sym 57529 UI_inst.diplay_number.acc[4]
.sym 57534 $abc$29714$new_n2752_
.sym 57546 UI_inst.diplay_number.lastacc[2]
.sym 57547 $abc$29714$new_n2752_
.sym 57553 UI_inst.diplay_number.lastacc[0]
.sym 57554 $abc$29714$new_n2752_
.sym 57559 UI_inst.diplay_number.secondlastacc[11]
.sym 57566 UI_inst.diplay_number.acc[0]
.sym 57571 UI_inst.diplay_number.acc[0]
.sym 57576 UI_inst.diplay_number.acc[2]
.sym 57584 UI_inst.diplay_number.acc[4]
.sym 57590 UI_inst.diplay_number.acc[13]
.sym 57591 UI_inst.diplay_number.updating_$glb_ce
.sym 57592 CLK36_$glb_clk
.sym 57594 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 57595 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[1]
.sym 57596 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[13]
.sym 57597 $abc$29714$new_n2925_
.sym 57598 UI_inst.diplay_number.rest[1]
.sym 57599 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[4]
.sym 57600 $abc$29714$new_n2908_
.sym 57601 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[6]
.sym 57606 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 57609 UI_inst.diplay_number.acc[13]
.sym 57614 $PACKER_VCC_NET
.sym 57619 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[11]
.sym 57621 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[0]
.sym 57626 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[8]
.sym 57627 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 57628 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 57635 UI_inst.diplay_number.secondlastacc[2]
.sym 57636 $abc$29714$new_n2916_
.sym 57637 UI_inst.diplay_number.acc[6]
.sym 57638 UI_inst.diplay_number.acc[2]
.sym 57639 $abc$29714$new_n2926_
.sym 57642 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 57644 UI_inst.diplay_number.secondlastacc[0]
.sym 57650 UI_inst.diplay_number.acc[3]
.sym 57652 UI_inst.diplay_number.rest[5]
.sym 57653 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 57654 $abc$29714$new_n2925_
.sym 57657 Ang[5]
.sym 57662 UI_inst.diplay_number.pos[4]
.sym 57665 $abc$29714$new_n2924_
.sym 57666 UI_inst.diplay_number.rest[3]
.sym 57669 UI_inst.diplay_number.acc[2]
.sym 57674 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 57675 Ang[5]
.sym 57676 $abc$29714$new_n2924_
.sym 57677 UI_inst.diplay_number.pos[4]
.sym 57682 UI_inst.diplay_number.secondlastacc[0]
.sym 57689 UI_inst.diplay_number.acc[6]
.sym 57692 UI_inst.diplay_number.acc[3]
.sym 57699 UI_inst.diplay_number.secondlastacc[2]
.sym 57704 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 57705 $abc$29714$new_n2925_
.sym 57706 $abc$29714$new_n2926_
.sym 57707 UI_inst.diplay_number.rest[5]
.sym 57710 $abc$29714$new_n2916_
.sym 57711 UI_inst.diplay_number.rest[3]
.sym 57713 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 57714 UI_inst.diplay_number.updating_$glb_ce
.sym 57715 CLK36_$glb_clk
.sym 57718 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[1]
.sym 57719 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[2]
.sym 57720 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 57721 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[4]
.sym 57722 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[5]
.sym 57723 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[6]
.sym 57724 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[7]
.sym 57731 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 57733 UI_inst.diplay_number.acc[6]
.sym 57736 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 57747 UI_inst.diplay_number.rest[20]
.sym 57749 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 57750 $PACKER_GND_NET
.sym 57751 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 57758 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[2]
.sym 57759 UI_inst.diplay_number.rest[5]
.sym 57761 UI_inst.diplay_number.rest[6]
.sym 57762 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[3]
.sym 57763 UI_inst.diplay_number.rest[2]
.sym 57765 UI_inst.diplay_number.rest[3]
.sym 57767 UI_inst.diplay_number.rest[7]
.sym 57768 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 57769 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[6]
.sym 57770 UI_inst.diplay_number.rest[1]
.sym 57771 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[4]
.sym 57772 UI_inst.diplay_number.rest[4]
.sym 57774 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[1]
.sym 57778 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 57781 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[0]
.sym 57787 UI_inst.diplay_number.rest[0]
.sym 57790 $auto$alumacc.cc:474:replace_alu$3271.C[1]
.sym 57792 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[0]
.sym 57793 UI_inst.diplay_number.rest[0]
.sym 57796 $auto$alumacc.cc:474:replace_alu$3271.C[2]
.sym 57798 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[1]
.sym 57799 UI_inst.diplay_number.rest[1]
.sym 57802 $auto$alumacc.cc:474:replace_alu$3271.C[3]
.sym 57804 UI_inst.diplay_number.rest[2]
.sym 57805 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[2]
.sym 57808 $auto$alumacc.cc:474:replace_alu$3271.C[4]
.sym 57810 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[3]
.sym 57811 UI_inst.diplay_number.rest[3]
.sym 57814 $auto$alumacc.cc:474:replace_alu$3271.C[5]
.sym 57816 UI_inst.diplay_number.rest[4]
.sym 57817 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[4]
.sym 57820 $auto$alumacc.cc:474:replace_alu$3271.C[6]
.sym 57822 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 57823 UI_inst.diplay_number.rest[5]
.sym 57826 $auto$alumacc.cc:474:replace_alu$3271.C[7]
.sym 57828 UI_inst.diplay_number.rest[6]
.sym 57829 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[6]
.sym 57832 $auto$alumacc.cc:474:replace_alu$3271.C[8]
.sym 57834 UI_inst.diplay_number.rest[7]
.sym 57835 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 57840 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 57841 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[9]
.sym 57842 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 57843 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 57844 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 57845 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[13]
.sym 57846 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[14]
.sym 57847 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[15]
.sym 57855 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 57856 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 57858 $PACKER_VCC_NET
.sym 57861 $PACKER_VCC_NET
.sym 57864 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 57867 UI_inst.diplay_number.rest[0]
.sym 57871 UI_inst.diplay_number.rest[8]
.sym 57876 $auto$alumacc.cc:474:replace_alu$3271.C[8]
.sym 57881 UI_inst.diplay_number.rest[14]
.sym 57882 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[12]
.sym 57883 UI_inst.diplay_number.rest[13]
.sym 57884 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[13]
.sym 57886 UI_inst.diplay_number.rest[9]
.sym 57889 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 57891 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 57892 UI_inst.diplay_number.rest[15]
.sym 57895 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 57897 UI_inst.diplay_number.rest[11]
.sym 57898 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 57899 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[9]
.sym 57900 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 57906 UI_inst.diplay_number.rest[8]
.sym 57910 UI_inst.diplay_number.rest[12]
.sym 57912 UI_inst.diplay_number.rest[10]
.sym 57913 $auto$alumacc.cc:474:replace_alu$3271.C[9]
.sym 57915 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 57916 UI_inst.diplay_number.rest[8]
.sym 57919 $auto$alumacc.cc:474:replace_alu$3271.C[10]
.sym 57921 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[9]
.sym 57922 UI_inst.diplay_number.rest[9]
.sym 57925 $auto$alumacc.cc:474:replace_alu$3271.C[11]
.sym 57927 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 57928 UI_inst.diplay_number.rest[10]
.sym 57931 $auto$alumacc.cc:474:replace_alu$3271.C[12]
.sym 57933 UI_inst.diplay_number.rest[11]
.sym 57934 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 57937 $auto$alumacc.cc:474:replace_alu$3271.C[13]
.sym 57939 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[12]
.sym 57940 UI_inst.diplay_number.rest[12]
.sym 57943 $auto$alumacc.cc:474:replace_alu$3271.C[14]
.sym 57945 UI_inst.diplay_number.rest[13]
.sym 57946 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[13]
.sym 57949 $auto$alumacc.cc:474:replace_alu$3271.C[15]
.sym 57951 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 57952 UI_inst.diplay_number.rest[14]
.sym 57955 $auto$alumacc.cc:474:replace_alu$3271.C[16]
.sym 57957 UI_inst.diplay_number.rest[15]
.sym 57958 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 57963 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[16]
.sym 57964 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[17]
.sym 57965 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[18]
.sym 57966 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 57967 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[20]
.sym 57968 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[21]
.sym 57969 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[22]
.sym 57970 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[23]
.sym 57979 UI_inst.diplay_number.rest[13]
.sym 57984 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[12]
.sym 57985 UI_inst.diplay_number.rest[14]
.sym 57986 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[12]
.sym 57989 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 57994 $PACKER_VCC_NET
.sym 57995 UI_inst.diplay_number.rest[22]
.sym 57997 UI_inst.diplay_number.rest[17]
.sym 57999 $auto$alumacc.cc:474:replace_alu$3271.C[16]
.sym 58004 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 58006 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 58010 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[19]
.sym 58012 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 58013 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[17]
.sym 58016 UI_inst.diplay_number.rest[16]
.sym 58017 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 58018 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 58020 UI_inst.diplay_number.rest[22]
.sym 58021 UI_inst.diplay_number.rest[18]
.sym 58025 UI_inst.diplay_number.rest[23]
.sym 58026 UI_inst.diplay_number.rest[21]
.sym 58027 UI_inst.diplay_number.rest[19]
.sym 58030 UI_inst.diplay_number.rest[17]
.sym 58033 UI_inst.diplay_number.rest[20]
.sym 58034 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 58036 $auto$alumacc.cc:474:replace_alu$3271.C[17]
.sym 58038 UI_inst.diplay_number.rest[16]
.sym 58039 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 58042 $auto$alumacc.cc:474:replace_alu$3271.C[18]
.sym 58044 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[17]
.sym 58045 UI_inst.diplay_number.rest[17]
.sym 58048 $auto$alumacc.cc:474:replace_alu$3271.C[19]
.sym 58050 UI_inst.diplay_number.rest[18]
.sym 58051 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 58054 $auto$alumacc.cc:474:replace_alu$3271.C[20]
.sym 58056 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[19]
.sym 58057 UI_inst.diplay_number.rest[19]
.sym 58060 $auto$alumacc.cc:474:replace_alu$3271.C[21]
.sym 58062 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 58063 UI_inst.diplay_number.rest[20]
.sym 58066 $auto$alumacc.cc:474:replace_alu$3271.C[22]
.sym 58068 UI_inst.diplay_number.rest[21]
.sym 58069 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 58072 $auto$alumacc.cc:474:replace_alu$3271.C[23]
.sym 58074 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 58075 UI_inst.diplay_number.rest[22]
.sym 58078 $auto$alumacc.cc:474:replace_alu$3271.C[24]
.sym 58080 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 58081 UI_inst.diplay_number.rest[23]
.sym 58086 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[24]
.sym 58087 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[25]
.sym 58088 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[26]
.sym 58089 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[27]
.sym 58090 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[28]
.sym 58091 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[29]
.sym 58092 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[30]
.sym 58093 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[31]
.sym 58098 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[17]
.sym 58101 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 58102 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 58103 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 58107 UI_inst.diplay_number.rest[19]
.sym 58108 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 58109 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[17]
.sym 58110 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[18]
.sym 58112 UI_inst.diplay_number.rest[21]
.sym 58114 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[20]
.sym 58116 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[21]
.sym 58118 UI_inst.diplay_number.rest[23]
.sym 58119 X[22]
.sym 58120 UI_inst.diplay_number.rest[26]
.sym 58122 $auto$alumacc.cc:474:replace_alu$3271.C[24]
.sym 58127 UI_inst.diplay_number.rest[25]
.sym 58129 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[28]
.sym 58130 UI_inst.diplay_number.rest[28]
.sym 58133 UI_inst.diplay_number.rest[27]
.sym 58134 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[29]
.sym 58135 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[25]
.sym 58136 UI_inst.diplay_number.rest[24]
.sym 58137 UI_inst.diplay_number.rest[30]
.sym 58138 UI_inst.diplay_number.rest[31]
.sym 58139 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 58140 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[26]
.sym 58141 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[24]
.sym 58145 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 58149 UI_inst.diplay_number.rest[29]
.sym 58151 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 58153 UI_inst.diplay_number.rest[26]
.sym 58159 $auto$alumacc.cc:474:replace_alu$3271.C[25]
.sym 58161 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[24]
.sym 58162 UI_inst.diplay_number.rest[24]
.sym 58165 $auto$alumacc.cc:474:replace_alu$3271.C[26]
.sym 58167 UI_inst.diplay_number.rest[25]
.sym 58168 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[25]
.sym 58171 $auto$alumacc.cc:474:replace_alu$3271.C[27]
.sym 58173 UI_inst.diplay_number.rest[26]
.sym 58174 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[26]
.sym 58177 $auto$alumacc.cc:474:replace_alu$3271.C[28]
.sym 58179 UI_inst.diplay_number.rest[27]
.sym 58180 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 58183 $auto$alumacc.cc:474:replace_alu$3271.C[29]
.sym 58185 UI_inst.diplay_number.rest[28]
.sym 58186 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[28]
.sym 58189 $auto$alumacc.cc:474:replace_alu$3271.C[30]
.sym 58191 UI_inst.diplay_number.rest[29]
.sym 58192 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[29]
.sym 58195 $auto$alumacc.cc:474:replace_alu$3271.C[31]
.sym 58197 UI_inst.diplay_number.rest[30]
.sym 58198 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 58201 $auto$alumacc.cc:474:replace_alu$3271.C[32]
.sym 58203 UI_inst.diplay_number.rest[31]
.sym 58204 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 58209 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19871_new_inv_
.sym 58210 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19887_new_inv_
.sym 58211 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19867_new_inv_
.sym 58212 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19879_new_inv_
.sym 58213 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19915_new_inv_
.sym 58214 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19875_new_inv_
.sym 58215 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19895_new_inv_
.sym 58216 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19863_new_inv_
.sym 58221 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 58223 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[28]
.sym 58224 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[26]
.sym 58225 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 58228 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[26]
.sym 58230 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[29]
.sym 58231 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[25]
.sym 58232 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[27]
.sym 58234 $PACKER_GND_NET
.sym 58236 UI_inst.diplay_number.rest[29]
.sym 58238 UI_inst.diplay_number.rest[20]
.sym 58242 UI_inst.diplay_number.rest[18]
.sym 58245 $auto$alumacc.cc:474:replace_alu$3271.C[32]
.sym 58253 $abc$29714$new_n3003_
.sym 58254 X[30]
.sym 58255 X[24]
.sym 58257 X[28]
.sym 58261 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 58263 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58265 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[31]
.sym 58267 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 58268 X[17]
.sym 58269 UI_inst.ismagphase
.sym 58270 UI_inst.ismagphase
.sym 58271 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19875_new_inv_
.sym 58273 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19863_new_inv_
.sym 58274 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19871_new_inv_
.sym 58275 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19887_new_inv_
.sym 58277 X[27]
.sym 58278 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19915_new_inv_
.sym 58279 X[22]
.sym 58280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19895_new_inv_
.sym 58283 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 58286 $auto$alumacc.cc:474:replace_alu$3271.C[32]
.sym 58289 UI_inst.ismagphase
.sym 58290 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58291 X[24]
.sym 58292 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19887_new_inv_
.sym 58295 X[30]
.sym 58296 UI_inst.ismagphase
.sym 58297 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58298 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19863_new_inv_
.sym 58301 X[28]
.sym 58302 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58303 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19871_new_inv_
.sym 58304 UI_inst.ismagphase
.sym 58307 X[22]
.sym 58308 UI_inst.ismagphase
.sym 58309 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58310 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19895_new_inv_
.sym 58313 UI_inst.ismagphase
.sym 58314 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58315 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19915_new_inv_
.sym 58316 X[17]
.sym 58319 X[27]
.sym 58320 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19875_new_inv_
.sym 58321 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58322 UI_inst.ismagphase
.sym 58325 $abc$29714$new_n3003_
.sym 58327 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 58328 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[31]
.sym 58329 UI_inst.diplay_number.updating_$glb_ce
.sym 58330 CLK36_$glb_clk
.sym 58332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19891_new_inv_
.sym 58334 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19899_new_inv_
.sym 58336 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19911_new_inv_
.sym 58338 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19903_new_inv_
.sym 58344 UI_inst.diplay_number.difference[32]
.sym 58348 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 58354 $PACKER_VCC_NET
.sym 58356 UI_inst.ismagphase
.sym 58363 X[27]
.sym 58375 X[31]
.sym 58376 X[23]
.sym 58378 X[20]
.sym 58380 X[26]
.sym 58383 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19867_new_inv_
.sym 58384 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19879_new_inv_
.sym 58385 X[21]
.sym 58389 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19891_new_inv_
.sym 58394 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58395 UI_inst.ismagphase
.sym 58397 X[29]
.sym 58399 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19899_new_inv_
.sym 58400 X[18]
.sym 58401 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19911_new_inv_
.sym 58402 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58403 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19903_new_inv_
.sym 58406 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58407 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19903_new_inv_
.sym 58408 UI_inst.ismagphase
.sym 58409 X[20]
.sym 58412 X[21]
.sym 58413 UI_inst.ismagphase
.sym 58414 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19899_new_inv_
.sym 58415 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58418 UI_inst.ismagphase
.sym 58419 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19911_new_inv_
.sym 58420 X[18]
.sym 58421 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58425 UI_inst.ismagphase
.sym 58426 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58427 X[31]
.sym 58430 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19891_new_inv_
.sym 58431 X[23]
.sym 58432 UI_inst.ismagphase
.sym 58433 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58436 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58437 UI_inst.ismagphase
.sym 58438 X[26]
.sym 58439 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19879_new_inv_
.sym 58448 X[29]
.sym 58449 UI_inst.ismagphase
.sym 58450 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19867_new_inv_
.sym 58451 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 58452 UI_inst.diplay_number.updating_$glb_ce
.sym 58453 CLK36_$glb_clk
.sym 58461 UI_inst.ismagphase
.sym 58473 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 58476 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 58484 UI_inst.ismagphase
.sym 58487 $PACKER_VCC_NET
.sym 58488 X[17]
.sym 58498 X[23]
.sym 58509 X[21]
.sym 58510 X[20]
.sym 58512 X[17]
.sym 58526 X[18]
.sym 58530 X[20]
.sym 58536 X[21]
.sym 58543 X[17]
.sym 58556 X[18]
.sym 58560 X[23]
.sym 58576 CLK36_$glb_clk
.sym 58591 UI_inst.ismagphase
.sym 58592 X[23]
.sym 58600 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 58606 X[22]
.sym 58714 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 58725 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 58726 $PACKER_GND_NET
.sym 58745 UI_inst.count[3]
.sym 58751 UI_inst.count[0]
.sym 58752 UI_inst.count[2]
.sym 58754 UI_inst.count[4]
.sym 58763 UI_inst.count[1]
.sym 58771 UI_inst.count[5]
.sym 58772 UI_inst.count[6]
.sym 58773 UI_inst.count[7]
.sym 58774 $nextpnr_ICESTORM_LC_11$O
.sym 58777 UI_inst.count[0]
.sym 58780 $auto$alumacc.cc:474:replace_alu$3208.C[2]
.sym 58783 UI_inst.count[1]
.sym 58786 $auto$alumacc.cc:474:replace_alu$3208.C[3]
.sym 58788 UI_inst.count[2]
.sym 58790 $auto$alumacc.cc:474:replace_alu$3208.C[2]
.sym 58792 $auto$alumacc.cc:474:replace_alu$3208.C[4]
.sym 58795 UI_inst.count[3]
.sym 58796 $auto$alumacc.cc:474:replace_alu$3208.C[3]
.sym 58798 $auto$alumacc.cc:474:replace_alu$3208.C[5]
.sym 58800 UI_inst.count[4]
.sym 58802 $auto$alumacc.cc:474:replace_alu$3208.C[4]
.sym 58804 $auto$alumacc.cc:474:replace_alu$3208.C[6]
.sym 58806 UI_inst.count[5]
.sym 58808 $auto$alumacc.cc:474:replace_alu$3208.C[5]
.sym 58810 $auto$alumacc.cc:474:replace_alu$3208.C[7]
.sym 58812 UI_inst.count[6]
.sym 58814 $auto$alumacc.cc:474:replace_alu$3208.C[6]
.sym 58816 $auto$alumacc.cc:474:replace_alu$3208.C[8]
.sym 58818 UI_inst.count[7]
.sym 58820 $auto$alumacc.cc:474:replace_alu$3208.C[7]
.sym 58822 CLK36_$glb_clk
.sym 58826 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 58827 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24928
.sym 58828 $abc$29714$new_n3407_
.sym 58829 UI_inst.cnt3[1]
.sym 58830 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 58831 $abc$29714$new_n3405_
.sym 58845 TC[1]
.sym 58853 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 58855 UI_inst.cnt3[0]
.sym 58860 $auto$alumacc.cc:474:replace_alu$3208.C[8]
.sym 58872 UI_inst.count[15]
.sym 58877 UI_inst.count[12]
.sym 58881 UI_inst.count[8]
.sym 58882 UI_inst.count[9]
.sym 58883 UI_inst.count[10]
.sym 58884 UI_inst.count[11]
.sym 58894 UI_inst.count[13]
.sym 58895 UI_inst.count[14]
.sym 58897 $auto$alumacc.cc:474:replace_alu$3208.C[9]
.sym 58900 UI_inst.count[8]
.sym 58901 $auto$alumacc.cc:474:replace_alu$3208.C[8]
.sym 58903 $auto$alumacc.cc:474:replace_alu$3208.C[10]
.sym 58906 UI_inst.count[9]
.sym 58907 $auto$alumacc.cc:474:replace_alu$3208.C[9]
.sym 58909 $auto$alumacc.cc:474:replace_alu$3208.C[11]
.sym 58912 UI_inst.count[10]
.sym 58913 $auto$alumacc.cc:474:replace_alu$3208.C[10]
.sym 58915 $auto$alumacc.cc:474:replace_alu$3208.C[12]
.sym 58918 UI_inst.count[11]
.sym 58919 $auto$alumacc.cc:474:replace_alu$3208.C[11]
.sym 58921 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 58923 UI_inst.count[12]
.sym 58925 $auto$alumacc.cc:474:replace_alu$3208.C[12]
.sym 58927 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 58929 UI_inst.count[13]
.sym 58931 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 58933 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 58935 UI_inst.count[14]
.sym 58937 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 58939 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 58942 UI_inst.count[15]
.sym 58943 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 58945 CLK36_$glb_clk
.sym 58948 UI_inst.btnt3
.sym 58949 $abc$29714$new_n3401_
.sym 58951 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 58952 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 58953 $abc$29714$new_n3406_
.sym 58954 $abc$29714$new_n3404_
.sym 58965 TC[1]
.sym 58970 TC[3]
.sym 58972 $PACKER_VCC_NET
.sym 58975 X[17]
.sym 58976 TC[3]
.sym 58983 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 58989 UI_inst.count[17]
.sym 58990 UI_inst.count[18]
.sym 58993 UI_inst.count[21]
.sym 58994 UI_inst.count[22]
.sym 58999 UI_inst.count[19]
.sym 59000 UI_inst.count[20]
.sym 59012 UI_inst.count[16]
.sym 59019 UI_inst.count[23]
.sym 59020 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 59022 UI_inst.count[16]
.sym 59024 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 59026 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 59029 UI_inst.count[17]
.sym 59030 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 59032 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 59035 UI_inst.count[18]
.sym 59036 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 59038 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 59040 UI_inst.count[19]
.sym 59042 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 59044 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 59046 UI_inst.count[20]
.sym 59048 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 59050 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 59053 UI_inst.count[21]
.sym 59054 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 59056 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 59059 UI_inst.count[22]
.sym 59060 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 59064 UI_inst.count[23]
.sym 59066 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 59068 CLK36_$glb_clk
.sym 59072 $abc$29714$new_n3402_
.sym 59073 UI_inst.cnt3[0]
.sym 59075 $abc$29714$new_n3403_
.sym 59082 TC[2]
.sym 59103 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 59200 $abc$29714$auto$alumacc.cc:491:replace_alu$3156[10]
.sym 59222 $PACKER_GND_NET
.sym 59236 Filter1.tickcount[2]
.sym 59238 Filter1.tickcount[4]
.sym 59239 Filter1.tickcount[5]
.sym 59244 Filter1.tickcount[2]
.sym 59245 Filter1.tickcount[3]
.sym 59246 Filter1.tickcount[1]
.sym 59248 Filter1.tickcount[6]
.sym 59251 $abc$29714$new_n2697_
.sym 59253 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 59256 Filter1.tickcount[0]
.sym 59262 $abc$29714$new_n2696_
.sym 59265 $abc$29714$auto$alumacc.cc:491:replace_alu$3156[10]
.sym 59268 Filter1.tickcount[6]
.sym 59273 Filter1.tickcount[5]
.sym 59274 Filter1.tickcount[0]
.sym 59275 Filter1.tickcount[6]
.sym 59276 Filter1.tickcount[4]
.sym 59280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 59281 $abc$29714$auto$alumacc.cc:491:replace_alu$3156[10]
.sym 59282 $abc$29714$new_n2696_
.sym 59291 Filter1.tickcount[2]
.sym 59292 $abc$29714$new_n2697_
.sym 59293 Filter1.tickcount[3]
.sym 59294 Filter1.tickcount[1]
.sym 59297 Filter1.tickcount[5]
.sym 59305 Filter1.tickcount[4]
.sym 59309 Filter1.tickcount[2]
.sym 59310 Filter1.tickcount[0]
.sym 59311 Filter1.tickcount[1]
.sym 59312 Filter1.tickcount[3]
.sym 59317 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[7]
.sym 59319 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 59320 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[10]
.sym 59321 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[9]
.sym 59322 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[8]
.sym 59337 TC[1]
.sym 59338 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 59361 Filter1.tickcount[4]
.sym 59363 Filter1.tickcount[0]
.sym 59367 Filter1.tickcount[2]
.sym 59377 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 59384 Filter1.tickcount[3]
.sym 59385 Filter1.tickcount[1]
.sym 59386 Filter1.tickcount[5]
.sym 59387 Filter1.tickcount[6]
.sym 59388 Filter1.tickcount[7]
.sym 59389 $nextpnr_ICESTORM_LC_7$O
.sym 59392 Filter1.tickcount[0]
.sym 59395 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 59398 Filter1.tickcount[1]
.sym 59401 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 59403 Filter1.tickcount[2]
.sym 59405 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 59407 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 59409 Filter1.tickcount[3]
.sym 59411 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 59413 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 59416 Filter1.tickcount[4]
.sym 59417 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 59419 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 59421 Filter1.tickcount[5]
.sym 59423 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 59425 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 59427 Filter1.tickcount[6]
.sym 59429 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 59431 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 59433 Filter1.tickcount[7]
.sym 59435 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 59436 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 59437 CLK36_$glb_clk
.sym 59438 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 59453 TC[1]
.sym 59454 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 59456 TC[3]
.sym 59461 TC[3]
.sym 59475 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 59480 Filter1.tickcount[8]
.sym 59482 Filter1.tickcount[10]
.sym 59484 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 59489 Filter1.tickcount[9]
.sym 59512 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 59515 Filter1.tickcount[8]
.sym 59516 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 59518 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 59520 Filter1.tickcount[9]
.sym 59522 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 59527 Filter1.tickcount[10]
.sym 59528 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 59559 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507_$glb_ce
.sym 59560 CLK36_$glb_clk
.sym 59561 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 59577 TC[3]
.sym 59581 TC[2]
.sym 59603 UI_inst.LCD.tx_done
.sym 59606 UI_inst.LCD.pos[0]
.sym 59614 $abc$29714$new_n2442_
.sym 59615 UI_inst.LCD.pos[1]
.sym 59617 $abc$29714$new_n4016_
.sym 59621 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59625 $abc$29714$new_n2358_
.sym 59632 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59633 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59655 UI_inst.LCD.tx_done
.sym 59657 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59660 $abc$29714$new_n2442_
.sym 59661 $abc$29714$new_n4016_
.sym 59662 $abc$29714$new_n2358_
.sym 59663 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59672 UI_inst.LCD.tx_done
.sym 59673 UI_inst.LCD.pos[0]
.sym 59674 $abc$29714$new_n2442_
.sym 59675 UI_inst.LCD.pos[1]
.sym 59682 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59683 CLK36_$glb_clk
.sym 59686 UI_inst.LCD.pos[6]
.sym 59688 $abc$29714$new_n2434_
.sym 59689 $abc$29714$new_n2436_
.sym 59690 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59691 $abc$29714$new_n2428_
.sym 59692 $abc$29714$new_n2424_
.sym 59697 UI_inst.LCD.tx_done
.sym 59700 UI_inst.LCD.pos[9]
.sym 59701 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 59702 $PACKER_GND_NET
.sym 59704 TC[2]
.sym 59707 UI_inst.LCD.pos[1]
.sym 59726 $abc$29714$new_n2370_
.sym 59728 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59730 UI_inst.LCD.pos[2]
.sym 59731 UI_inst.LCD.tx_done
.sym 59734 UI_inst.LCD.display_state[1]
.sym 59735 $PACKER_VCC_NET
.sym 59737 $abc$29714$new_n2442_
.sym 59739 $abc$29714$new_n2425_
.sym 59740 $abc$29714$new_n2359_
.sym 59742 $abc$29714$new_n2438_
.sym 59744 $abc$29714$new_n2435_
.sym 59745 $abc$29714$new_n2434_
.sym 59746 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[2]
.sym 59747 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59748 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[3]
.sym 59749 $abc$29714$new_n2446_
.sym 59751 UI_inst.LCD.pos[3]
.sym 59753 UI_inst.LCD.pos[0]
.sym 59754 $abc$29714$new_n2436_
.sym 59755 $abc$29714$new_n2445_
.sym 59756 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 59759 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[2]
.sym 59760 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59761 $abc$29714$new_n2425_
.sym 59762 UI_inst.LCD.tx_done
.sym 59765 $abc$29714$new_n2434_
.sym 59766 $abc$29714$new_n2435_
.sym 59767 $abc$29714$new_n2436_
.sym 59768 UI_inst.LCD.pos[3]
.sym 59771 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[3]
.sym 59772 UI_inst.LCD.tx_done
.sym 59773 $abc$29714$new_n2425_
.sym 59774 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59777 $abc$29714$new_n2446_
.sym 59778 $abc$29714$new_n2445_
.sym 59779 $abc$29714$new_n2436_
.sym 59780 UI_inst.LCD.pos[0]
.sym 59783 UI_inst.LCD.pos[2]
.sym 59784 $abc$29714$new_n2434_
.sym 59785 $abc$29714$new_n2438_
.sym 59786 $abc$29714$new_n2436_
.sym 59789 $abc$29714$new_n2359_
.sym 59790 $abc$29714$new_n2425_
.sym 59791 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 59795 $PACKER_VCC_NET
.sym 59797 UI_inst.LCD.pos[0]
.sym 59801 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 59802 $abc$29714$new_n2370_
.sym 59803 UI_inst.LCD.display_state[1]
.sym 59804 $abc$29714$new_n2442_
.sym 59805 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59806 CLK36_$glb_clk
.sym 59808 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9164_Y[0]_new_
.sym 59809 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 59814 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 59815 $abc$29714$new_n2494_
.sym 59822 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 59823 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 59828 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59830 UI_inst.LCD.display_state[1]
.sym 59849 $abc$29714$new_n2370_
.sym 59850 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59853 UI_inst.LCD.tx_done
.sym 59856 $abc$29714$new_n2364_
.sym 59858 UI_inst.LCD.pos[6]
.sym 59862 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59864 $abc$29714$new_n2364_
.sym 59866 $abc$29714$new_n2360_
.sym 59872 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 59874 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 59875 UI_inst.LCD.display_state[1]
.sym 59876 $abc$29714$new_n2371_
.sym 59879 $abc$29714$new_n2359_
.sym 59880 UI_inst.LCD.pos[9]
.sym 59883 $abc$29714$new_n2360_
.sym 59884 $abc$29714$new_n2371_
.sym 59885 $abc$29714$new_n2364_
.sym 59888 $abc$29714$new_n2364_
.sym 59889 $abc$29714$new_n2371_
.sym 59890 $abc$29714$new_n2360_
.sym 59891 UI_inst.LCD.tx_done
.sym 59894 UI_inst.LCD.pos[9]
.sym 59895 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59900 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 59903 UI_inst.LCD.pos[6]
.sym 59912 $abc$29714$new_n2360_
.sym 59913 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 59914 $abc$29714$new_n2364_
.sym 59915 $abc$29714$new_n2371_
.sym 59918 UI_inst.LCD.pos[6]
.sym 59919 $abc$29714$new_n2360_
.sym 59920 $abc$29714$new_n2364_
.sym 59921 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 59924 $abc$29714$new_n2359_
.sym 59925 $abc$29714$new_n2370_
.sym 59926 UI_inst.LCD.display_state[1]
.sym 59927 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 59944 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59949 $PACKER_VCC_NET
.sym 59950 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9164_Y[0]_new_
.sym 59952 $abc$29714$new_n2138_
.sym 59974 UI_inst.LCD.pos[19]
.sym 59976 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 59977 UI_inst.LCD.tx_done
.sym 59980 UI_inst.LCD.pos[22]
.sym 59984 $abc$29714$new_n2392_
.sym 59985 UI_inst.LCD.tx_done
.sym 59987 $abc$29714$new_n2358_
.sym 59990 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 59993 $abc$29714$new_n2404_
.sym 59996 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[16]
.sym 59999 $abc$29714$new_n2398_
.sym 60000 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60002 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[19]
.sym 60003 UI_inst.LCD.pos[16]
.sym 60005 $abc$29714$new_n2358_
.sym 60006 $abc$29714$new_n2392_
.sym 60007 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 60008 UI_inst.LCD.tx_done
.sym 60017 $abc$29714$new_n2398_
.sym 60018 UI_inst.LCD.tx_done
.sym 60019 $abc$29714$new_n2358_
.sym 60020 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[19]
.sym 60024 UI_inst.LCD.pos[19]
.sym 60025 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60030 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60032 UI_inst.LCD.pos[22]
.sym 60036 UI_inst.LCD.pos[16]
.sym 60037 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60047 $abc$29714$new_n2404_
.sym 60048 UI_inst.LCD.tx_done
.sym 60049 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[16]
.sym 60050 $abc$29714$new_n2358_
.sym 60051 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60052 CLK36_$glb_clk
.sym 60072 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 60101 UI_inst.LCD.tx_done
.sym 60106 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60109 $abc$29714$new_n2358_
.sym 60110 $abc$29714$new_n2374_
.sym 60112 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60115 UI_inst.LCD.pos[31]
.sym 60125 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[31]
.sym 60152 UI_inst.LCD.tx_done
.sym 60153 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[31]
.sym 60154 $abc$29714$new_n2374_
.sym 60155 $abc$29714$new_n2358_
.sym 60171 UI_inst.LCD.pos[31]
.sym 60172 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60174 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 60175 CLK36_$glb_clk
.sym 60374 $PACKER_GND_NET
.sym 60385 $PACKER_GND_NET
.sym 60423 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[7]
.sym 60433 $PACKER_GND_NET
.sym 60529 UI_inst.cnt2[2]
.sym 60530 UI_inst.cnt2[3]
.sym 60531 UI_inst.cnt2[4]
.sym 60532 UI_inst.cnt2[5]
.sym 60533 UI_inst.cnt2[6]
.sym 60534 UI_inst.cnt2[7]
.sym 60535 $abc$29714$new_n3326_
.sym 60542 $abc$29714$new_n3290_
.sym 60545 F2SRAM.spi_data[0]
.sym 60546 wdata[4]
.sym 60547 wdata[5]
.sym 60548 wdata[8]
.sym 60549 wdata[15]
.sym 60550 $abc$29714$new_n3286_
.sym 60577 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 60583 UI_inst.cnt2[0]
.sym 60606 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25160
.sym 60607 UI_inst.btnt2
.sym 60608 UI_inst.cnt2[1]
.sym 60622 UI_inst.cnt2[2]
.sym 60623 UI_inst.cnt2[3]
.sym 60624 UI_inst.cnt2[4]
.sym 60627 UI_inst.cnt2[7]
.sym 60628 UI_inst.cnt2[8]
.sym 60630 UI_inst.cnt2[0]
.sym 60633 UI_inst.cnt2[5]
.sym 60634 UI_inst.cnt2[6]
.sym 60635 PLUS
.sym 60643 UI_inst.cnt2[6]
.sym 60644 UI_inst.cnt2[1]
.sym 60645 UI_inst.cnt2[7]
.sym 60646 UI_inst.cnt2[4]
.sym 60649 PLUS
.sym 60652 UI_inst.btnt2
.sym 60656 PLUS
.sym 60657 UI_inst.btnt2
.sym 60663 UI_inst.cnt2[1]
.sym 60667 UI_inst.btnt2
.sym 60669 UI_inst.cnt2[0]
.sym 60670 PLUS
.sym 60673 UI_inst.cnt2[2]
.sym 60674 UI_inst.cnt2[8]
.sym 60675 UI_inst.cnt2[5]
.sym 60676 UI_inst.cnt2[3]
.sym 60683 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25160
.sym 60684 CLK36_$glb_clk
.sym 60685 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 60686 UI_inst.cnt2[8]
.sym 60687 UI_inst.cnt2[9]
.sym 60688 UI_inst.cnt2[10]
.sym 60689 UI_inst.cnt2[11]
.sym 60690 UI_inst.cnt2[12]
.sym 60691 UI_inst.cnt2[13]
.sym 60692 UI_inst.cnt2[14]
.sym 60693 UI_inst.cnt2[15]
.sym 60699 addr[11]
.sym 60700 $abc$29714$new_n3306_
.sym 60703 addr[3]
.sym 60707 addr[13]
.sym 60708 addr[10]
.sym 60709 addr[2]
.sym 60728 $abc$29714$new_n3397_
.sym 60731 $abc$29714$new_n3396_
.sym 60733 $abc$29714$new_n3395_
.sym 60734 $abc$29714$new_n3398_
.sym 60737 $abc$29714$new_n3394_
.sym 60738 UI_inst.btnt2
.sym 60741 $abc$29714$new_n3399_
.sym 60745 UI_inst.cnt2[10]
.sym 60747 UI_inst.cnt2[12]
.sym 60748 UI_inst.cnt2[13]
.sym 60750 UI_inst.cnt2[15]
.sym 60751 UI_inst.cnt2[16]
.sym 60752 UI_inst.cnt2[9]
.sym 60754 UI_inst.cnt2[11]
.sym 60756 $abc$29714$new_n3393_
.sym 60757 UI_inst.cnt2[14]
.sym 60778 $abc$29714$new_n3398_
.sym 60779 $abc$29714$new_n3393_
.sym 60780 $abc$29714$new_n3399_
.sym 60781 UI_inst.btnt2
.sym 60784 UI_inst.cnt2[10]
.sym 60785 UI_inst.cnt2[13]
.sym 60786 UI_inst.cnt2[11]
.sym 60787 UI_inst.cnt2[16]
.sym 60790 $abc$29714$new_n3397_
.sym 60791 $abc$29714$new_n3396_
.sym 60792 $abc$29714$new_n3394_
.sym 60793 $abc$29714$new_n3395_
.sym 60802 UI_inst.cnt2[15]
.sym 60803 UI_inst.cnt2[9]
.sym 60804 UI_inst.cnt2[14]
.sym 60805 UI_inst.cnt2[12]
.sym 60807 CLK36_$glb_clk
.sym 60808 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 60809 UI_inst.cnt2[16]
.sym 60810 UI_inst.cnt2[17]
.sym 60811 UI_inst.cnt2[18]
.sym 60812 UI_inst.cnt2[19]
.sym 60813 UI_inst.cnt2[20]
.sym 60814 UI_inst.cnt2[21]
.sym 60815 UI_inst.cnt2[22]
.sym 60816 UI_inst.cnt2[23]
.sym 60821 addr[5]
.sym 60822 addr[7]
.sym 60824 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 60828 F2SRAM.spi_data[0]
.sym 60829 $abc$29714$new_n3342_
.sym 60831 addr[2]
.sym 60832 addr[10]
.sym 60835 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 60861 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 60867 UI_inst.cnt2[0]
.sym 60869 UI_inst.cnt2[19]
.sym 60870 UI_inst.cnt2[20]
.sym 60872 UI_inst.cnt2[22]
.sym 60873 UI_inst.cnt2[23]
.sym 60875 UI_inst.cnt2[17]
.sym 60876 UI_inst.cnt2[18]
.sym 60879 UI_inst.cnt2[21]
.sym 60880 $PACKER_VCC_NET
.sym 60889 UI_inst.cnt2[0]
.sym 60891 $PACKER_VCC_NET
.sym 60895 UI_inst.cnt2[17]
.sym 60896 UI_inst.cnt2[18]
.sym 60897 UI_inst.cnt2[20]
.sym 60898 UI_inst.cnt2[19]
.sym 60919 UI_inst.cnt2[21]
.sym 60920 UI_inst.cnt2[23]
.sym 60921 UI_inst.cnt2[22]
.sym 60922 UI_inst.cnt2[0]
.sym 60929 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 60930 CLK36_$glb_clk
.sym 60931 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 60941 F2SRAM.spi_go
.sym 60947 F2SRAM.spi_go
.sym 60956 $abc$29714$new_n2640_
.sym 60965 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 61055 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[0]
.sym 61057 UI_inst.diplay_number.acc[4]
.sym 61059 UI_inst.diplay_number.acc[2]
.sym 61060 UI_inst.diplay_number.acc[8]
.sym 61061 UI_inst.diplay_number.acc[3]
.sym 61062 UI_inst.diplay_number.acc[0]
.sym 61080 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61081 $abc$29714$new_n2604_
.sym 61085 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 61086 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 61089 MENU
.sym 61099 UI_inst.diplay_number.acc[7]
.sym 61109 UI_inst.diplay_number.acc[5]
.sym 61117 UI_inst.diplay_number.acc[8]
.sym 61119 UI_inst.diplay_number.secondlastacc[7]
.sym 61122 UI_inst.diplay_number.lastacc[7]
.sym 61126 $abc$29714$new_n2752_
.sym 61132 UI_inst.diplay_number.acc[8]
.sym 61137 UI_inst.diplay_number.acc[7]
.sym 61142 UI_inst.diplay_number.acc[7]
.sym 61150 UI_inst.diplay_number.acc[5]
.sym 61155 UI_inst.diplay_number.acc[5]
.sym 61168 UI_inst.diplay_number.secondlastacc[7]
.sym 61171 $abc$29714$new_n2752_
.sym 61173 UI_inst.diplay_number.lastacc[7]
.sym 61175 UI_inst.diplay_number.updating_$glb_ce
.sym 61176 CLK36_$glb_clk
.sym 61178 UI_inst.diplay_number.summand[14]
.sym 61180 UI_inst.diplay_number.summand[13]
.sym 61181 UI_inst.diplay_number.summand[22]
.sym 61182 UI_inst.diplay_number.summand[24]
.sym 61183 UI_inst.diplay_number.summand[31]
.sym 61184 UI_inst.diplay_number.summand[23]
.sym 61185 UI_inst.diplay_number.summand[18]
.sym 61187 $abc$29714$new_n2652_
.sym 61194 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 61195 UI_inst.diplay_number.acc[7]
.sym 61196 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 61201 UI_inst.diplay_number.acc[4]
.sym 61202 UI_inst.diplay_number.acc[4]
.sym 61203 UI_inst.diplay_number.summand[24]
.sym 61205 UI_inst.diplay_number.summand[31]
.sym 61210 UI_inst.diplay_number.acc[22]
.sym 61212 $abc$29714$new_n2752_
.sym 61219 $abc$29714$new_n2752_
.sym 61221 UI_inst.diplay_number.acc[9]
.sym 61222 UI_inst.diplay_number.acc[1]
.sym 61225 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[11]
.sym 61226 UI_inst.diplay_number.lastacc[9]
.sym 61227 UI_inst.diplay_number.lastacc[8]
.sym 61229 UI_inst.diplay_number.secondlastacc[15]
.sym 61230 UI_inst.diplay_number.lastacc[5]
.sym 61232 UI_inst.diplay_number.acc[8]
.sym 61240 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61245 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 61252 $abc$29714$new_n2752_
.sym 61255 UI_inst.diplay_number.lastacc[9]
.sym 61258 UI_inst.diplay_number.secondlastacc[15]
.sym 61264 $abc$29714$new_n2752_
.sym 61266 UI_inst.diplay_number.lastacc[5]
.sym 61271 $abc$29714$new_n2752_
.sym 61272 UI_inst.diplay_number.lastacc[8]
.sym 61276 UI_inst.diplay_number.acc[8]
.sym 61282 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61284 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 61285 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[11]
.sym 61291 UI_inst.diplay_number.acc[1]
.sym 61297 UI_inst.diplay_number.acc[9]
.sym 61298 UI_inst.diplay_number.updating_$glb_ce
.sym 61299 CLK36_$glb_clk
.sym 61301 UI_inst.diplay_number.acc[18]
.sym 61302 UI_inst.diplay_number.lastacc[18]
.sym 61303 UI_inst.diplay_number.acc[22]
.sym 61304 $abc$29714$new_n2882_
.sym 61305 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 61306 $abc$29714$new_n2624_
.sym 61307 UI_inst.diplay_number.acc[14]
.sym 61308 UI_inst.diplay_number.acc[21]
.sym 61315 UI_inst.diplay_number.acc[11]
.sym 61316 $PACKER_VCC_NET
.sym 61317 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 61320 $abc$29714$new_n2626_
.sym 61324 $abc$29714$new_n2580_
.sym 61336 UI_inst.diplay_number.lastacc[18]
.sym 61345 UI_inst.diplay_number.lastacc[4]
.sym 61348 UI_inst.diplay_number.lastacc[1]
.sym 61350 UI_inst.diplay_number.secondlastacc[9]
.sym 61352 UI_inst.diplay_number.secondlastacc[5]
.sym 61353 UI_inst.diplay_number.secondlastacc[8]
.sym 61355 UI_inst.diplay_number.lastacc[13]
.sym 61356 UI_inst.diplay_number.acc[13]
.sym 61362 UI_inst.diplay_number.acc[4]
.sym 61372 $abc$29714$new_n2752_
.sym 61375 UI_inst.diplay_number.lastacc[13]
.sym 61376 $abc$29714$new_n2752_
.sym 61381 UI_inst.diplay_number.secondlastacc[5]
.sym 61388 UI_inst.diplay_number.lastacc[4]
.sym 61390 $abc$29714$new_n2752_
.sym 61394 UI_inst.diplay_number.acc[4]
.sym 61400 $abc$29714$new_n2752_
.sym 61401 UI_inst.diplay_number.lastacc[1]
.sym 61407 UI_inst.diplay_number.acc[13]
.sym 61411 UI_inst.diplay_number.secondlastacc[8]
.sym 61419 UI_inst.diplay_number.secondlastacc[9]
.sym 61421 UI_inst.diplay_number.updating_$glb_ce
.sym 61422 CLK36_$glb_clk
.sym 61424 UI_inst.diplay_number.lastacc[3]
.sym 61425 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[3]
.sym 61426 UI_inst.diplay_number.secondlastacc[3]
.sym 61427 UI_inst.diplay_number.lastacc[14]
.sym 61428 UI_inst.diplay_number.secondlastacc[14]
.sym 61429 UI_inst.diplay_number.lastacc[6]
.sym 61430 UI_inst.diplay_number.acc[19]
.sym 61431 UI_inst.diplay_number.secondlastacc[6]
.sym 61436 $abc$29714$new_n2608_
.sym 61437 $abc$29714$new_n2604_
.sym 61445 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 61453 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 61455 $PACKER_VCC_NET
.sym 61456 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 61459 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[9]
.sym 61465 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 61466 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[1]
.sym 61467 UI_inst.diplay_number.secondlastacc[4]
.sym 61470 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[5]
.sym 61471 $abc$29714$new_n2908_
.sym 61473 UI_inst.diplay_number.secondlastacc[13]
.sym 61477 UI_inst.diplay_number.secondlastacc[1]
.sym 61479 UI_inst.diplay_number.acc[14]
.sym 61480 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61485 $abc$29714$new_n2909_
.sym 61493 UI_inst.diplay_number.rest[1]
.sym 61496 UI_inst.diplay_number.secondlastacc[6]
.sym 61499 UI_inst.diplay_number.acc[14]
.sym 61504 UI_inst.diplay_number.secondlastacc[1]
.sym 61513 UI_inst.diplay_number.secondlastacc[13]
.sym 61516 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[5]
.sym 61517 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61522 $abc$29714$new_n2908_
.sym 61523 UI_inst.diplay_number.rest[1]
.sym 61524 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 61529 UI_inst.diplay_number.secondlastacc[4]
.sym 61534 $abc$29714$new_n2909_
.sym 61535 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[1]
.sym 61536 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61541 UI_inst.diplay_number.secondlastacc[6]
.sym 61544 UI_inst.diplay_number.updating_$glb_ce
.sym 61545 CLK36_$glb_clk
.sym 61547 $abc$29714$new_n2920_
.sym 61548 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 61549 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 61550 UI_inst.diplay_number.rest[4]
.sym 61551 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[14]
.sym 61552 UI_inst.diplay_number.secondlastacc[18]
.sym 61553 UI_inst.diplay_number.lastacc[21]
.sym 61554 UI_inst.diplay_number.secondlastacc[21]
.sym 61560 UI_inst.diplay_number.summand[28]
.sym 61561 $abc$29714$new_n2752_
.sym 61569 UI_inst.diplay_number.acc[6]
.sym 61572 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[13]
.sym 61574 F2SRAM.SPI_READER.shift_reg[29]
.sym 61575 UI_inst.diplay_number.rest[11]
.sym 61576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 61577 MENU
.sym 61578 UI_inst.diplay_number.acc[24]
.sym 61579 UI_inst.diplay_number.rest[10]
.sym 61581 $abc$29714$new_n2962_
.sym 61589 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[3]
.sym 61593 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[4]
.sym 61597 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[1]
.sym 61598 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[5]
.sym 61600 UI_inst.diplay_number.rest[1]
.sym 61603 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[6]
.sym 61606 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 61608 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[7]
.sym 61611 UI_inst.diplay_number.rest[0]
.sym 61612 UI_inst.diplay_number.rest[2]
.sym 61613 UI_inst.diplay_number.rest[5]
.sym 61614 UI_inst.diplay_number.rest[7]
.sym 61615 UI_inst.diplay_number.rest[4]
.sym 61617 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[2]
.sym 61618 UI_inst.diplay_number.rest[6]
.sym 61619 UI_inst.diplay_number.rest[3]
.sym 61620 $auto$alumacc.cc:474:replace_alu$3265.C[1]
.sym 61622 UI_inst.diplay_number.rest[0]
.sym 61623 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 61626 $auto$alumacc.cc:474:replace_alu$3265.C[2]
.sym 61628 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[1]
.sym 61629 UI_inst.diplay_number.rest[1]
.sym 61630 $auto$alumacc.cc:474:replace_alu$3265.C[1]
.sym 61632 $auto$alumacc.cc:474:replace_alu$3265.C[3]
.sym 61634 UI_inst.diplay_number.rest[2]
.sym 61635 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[2]
.sym 61636 $auto$alumacc.cc:474:replace_alu$3265.C[2]
.sym 61638 $auto$alumacc.cc:474:replace_alu$3265.C[4]
.sym 61640 UI_inst.diplay_number.rest[3]
.sym 61641 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[3]
.sym 61642 $auto$alumacc.cc:474:replace_alu$3265.C[3]
.sym 61644 $auto$alumacc.cc:474:replace_alu$3265.C[5]
.sym 61646 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[4]
.sym 61647 UI_inst.diplay_number.rest[4]
.sym 61648 $auto$alumacc.cc:474:replace_alu$3265.C[4]
.sym 61650 $auto$alumacc.cc:474:replace_alu$3265.C[6]
.sym 61652 UI_inst.diplay_number.rest[5]
.sym 61653 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[5]
.sym 61654 $auto$alumacc.cc:474:replace_alu$3265.C[5]
.sym 61656 $auto$alumacc.cc:474:replace_alu$3265.C[7]
.sym 61658 UI_inst.diplay_number.rest[6]
.sym 61659 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[6]
.sym 61660 $auto$alumacc.cc:474:replace_alu$3265.C[6]
.sym 61662 $auto$alumacc.cc:474:replace_alu$3265.C[8]
.sym 61664 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[7]
.sym 61665 UI_inst.diplay_number.rest[7]
.sym 61666 $auto$alumacc.cc:474:replace_alu$3265.C[7]
.sym 61670 UI_inst.diplay_number.rest[14]
.sym 61671 $abc$29714$new_n2961_
.sym 61672 $abc$29714$new_n2957_
.sym 61673 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[19]
.sym 61674 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[21]
.sym 61675 UI_inst.diplay_number.rest[13]
.sym 61676 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[18]
.sym 61677 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[10]
.sym 61690 $PACKER_VCC_NET
.sym 61692 $abc$29714$new_n2921_
.sym 61693 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 61694 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 61695 UI_inst.diplay_number.acc[22]
.sym 61696 UI_inst.diplay_number.rest[12]
.sym 61706 $auto$alumacc.cc:474:replace_alu$3265.C[8]
.sym 61711 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[11]
.sym 61713 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[12]
.sym 61714 UI_inst.diplay_number.rest[12]
.sym 61716 UI_inst.diplay_number.rest[9]
.sym 61719 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 61720 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[8]
.sym 61723 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[14]
.sym 61727 UI_inst.diplay_number.rest[14]
.sym 61729 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[9]
.sym 61732 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[13]
.sym 61733 UI_inst.diplay_number.rest[15]
.sym 61735 UI_inst.diplay_number.rest[11]
.sym 61739 UI_inst.diplay_number.rest[10]
.sym 61740 UI_inst.diplay_number.rest[13]
.sym 61741 UI_inst.diplay_number.rest[8]
.sym 61742 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[10]
.sym 61743 $auto$alumacc.cc:474:replace_alu$3265.C[9]
.sym 61745 UI_inst.diplay_number.rest[8]
.sym 61746 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[8]
.sym 61747 $auto$alumacc.cc:474:replace_alu$3265.C[8]
.sym 61749 $auto$alumacc.cc:474:replace_alu$3265.C[10]
.sym 61751 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[9]
.sym 61752 UI_inst.diplay_number.rest[9]
.sym 61753 $auto$alumacc.cc:474:replace_alu$3265.C[9]
.sym 61755 $auto$alumacc.cc:474:replace_alu$3265.C[11]
.sym 61757 UI_inst.diplay_number.rest[10]
.sym 61758 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[10]
.sym 61759 $auto$alumacc.cc:474:replace_alu$3265.C[10]
.sym 61761 $auto$alumacc.cc:474:replace_alu$3265.C[12]
.sym 61763 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[11]
.sym 61764 UI_inst.diplay_number.rest[11]
.sym 61765 $auto$alumacc.cc:474:replace_alu$3265.C[11]
.sym 61767 $auto$alumacc.cc:474:replace_alu$3265.C[13]
.sym 61769 UI_inst.diplay_number.rest[12]
.sym 61770 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[12]
.sym 61771 $auto$alumacc.cc:474:replace_alu$3265.C[12]
.sym 61773 $auto$alumacc.cc:474:replace_alu$3265.C[14]
.sym 61775 UI_inst.diplay_number.rest[13]
.sym 61776 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[13]
.sym 61777 $auto$alumacc.cc:474:replace_alu$3265.C[13]
.sym 61779 $auto$alumacc.cc:474:replace_alu$3265.C[15]
.sym 61781 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[14]
.sym 61782 UI_inst.diplay_number.rest[14]
.sym 61783 $auto$alumacc.cc:474:replace_alu$3265.C[14]
.sym 61785 $auto$alumacc.cc:474:replace_alu$3265.C[16]
.sym 61787 UI_inst.diplay_number.rest[15]
.sym 61788 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 61789 $auto$alumacc.cc:474:replace_alu$3265.C[15]
.sym 61793 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[22]
.sym 61794 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[20]
.sym 61795 UI_inst.diplay_number.rest[16]
.sym 61796 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[19]
.sym 61797 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[17]
.sym 61798 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19919_new_inv_
.sym 61799 UI_inst.diplay_number.secondlastacc[22]
.sym 61800 UI_inst.diplay_number.lastacc[22]
.sym 61811 $abc$29714$new_n2958_
.sym 61812 UI_inst.diplay_number.rest[9]
.sym 61823 UI_inst.diplay_number.acc[30]
.sym 61825 UI_inst.diplay_number.acc[28]
.sym 61827 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[17]
.sym 61829 $auto$alumacc.cc:474:replace_alu$3265.C[16]
.sym 61837 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[23]
.sym 61840 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[18]
.sym 61841 UI_inst.diplay_number.rest[20]
.sym 61842 UI_inst.diplay_number.rest[18]
.sym 61843 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[16]
.sym 61844 UI_inst.diplay_number.rest[19]
.sym 61845 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[19]
.sym 61846 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[21]
.sym 61847 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[17]
.sym 61850 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[22]
.sym 61851 UI_inst.diplay_number.rest[22]
.sym 61853 UI_inst.diplay_number.rest[17]
.sym 61854 UI_inst.diplay_number.rest[23]
.sym 61856 UI_inst.diplay_number.rest[21]
.sym 61859 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[20]
.sym 61860 UI_inst.diplay_number.rest[16]
.sym 61866 $auto$alumacc.cc:474:replace_alu$3265.C[17]
.sym 61868 UI_inst.diplay_number.rest[16]
.sym 61869 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[16]
.sym 61870 $auto$alumacc.cc:474:replace_alu$3265.C[16]
.sym 61872 $auto$alumacc.cc:474:replace_alu$3265.C[18]
.sym 61874 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[17]
.sym 61875 UI_inst.diplay_number.rest[17]
.sym 61876 $auto$alumacc.cc:474:replace_alu$3265.C[17]
.sym 61878 $auto$alumacc.cc:474:replace_alu$3265.C[19]
.sym 61880 UI_inst.diplay_number.rest[18]
.sym 61881 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[18]
.sym 61882 $auto$alumacc.cc:474:replace_alu$3265.C[18]
.sym 61884 $auto$alumacc.cc:474:replace_alu$3265.C[20]
.sym 61886 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[19]
.sym 61887 UI_inst.diplay_number.rest[19]
.sym 61888 $auto$alumacc.cc:474:replace_alu$3265.C[19]
.sym 61890 $auto$alumacc.cc:474:replace_alu$3265.C[21]
.sym 61892 UI_inst.diplay_number.rest[20]
.sym 61893 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[20]
.sym 61894 $auto$alumacc.cc:474:replace_alu$3265.C[20]
.sym 61896 $auto$alumacc.cc:474:replace_alu$3265.C[22]
.sym 61898 UI_inst.diplay_number.rest[21]
.sym 61899 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[21]
.sym 61900 $auto$alumacc.cc:474:replace_alu$3265.C[21]
.sym 61902 $auto$alumacc.cc:474:replace_alu$3265.C[23]
.sym 61904 UI_inst.diplay_number.rest[22]
.sym 61905 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[22]
.sym 61906 $auto$alumacc.cc:474:replace_alu$3265.C[22]
.sym 61908 $auto$alumacc.cc:474:replace_alu$3265.C[24]
.sym 61910 UI_inst.diplay_number.rest[23]
.sym 61911 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[23]
.sym 61912 $auto$alumacc.cc:474:replace_alu$3265.C[23]
.sym 61916 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[25]
.sym 61917 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[28]
.sym 61918 UI_inst.diplay_number.lastacc[30]
.sym 61919 UI_inst.diplay_number.lastacc[24]
.sym 61920 UI_inst.diplay_number.secondlastacc[30]
.sym 61921 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 61922 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[30]
.sym 61923 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[24]
.sym 61933 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[23]
.sym 61938 UI_inst.diplay_number.rest[18]
.sym 61939 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[16]
.sym 61946 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 61949 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[22]
.sym 61951 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[23]
.sym 61952 $auto$alumacc.cc:474:replace_alu$3265.C[24]
.sym 61962 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 61966 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[30]
.sym 61969 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[27]
.sym 61970 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[31]
.sym 61971 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[26]
.sym 61973 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[24]
.sym 61974 UI_inst.diplay_number.rest[24]
.sym 61976 UI_inst.diplay_number.rest[28]
.sym 61979 UI_inst.diplay_number.rest[27]
.sym 61981 UI_inst.diplay_number.rest[25]
.sym 61982 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[28]
.sym 61983 UI_inst.diplay_number.rest[30]
.sym 61984 UI_inst.diplay_number.rest[26]
.sym 61986 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[25]
.sym 61987 UI_inst.diplay_number.rest[31]
.sym 61988 UI_inst.diplay_number.rest[29]
.sym 61989 $auto$alumacc.cc:474:replace_alu$3265.C[25]
.sym 61991 UI_inst.diplay_number.rest[24]
.sym 61992 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[24]
.sym 61993 $auto$alumacc.cc:474:replace_alu$3265.C[24]
.sym 61995 $auto$alumacc.cc:474:replace_alu$3265.C[26]
.sym 61997 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[25]
.sym 61998 UI_inst.diplay_number.rest[25]
.sym 61999 $auto$alumacc.cc:474:replace_alu$3265.C[25]
.sym 62001 $auto$alumacc.cc:474:replace_alu$3265.C[27]
.sym 62003 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[26]
.sym 62004 UI_inst.diplay_number.rest[26]
.sym 62005 $auto$alumacc.cc:474:replace_alu$3265.C[26]
.sym 62007 $auto$alumacc.cc:474:replace_alu$3265.C[28]
.sym 62009 UI_inst.diplay_number.rest[27]
.sym 62010 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[27]
.sym 62011 $auto$alumacc.cc:474:replace_alu$3265.C[27]
.sym 62013 $auto$alumacc.cc:474:replace_alu$3265.C[29]
.sym 62015 UI_inst.diplay_number.rest[28]
.sym 62016 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[28]
.sym 62017 $auto$alumacc.cc:474:replace_alu$3265.C[28]
.sym 62019 $auto$alumacc.cc:474:replace_alu$3265.C[30]
.sym 62021 UI_inst.diplay_number.rest[29]
.sym 62022 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 62023 $auto$alumacc.cc:474:replace_alu$3265.C[29]
.sym 62025 $auto$alumacc.cc:474:replace_alu$3265.C[31]
.sym 62027 UI_inst.diplay_number.rest[30]
.sym 62028 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[30]
.sym 62029 $auto$alumacc.cc:474:replace_alu$3265.C[30]
.sym 62033 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[31]
.sym 62034 UI_inst.diplay_number.rest[31]
.sym 62035 $auto$alumacc.cc:474:replace_alu$3265.C[31]
.sym 62039 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[24]
.sym 62040 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[28]
.sym 62041 UI_inst.diplay_number.secondlastacc[28]
.sym 62042 UI_inst.diplay_number.secondlastacc[25]
.sym 62043 UI_inst.diplay_number.lastacc[28]
.sym 62044 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[25]
.sym 62045 UI_inst.diplay_number.secondlastacc[24]
.sym 62046 UI_inst.diplay_number.lastacc[25]
.sym 62052 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[30]
.sym 62053 $PACKER_VCC_NET
.sym 62055 F2SRAM.spi_go
.sym 62058 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[31]
.sym 62066 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62067 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62069 MENU
.sym 62070 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62071 UI_inst.diplay_number.acc[24]
.sym 62073 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62080 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62081 UI_inst.diplay_number.rest[24]
.sym 62082 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[26]
.sym 62083 UI_inst.diplay_number.rest[28]
.sym 62084 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[28]
.sym 62085 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[29]
.sym 62086 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[30]
.sym 62087 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62088 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[24]
.sym 62090 UI_inst.diplay_number.rest[30]
.sym 62091 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[27]
.sym 62092 UI_inst.diplay_number.rest[22]
.sym 62093 UI_inst.diplay_number.rest[17]
.sym 62094 UI_inst.diplay_number.rest[27]
.sym 62095 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62099 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[17]
.sym 62101 UI_inst.diplay_number.rest[26]
.sym 62103 UI_inst.diplay_number.rest[29]
.sym 62109 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[22]
.sym 62113 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62114 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62115 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[28]
.sym 62116 UI_inst.diplay_number.rest[28]
.sym 62119 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[24]
.sym 62120 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62121 UI_inst.diplay_number.rest[24]
.sym 62122 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62125 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62126 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[29]
.sym 62127 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62128 UI_inst.diplay_number.rest[29]
.sym 62131 UI_inst.diplay_number.rest[26]
.sym 62132 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62133 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62134 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[26]
.sym 62137 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62138 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62139 UI_inst.diplay_number.rest[17]
.sym 62140 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[17]
.sym 62143 UI_inst.diplay_number.rest[27]
.sym 62144 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62145 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62146 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[27]
.sym 62149 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[22]
.sym 62150 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62151 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62152 UI_inst.diplay_number.rest[22]
.sym 62155 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62156 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62157 UI_inst.diplay_number.rest[30]
.sym 62158 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[30]
.sym 62192 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 62196 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62204 UI_inst.diplay_number.rest[21]
.sym 62205 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62211 UI_inst.diplay_number.rest[20]
.sym 62212 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[18]
.sym 62213 UI_inst.diplay_number.rest[18]
.sym 62215 UI_inst.diplay_number.rest[23]
.sym 62216 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[20]
.sym 62218 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[21]
.sym 62221 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[23]
.sym 62226 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62236 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62237 UI_inst.diplay_number.rest[23]
.sym 62238 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[23]
.sym 62239 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62248 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62249 UI_inst.diplay_number.rest[21]
.sym 62250 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[21]
.sym 62251 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62260 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[18]
.sym 62261 UI_inst.diplay_number.rest[18]
.sym 62262 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62263 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62272 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 62273 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 62274 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[20]
.sym 62275 UI_inst.diplay_number.rest[20]
.sym 62286 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 62287 $abc$29714$new_n3383_
.sym 62288 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62290 UI_inst.cnt0[1]
.sym 62291 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25392
.sym 62292 $abc$29714$new_n3381_
.sym 62306 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 62313 UI_inst.ismagphase
.sym 62318 UI_inst.cnt0[0]
.sym 62320 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 62328 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 62332 UI_inst.ismagphase
.sym 62397 UI_inst.ismagphase
.sym 62405 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 62406 CLK36_$glb_clk
.sym 62409 $abc$29714$new_n3382_
.sym 62411 UI_inst.btnt0
.sym 62414 $abc$29714$new_n3380_
.sym 62415 $abc$29714$new_n3377_
.sym 62424 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 62432 $PACKER_VCC_NET
.sym 62434 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62438 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 62441 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 62532 $abc$29714$new_n3378_
.sym 62533 $abc$29714$new_n3379_
.sym 62535 UI_inst.cnt0[0]
.sym 62656 UI_inst.cnt3[2]
.sym 62657 UI_inst.cnt3[3]
.sym 62658 UI_inst.cnt3[4]
.sym 62659 UI_inst.cnt3[5]
.sym 62660 UI_inst.cnt3[6]
.sym 62661 UI_inst.cnt3[7]
.sym 62682 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 62684 UI_inst.cnt3[0]
.sym 62704 UI_inst.btnt3
.sym 62707 MINUS
.sym 62711 UI_inst.cnt3[8]
.sym 62714 UI_inst.cnt3[3]
.sym 62716 UI_inst.cnt3[1]
.sym 62717 UI_inst.cnt3[6]
.sym 62721 UI_inst.cnt3[2]
.sym 62722 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24928
.sym 62723 UI_inst.cnt3[4]
.sym 62724 UI_inst.cnt3[5]
.sym 62725 UI_inst.cnt3[0]
.sym 62726 UI_inst.cnt3[7]
.sym 62740 UI_inst.btnt3
.sym 62741 MINUS
.sym 62746 MINUS
.sym 62747 UI_inst.btnt3
.sym 62748 UI_inst.cnt3[0]
.sym 62752 UI_inst.cnt3[8]
.sym 62753 UI_inst.cnt3[3]
.sym 62754 UI_inst.cnt3[5]
.sym 62755 UI_inst.cnt3[2]
.sym 62758 UI_inst.cnt3[1]
.sym 62766 UI_inst.btnt3
.sym 62767 MINUS
.sym 62770 UI_inst.cnt3[1]
.sym 62771 UI_inst.cnt3[6]
.sym 62772 UI_inst.cnt3[4]
.sym 62773 UI_inst.cnt3[7]
.sym 62774 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24928
.sym 62775 CLK36_$glb_clk
.sym 62776 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 62777 UI_inst.cnt3[8]
.sym 62778 UI_inst.cnt3[9]
.sym 62779 UI_inst.cnt3[10]
.sym 62780 UI_inst.cnt3[11]
.sym 62781 UI_inst.cnt3[12]
.sym 62782 UI_inst.cnt3[13]
.sym 62783 UI_inst.cnt3[14]
.sym 62784 UI_inst.cnt3[15]
.sym 62795 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 62820 UI_inst.count[18]
.sym 62821 UI_inst.count[19]
.sym 62822 UI_inst.count[20]
.sym 62823 $abc$29714$new_n3403_
.sym 62825 UI_inst.count[23]
.sym 62826 UI_inst.count[16]
.sym 62827 UI_inst.count[17]
.sym 62828 $abc$29714$new_n3402_
.sym 62830 $abc$29714$new_n3407_
.sym 62831 UI_inst.count[21]
.sym 62832 UI_inst.count[22]
.sym 62833 $abc$29714$new_n3405_
.sym 62834 UI_inst.cnt3[16]
.sym 62835 UI_inst.btnt3
.sym 62836 $abc$29714$new_n3401_
.sym 62838 UI_inst.cnt3[12]
.sym 62839 UI_inst.cnt3[13]
.sym 62840 $abc$29714$new_n3406_
.sym 62841 UI_inst.cnt3[15]
.sym 62843 UI_inst.cnt3[9]
.sym 62844 UI_inst.cnt3[10]
.sym 62845 UI_inst.cnt3[11]
.sym 62848 UI_inst.cnt3[14]
.sym 62849 $abc$29714$new_n3404_
.sym 62857 $abc$29714$new_n3407_
.sym 62858 $abc$29714$new_n3406_
.sym 62859 UI_inst.btnt3
.sym 62860 $abc$29714$new_n3401_
.sym 62863 $abc$29714$new_n3405_
.sym 62864 $abc$29714$new_n3403_
.sym 62865 $abc$29714$new_n3404_
.sym 62866 $abc$29714$new_n3402_
.sym 62875 UI_inst.count[17]
.sym 62876 UI_inst.count[16]
.sym 62877 UI_inst.count[18]
.sym 62878 UI_inst.count[19]
.sym 62881 UI_inst.count[22]
.sym 62882 UI_inst.count[21]
.sym 62883 UI_inst.count[23]
.sym 62884 UI_inst.count[20]
.sym 62887 UI_inst.cnt3[9]
.sym 62888 UI_inst.cnt3[14]
.sym 62889 UI_inst.cnt3[12]
.sym 62890 UI_inst.cnt3[15]
.sym 62893 UI_inst.cnt3[13]
.sym 62894 UI_inst.cnt3[11]
.sym 62895 UI_inst.cnt3[10]
.sym 62896 UI_inst.cnt3[16]
.sym 62898 CLK36_$glb_clk
.sym 62899 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 62900 UI_inst.cnt3[16]
.sym 62901 UI_inst.cnt3[17]
.sym 62902 UI_inst.cnt3[18]
.sym 62903 UI_inst.cnt3[19]
.sym 62904 UI_inst.cnt3[20]
.sym 62905 UI_inst.cnt3[21]
.sym 62906 UI_inst.cnt3[22]
.sym 62907 UI_inst.cnt3[23]
.sym 62921 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 62929 $PACKER_VCC_NET
.sym 62943 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 62946 $PACKER_VCC_NET
.sym 62952 UI_inst.cnt3[0]
.sym 62960 UI_inst.cnt3[19]
.sym 62961 UI_inst.cnt3[20]
.sym 62962 UI_inst.cnt3[21]
.sym 62963 UI_inst.cnt3[22]
.sym 62964 UI_inst.cnt3[23]
.sym 62966 UI_inst.cnt3[17]
.sym 62967 UI_inst.cnt3[18]
.sym 62986 UI_inst.cnt3[17]
.sym 62987 UI_inst.cnt3[19]
.sym 62988 UI_inst.cnt3[20]
.sym 62989 UI_inst.cnt3[18]
.sym 62994 $PACKER_VCC_NET
.sym 62995 UI_inst.cnt3[0]
.sym 63004 UI_inst.cnt3[21]
.sym 63005 UI_inst.cnt3[0]
.sym 63006 UI_inst.cnt3[23]
.sym 63007 UI_inst.cnt3[22]
.sym 63020 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 63021 CLK36_$glb_clk
.sym 63022 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 63023 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 63024 UI_inst.btnt1
.sym 63025 $abc$29714$new_n3391_
.sym 63026 $abc$29714$new_n3390_
.sym 63027 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 63029 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 63037 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 63045 TC[1]
.sym 63050 UI_inst.cnt1[0]
.sym 63065 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[7]
.sym 63068 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[10]
.sym 63069 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[5]
.sym 63070 $auto$alumacc.cc:474:replace_alu$3154.C[5]
.sym 63072 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[6]
.sym 63077 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[9]
.sym 63078 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[8]
.sym 63096 $nextpnr_ICESTORM_LC_28$O
.sym 63099 $auto$alumacc.cc:474:replace_alu$3154.C[5]
.sym 63102 $auto$alumacc.cc:474:replace_alu$3154.C[6]
.sym 63105 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[5]
.sym 63108 $auto$alumacc.cc:474:replace_alu$3154.C[7]
.sym 63110 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[6]
.sym 63114 $auto$alumacc.cc:474:replace_alu$3154.C[8]
.sym 63117 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[7]
.sym 63120 $auto$alumacc.cc:474:replace_alu$3154.C[9]
.sym 63122 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[8]
.sym 63126 $auto$alumacc.cc:474:replace_alu$3154.C[10]
.sym 63128 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[9]
.sym 63132 $nextpnr_ICESTORM_LC_29$I3
.sym 63135 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[10]
.sym 63142 $nextpnr_ICESTORM_LC_29$I3
.sym 63159 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 63161 TC[3]
.sym 63165 TC[2]
.sym 63169 TC[0]
.sym 63177 $abc$29714$new_n3385_
.sym 63202 Filter1.tickcount[7]
.sym 63211 Filter1.tickcount[8]
.sym 63212 Filter1.tickcount[9]
.sym 63213 Filter1.tickcount[10]
.sym 63229 Filter1.tickcount[7]
.sym 63238 Filter1.tickcount[8]
.sym 63239 Filter1.tickcount[7]
.sym 63240 Filter1.tickcount[10]
.sym 63241 Filter1.tickcount[9]
.sym 63247 Filter1.tickcount[10]
.sym 63251 Filter1.tickcount[9]
.sym 63257 Filter1.tickcount[8]
.sym 63285 TC[3]
.sym 63287 TC[1]
.sym 63288 TC[0]
.sym 63293 UI_inst.LCD.tx_done
.sym 63392 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9170_Y[1]_new_
.sym 63393 UI_inst.LCD.tx_byte[6]
.sym 63394 $abc$29714$new_n4019_
.sym 63395 $abc$29714$new_n2484_
.sym 63396 $abc$29714$new_n2486_
.sym 63397 $abc$29714$new_n2471_
.sym 63398 $abc$29714$new_n2469_
.sym 63399 $abc$29714$new_n2470_
.sym 63404 TC[3]
.sym 63405 TC[2]
.sym 63407 $PACKER_GND_NET
.sym 63419 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63420 UI_inst.LCD.display_state[1]
.sym 63515 UI_inst.LCD.display_state[1]
.sym 63516 UI_inst.LCD.display_state[2]
.sym 63517 $abc$29714$new_n2476_
.sym 63518 $abc$29714$new_n4018_
.sym 63519 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 63520 UI_inst.LCD.display_state[3]
.sym 63521 $abc$29714$new_n2487_
.sym 63522 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 63528 UI_inst.LCD.pos[5]
.sym 63538 UI_inst.LCD.tx_done
.sym 63542 UI_inst.LCD.tx_done
.sym 63546 $PACKER_GND_NET
.sym 63548 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27513
.sym 63557 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 63565 UI_inst.LCD.tx_done
.sym 63567 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63570 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 63571 $abc$29714$new_n2424_
.sym 63572 UI_inst.LCD.display_state[1]
.sym 63573 UI_inst.LCD.pos[6]
.sym 63577 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63578 $abc$29714$new_n2359_
.sym 63579 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63580 UI_inst.LCD.tx_done
.sym 63581 UI_inst.LCD.display_state[0]
.sym 63585 $abc$29714$new_n2425_
.sym 63586 $abc$29714$new_n2428_
.sym 63587 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63595 $abc$29714$new_n2428_
.sym 63596 $abc$29714$new_n2425_
.sym 63597 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 63598 $abc$29714$new_n2424_
.sym 63607 UI_inst.LCD.tx_done
.sym 63608 UI_inst.LCD.display_state[1]
.sym 63609 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63610 $abc$29714$new_n2359_
.sym 63613 UI_inst.LCD.tx_done
.sym 63614 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63620 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63622 UI_inst.LCD.display_state[0]
.sym 63625 UI_inst.LCD.tx_done
.sym 63626 UI_inst.LCD.pos[6]
.sym 63627 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63628 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 63631 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63632 $abc$29714$new_n2359_
.sym 63633 UI_inst.LCD.tx_done
.sym 63634 UI_inst.LCD.display_state[1]
.sym 63635 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63636 CLK36_$glb_clk
.sym 63638 $abc$29714$new_n4021_
.sym 63639 UI_inst.LCD.display_state[0]
.sym 63640 $abc$29714$new_n4023_
.sym 63641 $abc$29714$new_n4022_
.sym 63642 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 63643 $abc$29714$new_n2467_
.sym 63644 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8950_new_inv_
.sym 63645 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 63650 UI_inst.LCD.pos[8]
.sym 63651 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 63652 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63654 UI_inst.LCD.pos[6]
.sym 63655 UI_inst.LCD.pos[0]
.sym 63657 UI_inst.LCD.display_state[1]
.sym 63664 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 63679 UI_inst.LCD.display_state[1]
.sym 63680 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 63684 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63685 $abc$29714$new_n2359_
.sym 63687 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 63688 $abc$29714$new_n2466_
.sym 63691 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63696 $abc$29714$new_n2495_
.sym 63702 UI_inst.LCD.tx_done
.sym 63704 UI_inst.LCD.display_state[0]
.sym 63708 $abc$29714$new_n2467_
.sym 63712 UI_inst.LCD.display_state[1]
.sym 63713 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 63714 $abc$29714$new_n2359_
.sym 63715 UI_inst.LCD.tx_done
.sym 63718 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 63720 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63748 $abc$29714$new_n2466_
.sym 63749 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 63750 $abc$29714$new_n2467_
.sym 63751 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 63754 $abc$29714$new_n2495_
.sym 63755 UI_inst.LCD.display_state[0]
.sym 63756 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 63757 $abc$29714$new_n2466_
.sym 63761 $abc$29714$new_n2508_
.sym 63762 $abc$29714$new_n2495_
.sym 63763 UI_inst.LCD.LCD_E1
.sym 63764 LCD_E
.sym 63765 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27513
.sym 63766 $abc$29714$new_n2496_
.sym 63767 LCD_RS
.sym 63768 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 63774 $abc$29714$new_n2492_
.sym 63776 $abc$29714$new_n2141_
.sym 63782 UI_inst.LCD.display_state[0]
.sym 63783 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 63784 $abc$29714$new_n2138_
.sym 63795 UI_inst.LCD.display_state[4]
.sym 63916 LCD_RS
.sym 64039 $PACKER_GND_NET
.sym 64205 $PACKER_GND_NET
.sym 64220 $PACKER_GND_NET
.sym 64371 wdata[14]
.sym 64372 wdata[14]
.sym 64373 wdata[13]
.sym 64376 wdata[12]
.sym 64378 wdata[6]
.sym 64442 UI_inst.cnt2[7]
.sym 64446 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64447 UI_inst.cnt2[1]
.sym 64448 UI_inst.cnt2[5]
.sym 64454 UI_inst.cnt2[3]
.sym 64455 UI_inst.cnt2[4]
.sym 64461 UI_inst.cnt2[2]
.sym 64462 UI_inst.cnt2[0]
.sym 64465 UI_inst.cnt2[6]
.sym 64467 $nextpnr_ICESTORM_LC_17$O
.sym 64470 UI_inst.cnt2[0]
.sym 64473 $auto$alumacc.cc:474:replace_alu$3232.C[2]
.sym 64476 UI_inst.cnt2[1]
.sym 64479 $auto$alumacc.cc:474:replace_alu$3232.C[3]
.sym 64481 UI_inst.cnt2[2]
.sym 64483 $auto$alumacc.cc:474:replace_alu$3232.C[2]
.sym 64485 $auto$alumacc.cc:474:replace_alu$3232.C[4]
.sym 64488 UI_inst.cnt2[3]
.sym 64489 $auto$alumacc.cc:474:replace_alu$3232.C[3]
.sym 64491 $auto$alumacc.cc:474:replace_alu$3232.C[5]
.sym 64494 UI_inst.cnt2[4]
.sym 64495 $auto$alumacc.cc:474:replace_alu$3232.C[4]
.sym 64497 $auto$alumacc.cc:474:replace_alu$3232.C[6]
.sym 64499 UI_inst.cnt2[5]
.sym 64501 $auto$alumacc.cc:474:replace_alu$3232.C[5]
.sym 64503 $auto$alumacc.cc:474:replace_alu$3232.C[7]
.sym 64505 UI_inst.cnt2[6]
.sym 64507 $auto$alumacc.cc:474:replace_alu$3232.C[6]
.sym 64509 $auto$alumacc.cc:474:replace_alu$3232.C[8]
.sym 64512 UI_inst.cnt2[7]
.sym 64513 $auto$alumacc.cc:474:replace_alu$3232.C[7]
.sym 64514 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64515 CLK36_$glb_clk
.sym 64516 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 64531 wdata[9]
.sym 64532 $abc$29714$new_n3346_
.sym 64533 F2SRAM.nrst
.sym 64535 addr[4]
.sym 64537 wdata[15]
.sym 64553 $auto$alumacc.cc:474:replace_alu$3232.C[8]
.sym 64564 UI_inst.cnt2[14]
.sym 64567 UI_inst.cnt2[9]
.sym 64569 UI_inst.cnt2[11]
.sym 64571 UI_inst.cnt2[13]
.sym 64574 UI_inst.cnt2[8]
.sym 64576 UI_inst.cnt2[10]
.sym 64585 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64586 UI_inst.cnt2[12]
.sym 64589 UI_inst.cnt2[15]
.sym 64590 $auto$alumacc.cc:474:replace_alu$3232.C[9]
.sym 64593 UI_inst.cnt2[8]
.sym 64594 $auto$alumacc.cc:474:replace_alu$3232.C[8]
.sym 64596 $auto$alumacc.cc:474:replace_alu$3232.C[10]
.sym 64598 UI_inst.cnt2[9]
.sym 64600 $auto$alumacc.cc:474:replace_alu$3232.C[9]
.sym 64602 $auto$alumacc.cc:474:replace_alu$3232.C[11]
.sym 64605 UI_inst.cnt2[10]
.sym 64606 $auto$alumacc.cc:474:replace_alu$3232.C[10]
.sym 64608 $auto$alumacc.cc:474:replace_alu$3232.C[12]
.sym 64610 UI_inst.cnt2[11]
.sym 64612 $auto$alumacc.cc:474:replace_alu$3232.C[11]
.sym 64614 $auto$alumacc.cc:474:replace_alu$3232.C[13]
.sym 64616 UI_inst.cnt2[12]
.sym 64618 $auto$alumacc.cc:474:replace_alu$3232.C[12]
.sym 64620 $auto$alumacc.cc:474:replace_alu$3232.C[14]
.sym 64622 UI_inst.cnt2[13]
.sym 64624 $auto$alumacc.cc:474:replace_alu$3232.C[13]
.sym 64626 $auto$alumacc.cc:474:replace_alu$3232.C[15]
.sym 64629 UI_inst.cnt2[14]
.sym 64630 $auto$alumacc.cc:474:replace_alu$3232.C[14]
.sym 64632 $auto$alumacc.cc:474:replace_alu$3232.C[16]
.sym 64634 UI_inst.cnt2[15]
.sym 64636 $auto$alumacc.cc:474:replace_alu$3232.C[15]
.sym 64637 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64638 CLK36_$glb_clk
.sym 64639 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 64653 addr[3]
.sym 64654 $abc$29714$auto$rtlil.cc:1969:NotGate$29706
.sym 64660 addr[11]
.sym 64666 $abc$29714$new_n2650_
.sym 64667 UI_inst.diplay_number.summand[7]
.sym 64669 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 64671 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 64673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 64676 $auto$alumacc.cc:474:replace_alu$3232.C[16]
.sym 64681 UI_inst.cnt2[16]
.sym 64690 UI_inst.cnt2[17]
.sym 64694 UI_inst.cnt2[21]
.sym 64696 UI_inst.cnt2[23]
.sym 64699 UI_inst.cnt2[18]
.sym 64700 UI_inst.cnt2[19]
.sym 64708 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64709 UI_inst.cnt2[20]
.sym 64711 UI_inst.cnt2[22]
.sym 64713 $auto$alumacc.cc:474:replace_alu$3232.C[17]
.sym 64716 UI_inst.cnt2[16]
.sym 64717 $auto$alumacc.cc:474:replace_alu$3232.C[16]
.sym 64719 $auto$alumacc.cc:474:replace_alu$3232.C[18]
.sym 64721 UI_inst.cnt2[17]
.sym 64723 $auto$alumacc.cc:474:replace_alu$3232.C[17]
.sym 64725 $auto$alumacc.cc:474:replace_alu$3232.C[19]
.sym 64728 UI_inst.cnt2[18]
.sym 64729 $auto$alumacc.cc:474:replace_alu$3232.C[18]
.sym 64731 $auto$alumacc.cc:474:replace_alu$3232.C[20]
.sym 64734 UI_inst.cnt2[19]
.sym 64735 $auto$alumacc.cc:474:replace_alu$3232.C[19]
.sym 64737 $auto$alumacc.cc:474:replace_alu$3232.C[21]
.sym 64739 UI_inst.cnt2[20]
.sym 64741 $auto$alumacc.cc:474:replace_alu$3232.C[20]
.sym 64743 $auto$alumacc.cc:474:replace_alu$3232.C[22]
.sym 64745 UI_inst.cnt2[21]
.sym 64747 $auto$alumacc.cc:474:replace_alu$3232.C[21]
.sym 64749 $auto$alumacc.cc:474:replace_alu$3232.C[23]
.sym 64751 UI_inst.cnt2[22]
.sym 64753 $auto$alumacc.cc:474:replace_alu$3232.C[22]
.sym 64757 UI_inst.cnt2[23]
.sym 64759 $auto$alumacc.cc:474:replace_alu$3232.C[23]
.sym 64760 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25130
.sym 64761 CLK36_$glb_clk
.sym 64762 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]_$glb_sr
.sym 64763 UI_inst.diplay_number.summand[29]
.sym 64764 UI_inst.diplay_number.summand[3]
.sym 64766 UI_inst.diplay_number.summand[30]
.sym 64767 UI_inst.diplay_number.summand[4]
.sym 64768 UI_inst.diplay_number.summand[0]
.sym 64769 UI_inst.diplay_number.summand[11]
.sym 64775 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 64780 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 64789 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 64887 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[1]
.sym 64888 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[2]
.sym 64889 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[3]
.sym 64890 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[4]
.sym 64891 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 64892 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[6]
.sym 64893 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[7]
.sym 64900 $abc$29714$new_n2580_
.sym 64901 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 64902 F2SRAM.spi_go
.sym 64905 F2SRAM.spi_go
.sym 64908 $abc$29714$new_n2610_
.sym 64910 UI_inst.diplay_number.acc[2]
.sym 64912 $abc$29714$new_n2654_
.sym 64913 $abc$29714$new_n2599_
.sym 64916 UI_inst.diplay_number.acc[0]
.sym 64928 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 64930 $abc$29714$new_n2654_
.sym 64931 $abc$29714$new_n2640_
.sym 64932 UI_inst.diplay_number.summand[0]
.sym 64936 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 64937 $abc$29714$new_n2652_
.sym 64938 $abc$29714$new_n2650_
.sym 64941 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 64943 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[0]
.sym 64945 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 64946 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[3]
.sym 64949 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 64950 UI_inst.diplay_number.acc[0]
.sym 64951 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[8]
.sym 64953 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[2]
.sym 64955 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[4]
.sym 64961 UI_inst.diplay_number.acc[0]
.sym 64963 UI_inst.diplay_number.summand[0]
.sym 64972 $abc$29714$new_n2650_
.sym 64973 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 64974 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 64975 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[4]
.sym 64984 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 64985 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[2]
.sym 64986 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 64987 $abc$29714$new_n2654_
.sym 64990 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 64991 $abc$29714$new_n2640_
.sym 64992 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[8]
.sym 64993 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 64996 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 64997 $abc$29714$new_n2652_
.sym 64999 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[3]
.sym 65002 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 65003 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[0]
.sym 65005 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65006 UI_inst.diplay_number.updating_$glb_ce
.sym 65007 CLK36_$glb_clk
.sym 65009 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[8]
.sym 65010 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[9]
.sym 65011 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[10]
.sym 65012 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[11]
.sym 65013 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[12]
.sym 65014 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[13]
.sym 65015 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[14]
.sym 65016 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[15]
.sym 65026 UI_inst.diplay_number.summand[2]
.sym 65034 UI_inst.diplay_number.summand[29]
.sym 65037 UI_inst.diplay_number.summand[23]
.sym 65038 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65039 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65040 UI_inst.diplay_number.summand[30]
.sym 65041 $abc$29714$new_n2592_
.sym 65042 UI_inst.diplay_number.acc[3]
.sym 65043 $abc$29714$new_n2587_
.sym 65050 $abc$29714$new_n2587_
.sym 65052 UI_inst.diplay_number.summand[13]
.sym 65053 UI_inst.diplay_number.summand[22]
.sym 65054 $abc$29714$new_n2580_
.sym 65056 $abc$29714$new_n2604_
.sym 65058 $abc$29714$new_n2626_
.sym 65061 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 65062 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65063 $abc$29714$new_n2624_
.sym 65065 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65067 $abc$29714$new_n2592_
.sym 65070 UI_inst.diplay_number.summand[24]
.sym 65071 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65072 UI_inst.diplay_number.summand[23]
.sym 65073 UI_inst.diplay_number.summand[18]
.sym 65074 UI_inst.diplay_number.summand[14]
.sym 65079 UI_inst.diplay_number.summand[31]
.sym 65083 $abc$29714$new_n2624_
.sym 65084 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65085 $abc$29714$new_n2604_
.sym 65086 UI_inst.diplay_number.summand[14]
.sym 65095 UI_inst.diplay_number.summand[13]
.sym 65096 $abc$29714$new_n2626_
.sym 65098 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65101 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65102 $abc$29714$new_n2587_
.sym 65103 UI_inst.diplay_number.summand[22]
.sym 65107 UI_inst.diplay_number.summand[24]
.sym 65108 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65109 $abc$29714$new_n2587_
.sym 65110 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65114 UI_inst.diplay_number.summand[31]
.sym 65116 $abc$29714$new_n2580_
.sym 65119 UI_inst.diplay_number.summand[23]
.sym 65120 $abc$29714$new_n2592_
.sym 65121 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65122 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65125 UI_inst.diplay_number.summand[18]
.sym 65127 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65128 $abc$29714$new_n2604_
.sym 65129 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 65130 CLK36_$glb_clk
.sym 65132 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[16]
.sym 65133 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[17]
.sym 65134 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[18]
.sym 65135 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[19]
.sym 65136 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[20]
.sym 65137 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[21]
.sym 65138 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[22]
.sym 65139 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[23]
.sym 65144 UI_inst.diplay_number.summand[8]
.sym 65145 $abc$29714$new_n2640_
.sym 65146 $abc$29714$new_n2610_
.sym 65148 UI_inst.diplay_number.summand[12]
.sym 65151 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 65152 $PACKER_VCC_NET
.sym 65154 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 65157 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65161 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65162 UI_inst.diplay_number.acc[21]
.sym 65167 UI_inst.diplay_number.summand[18]
.sym 65175 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 65178 $abc$29714$new_n2608_
.sym 65181 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65183 $abc$29714$new_n2599_
.sym 65185 $abc$29714$new_n2604_
.sym 65186 $abc$29714$new_n2624_
.sym 65187 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[14]
.sym 65189 UI_inst.diplay_number.acc[18]
.sym 65195 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[22]
.sym 65198 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65199 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[18]
.sym 65200 $abc$29714$new_n2882_
.sym 65202 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[21]
.sym 65203 $abc$29714$new_n2587_
.sym 65206 $abc$29714$new_n2882_
.sym 65207 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[18]
.sym 65208 $abc$29714$new_n2624_
.sym 65215 UI_inst.diplay_number.acc[18]
.sym 65218 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 65219 $abc$29714$new_n2587_
.sym 65220 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[22]
.sym 65221 $abc$29714$new_n2599_
.sym 65226 $abc$29714$new_n2604_
.sym 65227 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 65232 UI_inst.diplay_number.acc[18]
.sym 65237 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65238 $abc$29714$new_n2608_
.sym 65242 $abc$29714$new_n2882_
.sym 65243 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[14]
.sym 65244 $abc$29714$new_n2624_
.sym 65245 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65248 $abc$29714$new_n2599_
.sym 65249 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 65250 $abc$29714$new_n2587_
.sym 65251 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[21]
.sym 65252 UI_inst.diplay_number.updating_$glb_ce
.sym 65253 CLK36_$glb_clk
.sym 65255 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[24]
.sym 65256 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[25]
.sym 65257 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[26]
.sym 65258 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[27]
.sym 65259 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[28]
.sym 65260 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[29]
.sym 65261 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[30]
.sym 65262 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[31]
.sym 65267 UI_inst.diplay_number.acc[24]
.sym 65268 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 65269 UI_inst.diplay_number.acc[23]
.sym 65270 $abc$29714$new_n2614_
.sym 65271 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65272 $abc$29714$new_n2604_
.sym 65273 UI_inst.diplay_number.acc[22]
.sym 65274 $abc$29714$new_n2587_
.sym 65276 F2SRAM.SPI_READER.shift_reg[29]
.sym 65284 SET
.sym 65299 $abc$29714$new_n2602_
.sym 65301 UI_inst.diplay_number.acc[6]
.sym 65302 UI_inst.diplay_number.acc[14]
.sym 65307 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[19]
.sym 65310 $abc$29714$new_n2752_
.sym 65312 UI_inst.diplay_number.acc[3]
.sym 65314 UI_inst.diplay_number.secondlastacc[3]
.sym 65315 UI_inst.diplay_number.lastacc[14]
.sym 65320 UI_inst.diplay_number.lastacc[3]
.sym 65321 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65325 UI_inst.diplay_number.lastacc[6]
.sym 65331 UI_inst.diplay_number.acc[3]
.sym 65336 UI_inst.diplay_number.secondlastacc[3]
.sym 65342 $abc$29714$new_n2752_
.sym 65344 UI_inst.diplay_number.lastacc[3]
.sym 65348 UI_inst.diplay_number.acc[14]
.sym 65354 UI_inst.diplay_number.lastacc[14]
.sym 65356 $abc$29714$new_n2752_
.sym 65361 UI_inst.diplay_number.acc[6]
.sym 65365 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[19]
.sym 65367 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65368 $abc$29714$new_n2602_
.sym 65371 $abc$29714$new_n2752_
.sym 65372 UI_inst.diplay_number.lastacc[6]
.sym 65375 UI_inst.diplay_number.updating_$glb_ce
.sym 65376 CLK36_$glb_clk
.sym 65378 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[32]
.sym 65379 UI_inst.diplay_number.acc[30]
.sym 65380 UI_inst.diplay_number.acc[27]
.sym 65381 UI_inst.diplay_number.acc[29]
.sym 65382 UI_inst.diplay_number.acc[31]
.sym 65383 UI_inst.diplay_number.acc[25]
.sym 65384 UI_inst.diplay_number.acc[32]
.sym 65385 UI_inst.diplay_number.acc[28]
.sym 65390 UI_inst.diplay_number.summand[24]
.sym 65391 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 65392 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 65393 $abc$29714$new_n2602_
.sym 65394 UI_inst.diplay_number.summand[31]
.sym 65395 UI_inst.diplay_number.summand[25]
.sym 65396 F2SRAM.spi_go
.sym 65398 $abc$29714$new_n2752_
.sym 65399 UI_inst.diplay_number.pos[4]
.sym 65401 $abc$29714$new_n2580_
.sym 65402 UI_inst.diplay_number.acc[17]
.sym 65406 UI_inst.diplay_number.acc[16]
.sym 65409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65411 UI_inst.diplay_number.acc[19]
.sym 65412 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 65422 $abc$29714$new_n2752_
.sym 65423 UI_inst.diplay_number.secondlastacc[14]
.sym 65429 UI_inst.diplay_number.lastacc[18]
.sym 65431 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[4]
.sym 65432 $abc$29714$new_n2921_
.sym 65433 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65434 UI_inst.diplay_number.acc[21]
.sym 65435 $abc$29714$new_n2920_
.sym 65438 UI_inst.diplay_number.rest[4]
.sym 65441 UI_inst.diplay_number.lastacc[21]
.sym 65444 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65448 $abc$29714$new_n2752_
.sym 65449 UI_inst.diplay_number.acc[32]
.sym 65452 $abc$29714$new_n2921_
.sym 65453 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[4]
.sym 65455 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65459 UI_inst.diplay_number.acc[21]
.sym 65465 UI_inst.diplay_number.acc[32]
.sym 65470 UI_inst.diplay_number.rest[4]
.sym 65471 $abc$29714$new_n2920_
.sym 65473 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65476 UI_inst.diplay_number.secondlastacc[14]
.sym 65482 $abc$29714$new_n2752_
.sym 65484 UI_inst.diplay_number.lastacc[18]
.sym 65488 UI_inst.diplay_number.acc[21]
.sym 65495 UI_inst.diplay_number.lastacc[21]
.sym 65497 $abc$29714$new_n2752_
.sym 65498 UI_inst.diplay_number.updating_$glb_ce
.sym 65499 CLK36_$glb_clk
.sym 65501 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 65502 UI_inst.diplay_number.secondlastacc[10]
.sym 65503 UI_inst.diplay_number.lastacc[19]
.sym 65504 UI_inst.diplay_number.secondlastacc[19]
.sym 65505 UI_inst.diplay_number.lastacc[10]
.sym 65506 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[12]
.sym 65507 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[12]
.sym 65508 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 65516 $abc$29714$new_n2752_
.sym 65518 UI_inst.diplay_number.acc[28]
.sym 65519 UI_inst.diplay_number.pos[4]
.sym 65522 UI_inst.diplay_number.acc[30]
.sym 65525 UI_inst.diplay_number.acc[27]
.sym 65527 UI_inst.diplay_number.acc[29]
.sym 65530 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 65531 UI_inst.diplay_number.acc[25]
.sym 65534 $abc$29714$new_n2752_
.sym 65535 UI_inst.diplay_number.acc[28]
.sym 65547 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[13]
.sym 65548 $abc$29714$new_n2962_
.sym 65551 $abc$29714$new_n2958_
.sym 65555 UI_inst.diplay_number.secondlastacc[18]
.sym 65556 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[14]
.sym 65557 UI_inst.diplay_number.secondlastacc[21]
.sym 65559 UI_inst.diplay_number.secondlastacc[10]
.sym 65561 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65566 UI_inst.diplay_number.rest[14]
.sym 65567 $abc$29714$new_n2961_
.sym 65568 $abc$29714$new_n2957_
.sym 65569 UI_inst.diplay_number.secondlastacc[19]
.sym 65570 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65571 UI_inst.diplay_number.rest[13]
.sym 65576 UI_inst.diplay_number.rest[14]
.sym 65577 $abc$29714$new_n2961_
.sym 65578 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65581 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[14]
.sym 65582 $abc$29714$new_n2962_
.sym 65583 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65588 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65589 $abc$29714$new_n2958_
.sym 65590 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[13]
.sym 65594 UI_inst.diplay_number.secondlastacc[19]
.sym 65601 UI_inst.diplay_number.secondlastacc[21]
.sym 65605 $abc$29714$new_n2957_
.sym 65607 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 65608 UI_inst.diplay_number.rest[13]
.sym 65611 UI_inst.diplay_number.secondlastacc[18]
.sym 65617 UI_inst.diplay_number.secondlastacc[10]
.sym 65621 UI_inst.diplay_number.updating_$glb_ce
.sym 65622 CLK36_$glb_clk
.sym 65624 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 65625 UI_inst.diplay_number.secondlastacc[17]
.sym 65626 UI_inst.diplay_number.secondlastacc[20]
.sym 65627 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65628 UI_inst.diplay_number.lastacc[20]
.sym 65629 UI_inst.diplay_number.lastacc[17]
.sym 65630 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[17]
.sym 65631 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 65641 UI_inst.diplay_number.pos[4]
.sym 65653 UI_inst.diplay_number.acc[25]
.sym 65658 $abc$29714$new_n2970_
.sym 65665 $abc$29714$new_n2970_
.sym 65667 UI_inst.diplay_number.rest[16]
.sym 65670 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19919_new_inv_
.sym 65671 UI_inst.diplay_number.secondlastacc[22]
.sym 65673 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[16]
.sym 65675 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65678 UI_inst.diplay_number.acc[22]
.sym 65681 UI_inst.diplay_number.acc[19]
.sym 65682 UI_inst.diplay_number.secondlastacc[17]
.sym 65688 UI_inst.diplay_number.lastacc[22]
.sym 65691 UI_inst.diplay_number.secondlastacc[20]
.sym 65692 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65694 $abc$29714$new_n2752_
.sym 65700 UI_inst.diplay_number.secondlastacc[22]
.sym 65706 UI_inst.diplay_number.secondlastacc[20]
.sym 65710 $abc$29714$new_n2970_
.sym 65711 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19919_new_inv_
.sym 65717 UI_inst.diplay_number.acc[19]
.sym 65723 UI_inst.diplay_number.secondlastacc[17]
.sym 65728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65729 UI_inst.diplay_number.rest[16]
.sym 65730 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[16]
.sym 65731 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65734 $abc$29714$new_n2752_
.sym 65735 UI_inst.diplay_number.lastacc[22]
.sym 65741 UI_inst.diplay_number.acc[22]
.sym 65744 UI_inst.diplay_number.updating_$glb_ce
.sym 65745 CLK36_$glb_clk
.sym 65747 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 65748 UI_inst.diplay_number.secondlastacc[27]
.sym 65749 UI_inst.diplay_number.lastacc[27]
.sym 65750 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 65751 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[26]
.sym 65752 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[29]
.sym 65753 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[27]
.sym 65754 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[26]
.sym 65762 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 65763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 65764 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 65769 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 65777 SET
.sym 65790 UI_inst.diplay_number.acc[30]
.sym 65803 UI_inst.diplay_number.acc[25]
.sym 65804 $abc$29714$new_n2752_
.sym 65807 UI_inst.diplay_number.acc[28]
.sym 65808 UI_inst.diplay_number.acc[24]
.sym 65814 UI_inst.diplay_number.lastacc[30]
.sym 65816 UI_inst.diplay_number.secondlastacc[30]
.sym 65821 UI_inst.diplay_number.acc[25]
.sym 65827 UI_inst.diplay_number.acc[28]
.sym 65835 UI_inst.diplay_number.acc[30]
.sym 65840 UI_inst.diplay_number.acc[24]
.sym 65847 $abc$29714$new_n2752_
.sym 65848 UI_inst.diplay_number.lastacc[30]
.sym 65854 UI_inst.diplay_number.acc[30]
.sym 65860 UI_inst.diplay_number.secondlastacc[30]
.sym 65866 UI_inst.diplay_number.acc[24]
.sym 65867 UI_inst.diplay_number.updating_$glb_ce
.sym 65868 CLK36_$glb_clk
.sym 65872 UI_inst.diplay_number.lastacc[26]
.sym 65876 UI_inst.diplay_number.secondlastacc[26]
.sym 65884 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 65889 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 65890 UI_inst.diplay_number.pos[4]
.sym 65896 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25392
.sym 65914 UI_inst.diplay_number.lastacc[24]
.sym 65915 $abc$29714$new_n2752_
.sym 65920 UI_inst.diplay_number.acc[28]
.sym 65922 UI_inst.diplay_number.secondlastacc[25]
.sym 65923 UI_inst.diplay_number.acc[25]
.sym 65929 UI_inst.diplay_number.secondlastacc[28]
.sym 65934 UI_inst.diplay_number.lastacc[25]
.sym 65939 UI_inst.diplay_number.lastacc[28]
.sym 65941 UI_inst.diplay_number.secondlastacc[24]
.sym 65945 UI_inst.diplay_number.secondlastacc[24]
.sym 65951 UI_inst.diplay_number.secondlastacc[28]
.sym 65956 $abc$29714$new_n2752_
.sym 65957 UI_inst.diplay_number.lastacc[28]
.sym 65963 $abc$29714$new_n2752_
.sym 65964 UI_inst.diplay_number.lastacc[25]
.sym 65970 UI_inst.diplay_number.acc[28]
.sym 65977 UI_inst.diplay_number.secondlastacc[25]
.sym 65982 $abc$29714$new_n2752_
.sym 65983 UI_inst.diplay_number.lastacc[24]
.sym 65986 UI_inst.diplay_number.acc[25]
.sym 65990 UI_inst.diplay_number.updating_$glb_ce
.sym 65991 CLK36_$glb_clk
.sym 66008 $abc$29714$new_n2752_
.sym 66011 $abc$29714$new_n2752_
.sym 66016 UI_inst.diplay_number.pos[4]
.sym 66024 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 66028 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66118 UI_inst.cnt0[2]
.sym 66119 UI_inst.cnt0[3]
.sym 66120 UI_inst.cnt0[4]
.sym 66121 UI_inst.cnt0[5]
.sym 66122 UI_inst.cnt0[6]
.sym 66123 UI_inst.cnt0[7]
.sym 66134 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 66137 $PACKER_VCC_NET
.sym 66148 UI_inst.cnt0[0]
.sym 66150 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 66160 UI_inst.btnt0
.sym 66162 UI_inst.cnt0[1]
.sym 66164 MENU
.sym 66168 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25392
.sym 66170 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66173 UI_inst.cnt0[0]
.sym 66175 UI_inst.cnt0[2]
.sym 66176 UI_inst.cnt0[3]
.sym 66179 UI_inst.cnt0[6]
.sym 66181 UI_inst.cnt0[8]
.sym 66185 UI_inst.cnt0[4]
.sym 66186 UI_inst.cnt0[5]
.sym 66188 UI_inst.cnt0[7]
.sym 66196 MENU
.sym 66198 UI_inst.btnt0
.sym 66202 UI_inst.cnt0[2]
.sym 66203 UI_inst.cnt0[8]
.sym 66204 UI_inst.cnt0[5]
.sym 66205 UI_inst.cnt0[3]
.sym 66208 UI_inst.btnt0
.sym 66210 MENU
.sym 66222 UI_inst.cnt0[1]
.sym 66226 UI_inst.cnt0[0]
.sym 66227 MENU
.sym 66229 UI_inst.btnt0
.sym 66232 UI_inst.cnt0[4]
.sym 66233 UI_inst.cnt0[7]
.sym 66234 UI_inst.cnt0[1]
.sym 66235 UI_inst.cnt0[6]
.sym 66236 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25392
.sym 66237 CLK36_$glb_clk
.sym 66238 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66239 UI_inst.cnt0[8]
.sym 66240 UI_inst.cnt0[9]
.sym 66241 UI_inst.cnt0[10]
.sym 66242 UI_inst.cnt0[11]
.sym 66243 UI_inst.cnt0[12]
.sym 66244 UI_inst.cnt0[13]
.sym 66245 UI_inst.cnt0[14]
.sym 66246 UI_inst.cnt0[15]
.sym 66251 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66263 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66265 SET
.sym 66266 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66274 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66281 $abc$29714$new_n3382_
.sym 66282 $abc$29714$new_n3383_
.sym 66287 $abc$29714$new_n3377_
.sym 66289 $abc$29714$new_n3378_
.sym 66290 $abc$29714$new_n3379_
.sym 66291 UI_inst.btnt0
.sym 66293 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66295 $abc$29714$new_n3381_
.sym 66302 UI_inst.cnt0[14]
.sym 66303 UI_inst.cnt0[15]
.sym 66304 UI_inst.cnt0[16]
.sym 66305 UI_inst.cnt0[9]
.sym 66306 UI_inst.cnt0[10]
.sym 66307 UI_inst.cnt0[11]
.sym 66308 UI_inst.cnt0[12]
.sym 66309 UI_inst.cnt0[13]
.sym 66310 $abc$29714$new_n3380_
.sym 66319 UI_inst.cnt0[15]
.sym 66320 UI_inst.cnt0[9]
.sym 66321 UI_inst.cnt0[12]
.sym 66322 UI_inst.cnt0[14]
.sym 66331 $abc$29714$new_n3382_
.sym 66332 $abc$29714$new_n3383_
.sym 66333 $abc$29714$new_n3377_
.sym 66334 UI_inst.btnt0
.sym 66349 UI_inst.cnt0[11]
.sym 66350 UI_inst.cnt0[10]
.sym 66351 UI_inst.cnt0[13]
.sym 66352 UI_inst.cnt0[16]
.sym 66355 $abc$29714$new_n3379_
.sym 66356 $abc$29714$new_n3378_
.sym 66357 $abc$29714$new_n3380_
.sym 66358 $abc$29714$new_n3381_
.sym 66360 CLK36_$glb_clk
.sym 66361 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66362 UI_inst.cnt0[16]
.sym 66363 UI_inst.cnt0[17]
.sym 66364 UI_inst.cnt0[18]
.sym 66365 UI_inst.cnt0[19]
.sym 66366 UI_inst.cnt0[20]
.sym 66367 UI_inst.cnt0[21]
.sym 66368 UI_inst.cnt0[22]
.sym 66369 UI_inst.cnt0[23]
.sym 66381 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66383 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 66389 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 66393 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 66405 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 66407 $PACKER_VCC_NET
.sym 66415 UI_inst.cnt0[0]
.sym 66416 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66420 UI_inst.cnt0[17]
.sym 66421 UI_inst.cnt0[18]
.sym 66422 UI_inst.cnt0[19]
.sym 66423 UI_inst.cnt0[20]
.sym 66425 UI_inst.cnt0[22]
.sym 66426 UI_inst.cnt0[23]
.sym 66432 UI_inst.cnt0[21]
.sym 66442 UI_inst.cnt0[19]
.sym 66443 UI_inst.cnt0[20]
.sym 66444 UI_inst.cnt0[17]
.sym 66445 UI_inst.cnt0[18]
.sym 66448 UI_inst.cnt0[22]
.sym 66449 UI_inst.cnt0[23]
.sym 66450 UI_inst.cnt0[21]
.sym 66451 UI_inst.cnt0[0]
.sym 66460 $PACKER_VCC_NET
.sym 66461 UI_inst.cnt0[0]
.sym 66482 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 66483 CLK36_$glb_clk
.sym 66484 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66486 UI_inst.update
.sym 66489 UI_inst.BP[3]
.sym 66491 UI_inst.BP[2]
.sym 66529 UI_inst.cnt3[3]
.sym 66532 UI_inst.cnt3[6]
.sym 66536 UI_inst.cnt3[2]
.sym 66539 UI_inst.cnt3[1]
.sym 66541 UI_inst.cnt3[7]
.sym 66544 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66546 UI_inst.cnt3[4]
.sym 66547 UI_inst.cnt3[5]
.sym 66557 UI_inst.cnt3[0]
.sym 66558 $nextpnr_ICESTORM_LC_10$O
.sym 66561 UI_inst.cnt3[0]
.sym 66564 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 66566 UI_inst.cnt3[1]
.sym 66570 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 66572 UI_inst.cnt3[2]
.sym 66574 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 66576 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 66579 UI_inst.cnt3[3]
.sym 66580 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 66582 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 66585 UI_inst.cnt3[4]
.sym 66586 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 66588 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 66591 UI_inst.cnt3[5]
.sym 66592 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 66594 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 66597 UI_inst.cnt3[6]
.sym 66598 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 66600 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 66602 UI_inst.cnt3[7]
.sym 66604 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 66605 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66606 CLK36_$glb_clk
.sym 66607 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 66610 UI_inst.cnt1[2]
.sym 66611 UI_inst.cnt1[3]
.sym 66612 UI_inst.cnt1[4]
.sym 66613 UI_inst.cnt1[5]
.sym 66614 UI_inst.cnt1[6]
.sym 66615 UI_inst.cnt1[7]
.sym 66620 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 66621 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 66622 $PACKER_VCC_NET
.sym 66624 UI_inst.BP[0]
.sym 66625 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 66626 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 66632 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 66638 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 66644 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 66649 UI_inst.cnt3[8]
.sym 66650 UI_inst.cnt3[9]
.sym 66651 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66652 UI_inst.cnt3[11]
.sym 66653 UI_inst.cnt3[12]
.sym 66654 UI_inst.cnt3[13]
.sym 66659 UI_inst.cnt3[10]
.sym 66679 UI_inst.cnt3[14]
.sym 66680 UI_inst.cnt3[15]
.sym 66681 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 66684 UI_inst.cnt3[8]
.sym 66685 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 66687 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 66690 UI_inst.cnt3[9]
.sym 66691 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 66693 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 66695 UI_inst.cnt3[10]
.sym 66697 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 66699 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 66702 UI_inst.cnt3[11]
.sym 66703 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 66705 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 66708 UI_inst.cnt3[12]
.sym 66709 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 66711 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 66714 UI_inst.cnt3[13]
.sym 66715 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 66717 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 66719 UI_inst.cnt3[14]
.sym 66721 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 66723 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 66725 UI_inst.cnt3[15]
.sym 66727 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 66728 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66729 CLK36_$glb_clk
.sym 66730 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 66731 UI_inst.cnt1[8]
.sym 66732 UI_inst.cnt1[9]
.sym 66733 UI_inst.cnt1[10]
.sym 66734 UI_inst.cnt1[11]
.sym 66735 UI_inst.cnt1[12]
.sym 66736 UI_inst.cnt1[13]
.sym 66737 UI_inst.cnt1[14]
.sym 66738 UI_inst.cnt1[15]
.sym 66747 UI_inst.cnt1[0]
.sym 66756 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 66765 SET
.sym 66767 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 66773 UI_inst.cnt3[17]
.sym 66780 UI_inst.cnt3[16]
.sym 66783 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66790 UI_inst.cnt3[18]
.sym 66792 UI_inst.cnt3[20]
.sym 66795 UI_inst.cnt3[23]
.sym 66799 UI_inst.cnt3[19]
.sym 66801 UI_inst.cnt3[21]
.sym 66802 UI_inst.cnt3[22]
.sym 66804 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 66806 UI_inst.cnt3[16]
.sym 66808 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 66810 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 66813 UI_inst.cnt3[17]
.sym 66814 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 66816 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 66819 UI_inst.cnt3[18]
.sym 66820 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 66822 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 66824 UI_inst.cnt3[19]
.sym 66826 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 66828 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 66831 UI_inst.cnt3[20]
.sym 66832 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 66834 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 66836 UI_inst.cnt3[21]
.sym 66838 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 66840 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 66842 UI_inst.cnt3[22]
.sym 66844 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 66847 UI_inst.cnt3[23]
.sym 66850 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 66851 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66852 CLK36_$glb_clk
.sym 66853 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]_$glb_sr
.sym 66854 UI_inst.cnt1[16]
.sym 66855 UI_inst.cnt1[17]
.sym 66856 UI_inst.cnt1[18]
.sym 66857 UI_inst.cnt1[19]
.sym 66858 UI_inst.cnt1[20]
.sym 66859 UI_inst.cnt1[21]
.sym 66860 UI_inst.cnt1[22]
.sym 66861 UI_inst.cnt1[23]
.sym 66866 $abc$29714$new_n3385_
.sym 66868 TC[1]
.sym 66869 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24898
.sym 66878 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 66880 UI_inst.cnt1[1]
.sym 66885 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 66886 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 66896 UI_inst.btnt1
.sym 66897 $abc$29714$new_n3391_
.sym 66898 $abc$29714$new_n3390_
.sym 66904 UI_inst.btnt1
.sym 66912 UI_inst.cnt1[17]
.sym 66913 UI_inst.cnt1[0]
.sym 66914 $abc$29714$new_n3385_
.sym 66915 UI_inst.cnt1[20]
.sym 66916 UI_inst.cnt1[21]
.sym 66917 UI_inst.cnt1[22]
.sym 66918 UI_inst.cnt1[23]
.sym 66921 UI_inst.cnt1[18]
.sym 66922 UI_inst.cnt1[19]
.sym 66925 SET
.sym 66929 SET
.sym 66930 UI_inst.btnt1
.sym 66934 $abc$29714$new_n3390_
.sym 66935 $abc$29714$new_n3391_
.sym 66936 $abc$29714$new_n3385_
.sym 66937 UI_inst.btnt1
.sym 66940 UI_inst.cnt1[0]
.sym 66941 UI_inst.cnt1[23]
.sym 66942 UI_inst.cnt1[22]
.sym 66943 UI_inst.cnt1[21]
.sym 66946 UI_inst.cnt1[17]
.sym 66947 UI_inst.cnt1[19]
.sym 66948 UI_inst.cnt1[18]
.sym 66949 UI_inst.cnt1[20]
.sym 66952 UI_inst.cnt1[0]
.sym 66953 UI_inst.btnt1
.sym 66955 SET
.sym 66966 UI_inst.btnt1
.sym 66967 SET
.sym 66975 CLK36_$glb_clk
.sym 66976 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 66984 UI_inst.cnt1[1]
.sym 66989 TC[2]
.sym 66997 TC[3]
.sym 67004 UI_inst.LCD.tx_done
.sym 67126 UI_inst.LCD.ramdat[6]
.sym 67129 $abc$29714$new_n2138_
.sym 67223 UI_inst.LCD.SF_D0[1]
.sym 67224 $abc$29714$new_n2134_
.sym 67225 UI_inst.LCD.SF_D0[2]
.sym 67226 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67227 UI_inst.LCD.SF_D0[0]
.sym 67228 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 67229 UI_inst.LCD.SF_D0[3]
.sym 67230 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 67243 $PACKER_GND_NET
.sym 67248 $abc$29714$new_n2141_
.sym 67249 UI_inst.LCD.display_state[0]
.sym 67252 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67258 $abc$29714$new_n4018_
.sym 67264 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 67267 UI_inst.LCD.display_state[0]
.sym 67268 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67269 $abc$29714$new_n2471_
.sym 67270 $abc$29714$new_n2487_
.sym 67271 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 67272 UI_inst.LCD.display_state[1]
.sym 67273 UI_inst.LCD.display_state[2]
.sym 67274 UI_inst.LCD.tx_done
.sym 67275 $abc$29714$new_n2484_
.sym 67276 $abc$29714$new_n2486_
.sym 67277 UI_inst.LCD.display_state[3]
.sym 67279 $abc$29714$new_n2470_
.sym 67280 UI_inst.LCD.display_state[4]
.sym 67281 $abc$29714$new_n2134_
.sym 67282 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 67283 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67285 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 67286 UI_inst.LCD.ramdat[6]
.sym 67287 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 67288 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9170_Y[1]_new_
.sym 67291 UI_inst.LCD.display_state[0]
.sym 67295 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67297 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67298 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67300 UI_inst.LCD.tx_done
.sym 67303 UI_inst.LCD.display_state[1]
.sym 67304 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67305 UI_inst.LCD.display_state[0]
.sym 67306 UI_inst.LCD.ramdat[6]
.sym 67309 $abc$29714$new_n2484_
.sym 67310 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9170_Y[1]_new_
.sym 67311 $abc$29714$new_n2487_
.sym 67312 $abc$29714$new_n2486_
.sym 67315 UI_inst.LCD.display_state[1]
.sym 67316 UI_inst.LCD.display_state[0]
.sym 67317 $abc$29714$new_n2134_
.sym 67318 UI_inst.LCD.display_state[2]
.sym 67323 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 67324 $abc$29714$new_n2471_
.sym 67328 UI_inst.LCD.display_state[2]
.sym 67329 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 67330 UI_inst.LCD.display_state[4]
.sym 67333 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 67334 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 67335 $abc$29714$new_n2470_
.sym 67336 $abc$29714$new_n2471_
.sym 67339 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 67340 UI_inst.LCD.display_state[2]
.sym 67341 UI_inst.LCD.display_state[1]
.sym 67342 UI_inst.LCD.display_state[3]
.sym 67343 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 67344 CLK36_$glb_clk
.sym 67346 UI_inst.LCD.display_state[4]
.sym 67347 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 67348 $abc$29714$new_n2460_
.sym 67349 $abc$29714$new_n2158_
.sym 67350 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 67351 $abc$29714$new_n2506_
.sym 67352 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 67353 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 67358 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 67361 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67363 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 67364 UI_inst.LCD.pos[7]
.sym 67365 UI_inst.LCD.pos[4]
.sym 67366 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 67367 $abc$29714$new_n2134_
.sym 67371 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 67372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67374 $abc$29714$new_n2141_
.sym 67377 UI_inst.LCD.display_state[0]
.sym 67378 UI_inst.LCD.display_state[1]
.sym 67379 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 67388 UI_inst.LCD.tx_done
.sym 67389 $abc$29714$new_n2476_
.sym 67390 $abc$29714$new_n2434_
.sym 67391 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 67393 $abc$29714$new_n2469_
.sym 67395 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 67396 UI_inst.LCD.display_state[2]
.sym 67397 $abc$29714$new_n4019_
.sym 67398 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67399 $abc$29714$new_n2138_
.sym 67402 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 67405 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67406 $abc$29714$new_n2159_
.sym 67407 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 67408 $abc$29714$new_n2141_
.sym 67409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67410 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 67411 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67414 $abc$29714$new_n2158_
.sym 67417 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 67418 $abc$29714$new_n4018_
.sym 67420 $abc$29714$new_n4018_
.sym 67421 $abc$29714$new_n4019_
.sym 67422 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 67423 $abc$29714$new_n2434_
.sym 67427 $abc$29714$new_n2476_
.sym 67428 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 67432 $abc$29714$new_n2158_
.sym 67433 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 67434 UI_inst.LCD.display_state[2]
.sym 67435 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67438 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 67439 $abc$29714$new_n2158_
.sym 67440 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 67441 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67447 $abc$29714$new_n2159_
.sym 67450 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 67451 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 67452 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 67453 $abc$29714$new_n2469_
.sym 67456 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 67457 $abc$29714$new_n2138_
.sym 67458 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 67459 $abc$29714$new_n2141_
.sym 67462 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67464 UI_inst.LCD.tx_done
.sym 67465 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67466 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67467 CLK36_$glb_clk
.sym 67468 rst_$glb_sr
.sym 67469 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67470 $abc$29714$new_n2499_
.sym 67471 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67472 $abc$29714$new_n2159_
.sym 67473 $abc$29714$new_n2155_
.sym 67474 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 67475 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 67476 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67481 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 67482 UI_inst.LCD.tx_done
.sym 67483 UI_inst.LCD.pos[3]
.sym 67486 UI_inst.LCD.pos[2]
.sym 67488 UI_inst.LCD.display_state[4]
.sym 67489 UI_inst.LCD.tx_done
.sym 67495 UI_inst.LCD.tx_done
.sym 67496 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67500 $abc$29714$new_n2138_
.sym 67503 UI_inst.LCD.display_state[0]
.sym 67510 UI_inst.LCD.display_state[4]
.sym 67511 UI_inst.LCD.display_state[2]
.sym 67513 $abc$29714$new_n2158_
.sym 67514 $abc$29714$new_n2492_
.sym 67515 UI_inst.LCD.display_state[3]
.sym 67517 $abc$29714$new_n2494_
.sym 67518 UI_inst.LCD.display_state[1]
.sym 67521 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67522 $abc$29714$new_n2138_
.sym 67523 UI_inst.LCD.display_state[3]
.sym 67524 $abc$29714$new_n2141_
.sym 67525 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67526 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67527 UI_inst.LCD.display_state[0]
.sym 67528 $abc$29714$new_n4023_
.sym 67531 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9164_Y[0]_new_
.sym 67532 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8950_new_inv_
.sym 67533 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 67534 $abc$29714$new_n4021_
.sym 67535 $abc$29714$new_n2499_
.sym 67537 $abc$29714$new_n4022_
.sym 67538 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 67541 $abc$29714$new_n2138_
.sym 67543 UI_inst.LCD.display_state[4]
.sym 67544 $abc$29714$new_n2141_
.sym 67545 $abc$29714$new_n2138_
.sym 67546 UI_inst.LCD.display_state[0]
.sym 67549 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9164_Y[0]_new_
.sym 67550 $abc$29714$new_n4023_
.sym 67551 $abc$29714$new_n2494_
.sym 67552 $abc$29714$new_n2499_
.sym 67555 $abc$29714$new_n4022_
.sym 67556 $abc$29714$new_n4021_
.sym 67557 $abc$29714$new_n2492_
.sym 67558 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 67561 UI_inst.LCD.display_state[2]
.sym 67562 UI_inst.LCD.display_state[3]
.sym 67563 UI_inst.LCD.display_state[1]
.sym 67568 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 67569 $abc$29714$new_n2138_
.sym 67570 $abc$29714$new_n2141_
.sym 67573 $abc$29714$new_n2141_
.sym 67574 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8950_new_inv_
.sym 67575 $abc$29714$new_n2138_
.sym 67579 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 67580 UI_inst.LCD.display_state[2]
.sym 67581 UI_inst.LCD.display_state[4]
.sym 67582 UI_inst.LCD.display_state[3]
.sym 67585 $abc$29714$new_n2158_
.sym 67586 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 67587 UI_inst.LCD.display_state[2]
.sym 67589 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67590 CLK36_$glb_clk
.sym 67591 rst_$glb_sr
.sym 67592 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 67594 $abc$29714$new_n2497_
.sym 67595 UI_inst.LCD.SF_D1[0]
.sym 67596 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 67599 LCD_D4
.sym 67604 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 67605 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 67608 UI_inst.LCD.display_state[0]
.sym 67609 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 67611 UI_inst.LCD.display_state[1]
.sym 67612 UI_inst.LCD.main_delay_value[6]
.sym 67614 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 67615 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67616 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67622 UI_inst.LCD.LCD_E0
.sym 67634 UI_inst.LCD.display_state[0]
.sym 67635 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27513
.sym 67636 $abc$29714$new_n2159_
.sym 67640 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 67641 $abc$29714$new_n2508_
.sym 67643 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67644 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67646 $abc$29714$new_n2141_
.sym 67648 UI_inst.LCD.LCD_E0
.sym 67649 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 67650 UI_inst.LCD.display_state[1]
.sym 67651 UI_inst.LCD.LCD_E1
.sym 67652 UI_inst.LCD.display_state[4]
.sym 67653 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 67654 $abc$29714$new_n2496_
.sym 67655 UI_inst.LCD.tx_done
.sym 67659 $abc$29714$new_n2497_
.sym 67660 $abc$29714$new_n2138_
.sym 67667 $abc$29714$new_n2159_
.sym 67669 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 67672 $abc$29714$new_n2496_
.sym 67673 $abc$29714$new_n2141_
.sym 67674 $abc$29714$new_n2497_
.sym 67675 $abc$29714$new_n2138_
.sym 67678 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 67684 UI_inst.LCD.display_state[4]
.sym 67685 UI_inst.LCD.LCD_E1
.sym 67687 UI_inst.LCD.LCD_E0
.sym 67690 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 67692 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 67693 $abc$29714$new_n2508_
.sym 67697 UI_inst.LCD.tx_done
.sym 67698 UI_inst.LCD.display_state[1]
.sym 67699 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67703 UI_inst.LCD.display_state[0]
.sym 67704 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 67705 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 67708 UI_inst.LCD.display_state[0]
.sym 67710 UI_inst.LCD.display_state[1]
.sym 67712 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27513
.sym 67713 CLK36_$glb_clk
.sym 67731 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27513
.sym 67738 UI_inst.LCD.tx_done
.sym 67749 LCD_D4
.sym 68006 $PACKER_GND_NET
.sym 68009 LCD_RS
.sym 68016 LCD_RS
.sym 68019 $PACKER_GND_NET
.sym 68036 $PACKER_GND_NET
.sym 68047 $PACKER_GND_NET
.sym 68197 wdata[0]
.sym 68203 wdata[3]
.sym 68204 wdata[10]
.sym 68207 wdata[9]
.sym 68208 wen
.sym 68209 wdata[1]
.sym 68210 wdata[3]
.sym 68211 wdata[11]
.sym 68216 $PACKER_GND_NET
.sym 68361 addr_r[14]
.sym 68369 addr[1]
.sym 68371 wdata[13]
.sym 68375 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 68381 $PACKER_GND_NET
.sym 68472 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 68475 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 68477 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 68484 F2SRAM.spi_valid
.sym 68487 addr[4]
.sym 68488 addr[0]
.sym 68491 addr[9]
.sym 68492 addr[8]
.sym 68497 $abc$29714$new_n2652_
.sym 68501 $abc$29714$new_n2645_
.sym 68502 $abc$29714$new_n2657_
.sym 68595 UI_inst.diplay_number.summand[1]
.sym 68596 UI_inst.diplay_number.summand[9]
.sym 68598 UI_inst.diplay_number.summand[6]
.sym 68599 UI_inst.diplay_number.summand[5]
.sym 68607 F2SRAM.SPI_READER.cnt_bit_last
.sym 68608 F2SRAM.spi_go
.sym 68610 addr[12]
.sym 68615 F2SRAM.nrst
.sym 68618 UI_inst.diplay_number.acc[1]
.sym 68621 UI_inst.diplay_number.acc[9]
.sym 68622 UI_inst.diplay_number.summand[11]
.sym 68628 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 68636 UI_inst.diplay_number.summand[3]
.sym 68637 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 68638 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 68639 UI_inst.diplay_number.summand[4]
.sym 68640 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68644 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68645 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 68646 UI_inst.diplay_number.summand[30]
.sym 68648 UI_inst.diplay_number.summand[0]
.sym 68649 $abc$29714$new_n2650_
.sym 68650 $abc$29714$new_n2580_
.sym 68657 $abc$29714$new_n2652_
.sym 68659 UI_inst.diplay_number.summand[29]
.sym 68665 UI_inst.diplay_number.summand[11]
.sym 68668 $abc$29714$new_n2580_
.sym 68669 UI_inst.diplay_number.summand[29]
.sym 68671 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68674 UI_inst.diplay_number.summand[3]
.sym 68675 $abc$29714$new_n2580_
.sym 68677 $abc$29714$new_n2652_
.sym 68687 $abc$29714$new_n2580_
.sym 68689 UI_inst.diplay_number.summand[30]
.sym 68692 UI_inst.diplay_number.summand[4]
.sym 68693 $abc$29714$new_n2650_
.sym 68695 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 68698 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 68699 $abc$29714$new_n2580_
.sym 68701 UI_inst.diplay_number.summand[0]
.sym 68704 $abc$29714$new_n2580_
.sym 68706 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68707 UI_inst.diplay_number.summand[11]
.sym 68714 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 68715 CLK36_$glb_clk
.sym 68717 UI_inst.diplay_number.acc[5]
.sym 68719 $abc$29714$new_n4031_
.sym 68720 UI_inst.diplay_number.acc[7]
.sym 68721 $abc$29714$new_n2647_
.sym 68723 UI_inst.diplay_number.acc[1]
.sym 68729 UI_inst.diplay_number.summand[29]
.sym 68731 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 68734 $abc$29714$new_n2622_
.sym 68737 UI_inst.diplay_number.summand[30]
.sym 68741 UI_inst.diplay_number.summand[9]
.sym 68745 UI_inst.diplay_number.acc[10]
.sym 68748 $abc$29714$new_n2872_
.sym 68751 UI_inst.diplay_number.acc[13]
.sym 68759 UI_inst.diplay_number.summand[3]
.sym 68760 UI_inst.diplay_number.summand[7]
.sym 68762 UI_inst.diplay_number.summand[4]
.sym 68763 UI_inst.diplay_number.summand[5]
.sym 68764 UI_inst.diplay_number.acc[3]
.sym 68765 UI_inst.diplay_number.acc[0]
.sym 68767 UI_inst.diplay_number.summand[1]
.sym 68768 UI_inst.diplay_number.acc[4]
.sym 68770 UI_inst.diplay_number.summand[6]
.sym 68771 UI_inst.diplay_number.summand[0]
.sym 68772 UI_inst.diplay_number.summand[2]
.sym 68774 UI_inst.diplay_number.acc[5]
.sym 68777 UI_inst.diplay_number.acc[7]
.sym 68783 UI_inst.diplay_number.acc[2]
.sym 68787 UI_inst.diplay_number.acc[6]
.sym 68788 UI_inst.diplay_number.acc[1]
.sym 68790 $auto$alumacc.cc:474:replace_alu$3259.C[1]
.sym 68792 UI_inst.diplay_number.acc[0]
.sym 68793 UI_inst.diplay_number.summand[0]
.sym 68796 $auto$alumacc.cc:474:replace_alu$3259.C[2]
.sym 68798 UI_inst.diplay_number.summand[1]
.sym 68799 UI_inst.diplay_number.acc[1]
.sym 68800 $auto$alumacc.cc:474:replace_alu$3259.C[1]
.sym 68802 $auto$alumacc.cc:474:replace_alu$3259.C[3]
.sym 68804 UI_inst.diplay_number.summand[2]
.sym 68805 UI_inst.diplay_number.acc[2]
.sym 68806 $auto$alumacc.cc:474:replace_alu$3259.C[2]
.sym 68808 $auto$alumacc.cc:474:replace_alu$3259.C[4]
.sym 68810 UI_inst.diplay_number.acc[3]
.sym 68811 UI_inst.diplay_number.summand[3]
.sym 68812 $auto$alumacc.cc:474:replace_alu$3259.C[3]
.sym 68814 $auto$alumacc.cc:474:replace_alu$3259.C[5]
.sym 68816 UI_inst.diplay_number.acc[4]
.sym 68817 UI_inst.diplay_number.summand[4]
.sym 68818 $auto$alumacc.cc:474:replace_alu$3259.C[4]
.sym 68820 $auto$alumacc.cc:474:replace_alu$3259.C[6]
.sym 68822 UI_inst.diplay_number.acc[5]
.sym 68823 UI_inst.diplay_number.summand[5]
.sym 68824 $auto$alumacc.cc:474:replace_alu$3259.C[5]
.sym 68826 $auto$alumacc.cc:474:replace_alu$3259.C[7]
.sym 68828 UI_inst.diplay_number.summand[6]
.sym 68829 UI_inst.diplay_number.acc[6]
.sym 68830 $auto$alumacc.cc:474:replace_alu$3259.C[6]
.sym 68832 $auto$alumacc.cc:474:replace_alu$3259.C[8]
.sym 68834 UI_inst.diplay_number.summand[7]
.sym 68835 UI_inst.diplay_number.acc[7]
.sym 68836 $auto$alumacc.cc:474:replace_alu$3259.C[7]
.sym 68840 UI_inst.diplay_number.acc[10]
.sym 68841 UI_inst.diplay_number.acc[9]
.sym 68842 UI_inst.diplay_number.acc[15]
.sym 68843 UI_inst.diplay_number.acc[13]
.sym 68844 UI_inst.diplay_number.acc[12]
.sym 68845 UI_inst.diplay_number.acc[6]
.sym 68846 $abc$29714$new_n2871_
.sym 68847 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 68853 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 68855 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68857 $abc$29714$new_n2650_
.sym 68863 UI_inst.diplay_number.summand[7]
.sym 68866 UI_inst.diplay_number.acc[20]
.sym 68867 UI_inst.diplay_number.acc[6]
.sym 68868 $PACKER_GND_NET
.sym 68870 UI_inst.diplay_number.acc[23]
.sym 68871 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 68872 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 68874 UI_inst.diplay_number.acc[26]
.sym 68876 $auto$alumacc.cc:474:replace_alu$3259.C[8]
.sym 68882 UI_inst.diplay_number.summand[15]
.sym 68886 UI_inst.diplay_number.summand[8]
.sym 68889 UI_inst.diplay_number.summand[14]
.sym 68891 UI_inst.diplay_number.summand[13]
.sym 68892 UI_inst.diplay_number.summand[10]
.sym 68894 UI_inst.diplay_number.summand[11]
.sym 68896 UI_inst.diplay_number.summand[12]
.sym 68898 UI_inst.diplay_number.acc[9]
.sym 68899 UI_inst.diplay_number.acc[15]
.sym 68901 UI_inst.diplay_number.summand[9]
.sym 68903 UI_inst.diplay_number.acc[14]
.sym 68905 UI_inst.diplay_number.acc[10]
.sym 68907 UI_inst.diplay_number.acc[11]
.sym 68908 UI_inst.diplay_number.acc[13]
.sym 68909 UI_inst.diplay_number.acc[12]
.sym 68910 UI_inst.diplay_number.acc[8]
.sym 68913 $auto$alumacc.cc:474:replace_alu$3259.C[9]
.sym 68915 UI_inst.diplay_number.summand[8]
.sym 68916 UI_inst.diplay_number.acc[8]
.sym 68917 $auto$alumacc.cc:474:replace_alu$3259.C[8]
.sym 68919 $auto$alumacc.cc:474:replace_alu$3259.C[10]
.sym 68921 UI_inst.diplay_number.summand[9]
.sym 68922 UI_inst.diplay_number.acc[9]
.sym 68923 $auto$alumacc.cc:474:replace_alu$3259.C[9]
.sym 68925 $auto$alumacc.cc:474:replace_alu$3259.C[11]
.sym 68927 UI_inst.diplay_number.acc[10]
.sym 68928 UI_inst.diplay_number.summand[10]
.sym 68929 $auto$alumacc.cc:474:replace_alu$3259.C[10]
.sym 68931 $auto$alumacc.cc:474:replace_alu$3259.C[12]
.sym 68933 UI_inst.diplay_number.summand[11]
.sym 68934 UI_inst.diplay_number.acc[11]
.sym 68935 $auto$alumacc.cc:474:replace_alu$3259.C[11]
.sym 68937 $auto$alumacc.cc:474:replace_alu$3259.C[13]
.sym 68939 UI_inst.diplay_number.acc[12]
.sym 68940 UI_inst.diplay_number.summand[12]
.sym 68941 $auto$alumacc.cc:474:replace_alu$3259.C[12]
.sym 68943 $auto$alumacc.cc:474:replace_alu$3259.C[14]
.sym 68945 UI_inst.diplay_number.acc[13]
.sym 68946 UI_inst.diplay_number.summand[13]
.sym 68947 $auto$alumacc.cc:474:replace_alu$3259.C[13]
.sym 68949 $auto$alumacc.cc:474:replace_alu$3259.C[15]
.sym 68951 UI_inst.diplay_number.summand[14]
.sym 68952 UI_inst.diplay_number.acc[14]
.sym 68953 $auto$alumacc.cc:474:replace_alu$3259.C[14]
.sym 68955 $auto$alumacc.cc:474:replace_alu$3259.C[16]
.sym 68957 UI_inst.diplay_number.acc[15]
.sym 68958 UI_inst.diplay_number.summand[15]
.sym 68959 $auto$alumacc.cc:474:replace_alu$3259.C[15]
.sym 68963 UI_inst.diplay_number.acc[16]
.sym 68964 UI_inst.diplay_number.acc[23]
.sym 68965 $abc$29714$new_n2598_
.sym 68966 UI_inst.diplay_number.acc[26]
.sym 68967 UI_inst.diplay_number.acc[24]
.sym 68968 $abc$29714$new_n2889_
.sym 68969 UI_inst.diplay_number.acc[17]
.sym 68970 UI_inst.diplay_number.acc[20]
.sym 68976 UI_inst.diplay_number.summand[15]
.sym 68978 UI_inst.diplay_number.summand[10]
.sym 68980 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 68982 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 68984 UI_inst.diplay_number.acc[9]
.sym 68986 UI_inst.diplay_number.acc[15]
.sym 68987 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 68990 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68993 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 68996 $abc$29714$new_n2645_
.sym 68999 $auto$alumacc.cc:474:replace_alu$3259.C[16]
.sym 69004 UI_inst.diplay_number.acc[18]
.sym 69011 UI_inst.diplay_number.summand[16]
.sym 69012 UI_inst.diplay_number.summand[23]
.sym 69013 UI_inst.diplay_number.acc[17]
.sym 69014 UI_inst.diplay_number.acc[22]
.sym 69019 UI_inst.diplay_number.acc[21]
.sym 69020 UI_inst.diplay_number.acc[16]
.sym 69021 UI_inst.diplay_number.summand[19]
.sym 69023 UI_inst.diplay_number.summand[20]
.sym 69026 UI_inst.diplay_number.acc[19]
.sym 69027 UI_inst.diplay_number.summand[21]
.sym 69029 UI_inst.diplay_number.acc[23]
.sym 69030 UI_inst.diplay_number.summand[18]
.sym 69031 UI_inst.diplay_number.summand[22]
.sym 69034 UI_inst.diplay_number.summand[17]
.sym 69035 UI_inst.diplay_number.acc[20]
.sym 69036 $auto$alumacc.cc:474:replace_alu$3259.C[17]
.sym 69038 UI_inst.diplay_number.summand[16]
.sym 69039 UI_inst.diplay_number.acc[16]
.sym 69040 $auto$alumacc.cc:474:replace_alu$3259.C[16]
.sym 69042 $auto$alumacc.cc:474:replace_alu$3259.C[18]
.sym 69044 UI_inst.diplay_number.acc[17]
.sym 69045 UI_inst.diplay_number.summand[17]
.sym 69046 $auto$alumacc.cc:474:replace_alu$3259.C[17]
.sym 69048 $auto$alumacc.cc:474:replace_alu$3259.C[19]
.sym 69050 UI_inst.diplay_number.summand[18]
.sym 69051 UI_inst.diplay_number.acc[18]
.sym 69052 $auto$alumacc.cc:474:replace_alu$3259.C[18]
.sym 69054 $auto$alumacc.cc:474:replace_alu$3259.C[20]
.sym 69056 UI_inst.diplay_number.acc[19]
.sym 69057 UI_inst.diplay_number.summand[19]
.sym 69058 $auto$alumacc.cc:474:replace_alu$3259.C[19]
.sym 69060 $auto$alumacc.cc:474:replace_alu$3259.C[21]
.sym 69062 UI_inst.diplay_number.summand[20]
.sym 69063 UI_inst.diplay_number.acc[20]
.sym 69064 $auto$alumacc.cc:474:replace_alu$3259.C[20]
.sym 69066 $auto$alumacc.cc:474:replace_alu$3259.C[22]
.sym 69068 UI_inst.diplay_number.acc[21]
.sym 69069 UI_inst.diplay_number.summand[21]
.sym 69070 $auto$alumacc.cc:474:replace_alu$3259.C[21]
.sym 69072 $auto$alumacc.cc:474:replace_alu$3259.C[23]
.sym 69074 UI_inst.diplay_number.acc[22]
.sym 69075 UI_inst.diplay_number.summand[22]
.sym 69076 $auto$alumacc.cc:474:replace_alu$3259.C[22]
.sym 69078 $auto$alumacc.cc:474:replace_alu$3259.C[24]
.sym 69080 UI_inst.diplay_number.acc[23]
.sym 69081 UI_inst.diplay_number.summand[23]
.sym 69082 $auto$alumacc.cc:474:replace_alu$3259.C[23]
.sym 69086 UI_inst.diplay_number.summand[26]
.sym 69087 UI_inst.diplay_number.summand[19]
.sym 69088 $abc$29714$new_n2592_
.sym 69089 UI_inst.diplay_number.summand[20]
.sym 69091 UI_inst.diplay_number.summand[27]
.sym 69092 UI_inst.diplay_number.summand[17]
.sym 69093 UI_inst.diplay_number.summand[21]
.sym 69098 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 69099 UI_inst.diplay_number.acc[17]
.sym 69101 $abc$29714$new_n2872_
.sym 69103 $abc$29714$new_n2654_
.sym 69105 UI_inst.diplay_number.acc[16]
.sym 69106 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 69107 UI_inst.diplay_number.summand[16]
.sym 69109 $abc$29714$new_n2599_
.sym 69112 UI_inst.diplay_number.acc[26]
.sym 69119 UI_inst.diplay_number.acc[12]
.sym 69122 $auto$alumacc.cc:474:replace_alu$3259.C[24]
.sym 69127 UI_inst.diplay_number.summand[29]
.sym 69128 UI_inst.diplay_number.acc[30]
.sym 69129 UI_inst.diplay_number.acc[27]
.sym 69130 UI_inst.diplay_number.acc[29]
.sym 69131 UI_inst.diplay_number.acc[24]
.sym 69132 UI_inst.diplay_number.summand[24]
.sym 69133 UI_inst.diplay_number.summand[30]
.sym 69134 UI_inst.diplay_number.acc[28]
.sym 69138 UI_inst.diplay_number.acc[26]
.sym 69139 UI_inst.diplay_number.acc[31]
.sym 69140 UI_inst.diplay_number.acc[25]
.sym 69141 UI_inst.diplay_number.summand[25]
.sym 69142 UI_inst.diplay_number.summand[31]
.sym 69148 UI_inst.diplay_number.summand[27]
.sym 69151 UI_inst.diplay_number.summand[26]
.sym 69152 UI_inst.diplay_number.summand[28]
.sym 69159 $auto$alumacc.cc:474:replace_alu$3259.C[25]
.sym 69161 UI_inst.diplay_number.summand[24]
.sym 69162 UI_inst.diplay_number.acc[24]
.sym 69163 $auto$alumacc.cc:474:replace_alu$3259.C[24]
.sym 69165 $auto$alumacc.cc:474:replace_alu$3259.C[26]
.sym 69167 UI_inst.diplay_number.acc[25]
.sym 69168 UI_inst.diplay_number.summand[25]
.sym 69169 $auto$alumacc.cc:474:replace_alu$3259.C[25]
.sym 69171 $auto$alumacc.cc:474:replace_alu$3259.C[27]
.sym 69173 UI_inst.diplay_number.summand[26]
.sym 69174 UI_inst.diplay_number.acc[26]
.sym 69175 $auto$alumacc.cc:474:replace_alu$3259.C[26]
.sym 69177 $auto$alumacc.cc:474:replace_alu$3259.C[28]
.sym 69179 UI_inst.diplay_number.acc[27]
.sym 69180 UI_inst.diplay_number.summand[27]
.sym 69181 $auto$alumacc.cc:474:replace_alu$3259.C[27]
.sym 69183 $auto$alumacc.cc:474:replace_alu$3259.C[29]
.sym 69185 UI_inst.diplay_number.acc[28]
.sym 69186 UI_inst.diplay_number.summand[28]
.sym 69187 $auto$alumacc.cc:474:replace_alu$3259.C[28]
.sym 69189 $auto$alumacc.cc:474:replace_alu$3259.C[30]
.sym 69191 UI_inst.diplay_number.summand[29]
.sym 69192 UI_inst.diplay_number.acc[29]
.sym 69193 $auto$alumacc.cc:474:replace_alu$3259.C[29]
.sym 69195 $auto$alumacc.cc:474:replace_alu$3259.C[31]
.sym 69197 UI_inst.diplay_number.acc[30]
.sym 69198 UI_inst.diplay_number.summand[30]
.sym 69199 $auto$alumacc.cc:474:replace_alu$3259.C[30]
.sym 69201 $auto$alumacc.cc:474:replace_alu$3259.C[32]
.sym 69203 UI_inst.diplay_number.summand[31]
.sym 69204 UI_inst.diplay_number.acc[31]
.sym 69205 $auto$alumacc.cc:474:replace_alu$3259.C[31]
.sym 69224 $abc$29714$new_n2587_
.sym 69232 $abc$29714$new_n2592_
.sym 69234 UI_inst.diplay_number.acc[16]
.sym 69236 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 69242 UI_inst.diplay_number.acc[10]
.sym 69245 $auto$alumacc.cc:474:replace_alu$3259.C[32]
.sym 69257 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[31]
.sym 69258 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 69259 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[25]
.sym 69261 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[27]
.sym 69262 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[28]
.sym 69263 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[29]
.sym 69264 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[30]
.sym 69265 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69266 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[32]
.sym 69272 UI_inst.diplay_number.acc[32]
.sym 69280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69283 UI_inst.diplay_number.acc[32]
.sym 69286 $auto$alumacc.cc:474:replace_alu$3259.C[32]
.sym 69289 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 69291 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[30]
.sym 69295 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[27]
.sym 69297 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69298 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69302 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69303 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69304 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[29]
.sym 69308 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 69310 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[31]
.sym 69314 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[25]
.sym 69315 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69316 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69319 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[32]
.sym 69320 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 69325 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69327 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[28]
.sym 69328 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69329 UI_inst.diplay_number.updating_$glb_ce
.sym 69330 CLK36_$glb_clk
.sym 69333 UI_inst.diplay_number.lastacc[12]
.sym 69334 UI_inst.diplay_number.secondlastacc[29]
.sym 69335 UI_inst.diplay_number.lastacc[29]
.sym 69337 UI_inst.diplay_number.secondlastacc[12]
.sym 69338 UI_inst.diplay_number.secondlastacc[16]
.sym 69339 UI_inst.diplay_number.lastacc[16]
.sym 69344 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 69346 UI_inst.diplay_number.acc[25]
.sym 69353 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69359 UI_inst.diplay_number.acc[26]
.sym 69360 $PACKER_GND_NET
.sym 69361 UI_inst.diplay_number.acc[31]
.sym 69362 UI_inst.diplay_number.acc[23]
.sym 69363 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 69366 UI_inst.diplay_number.acc[20]
.sym 69367 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69375 UI_inst.diplay_number.lastacc[19]
.sym 69378 UI_inst.diplay_number.acc[19]
.sym 69381 UI_inst.diplay_number.acc[16]
.sym 69385 UI_inst.diplay_number.lastacc[10]
.sym 69389 UI_inst.diplay_number.acc[12]
.sym 69394 UI_inst.diplay_number.secondlastacc[12]
.sym 69397 $abc$29714$new_n2752_
.sym 69402 UI_inst.diplay_number.acc[10]
.sym 69408 UI_inst.diplay_number.acc[10]
.sym 69412 UI_inst.diplay_number.lastacc[10]
.sym 69414 $abc$29714$new_n2752_
.sym 69419 UI_inst.diplay_number.acc[19]
.sym 69424 $abc$29714$new_n2752_
.sym 69427 UI_inst.diplay_number.lastacc[19]
.sym 69432 UI_inst.diplay_number.acc[10]
.sym 69436 UI_inst.diplay_number.secondlastacc[12]
.sym 69444 UI_inst.diplay_number.acc[12]
.sym 69450 UI_inst.diplay_number.acc[16]
.sym 69452 UI_inst.diplay_number.updating_$glb_ce
.sym 69453 CLK36_$glb_clk
.sym 69455 UI_inst.diplay_number.lastupdate
.sym 69456 UI_inst.diplay_number.updating
.sym 69458 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[23]
.sym 69461 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[16]
.sym 69467 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 69478 UI_inst.diplay_number.secondlastacc[29]
.sym 69482 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 69486 UI_inst.diplay_number.difference[32]
.sym 69501 $abc$29714$new_n2752_
.sym 69505 UI_inst.diplay_number.acc[17]
.sym 69509 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 69517 UI_inst.diplay_number.lastacc[17]
.sym 69522 UI_inst.diplay_number.acc[23]
.sym 69523 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 69524 UI_inst.diplay_number.lastacc[20]
.sym 69526 UI_inst.diplay_number.acc[20]
.sym 69530 UI_inst.diplay_number.acc[23]
.sym 69535 $abc$29714$new_n2752_
.sym 69537 UI_inst.diplay_number.lastacc[17]
.sym 69542 UI_inst.diplay_number.lastacc[20]
.sym 69544 $abc$29714$new_n2752_
.sym 69548 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 69550 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 69554 UI_inst.diplay_number.acc[20]
.sym 69560 UI_inst.diplay_number.acc[17]
.sym 69567 UI_inst.diplay_number.acc[17]
.sym 69571 UI_inst.diplay_number.acc[20]
.sym 69575 UI_inst.diplay_number.updating_$glb_ce
.sym 69576 CLK36_$glb_clk
.sym 69580 UI_inst.diplay_number.secondlastacc[31]
.sym 69581 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 69582 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[31]
.sym 69584 UI_inst.diplay_number.lastacc[31]
.sym 69590 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 69591 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1467_CMP_new_
.sym 69601 UI_inst.diplay_number.pos[4]
.sym 69604 UI_inst.diplay_number.acc[26]
.sym 69605 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 69612 UI_inst.update
.sym 69620 UI_inst.diplay_number.secondlastacc[27]
.sym 69621 UI_inst.diplay_number.lastacc[27]
.sym 69622 UI_inst.diplay_number.acc[29]
.sym 69625 UI_inst.diplay_number.secondlastacc[26]
.sym 69628 UI_inst.diplay_number.acc[27]
.sym 69629 UI_inst.diplay_number.acc[26]
.sym 69630 $abc$29714$new_n2752_
.sym 69631 UI_inst.diplay_number.acc[31]
.sym 69654 UI_inst.diplay_number.acc[27]
.sym 69659 $abc$29714$new_n2752_
.sym 69661 UI_inst.diplay_number.lastacc[27]
.sym 69666 UI_inst.diplay_number.acc[27]
.sym 69672 UI_inst.diplay_number.acc[31]
.sym 69677 UI_inst.diplay_number.acc[26]
.sym 69682 UI_inst.diplay_number.acc[29]
.sym 69689 UI_inst.diplay_number.secondlastacc[27]
.sym 69695 UI_inst.diplay_number.secondlastacc[26]
.sym 69698 UI_inst.diplay_number.updating_$glb_ce
.sym 69699 CLK36_$glb_clk
.sym 69713 UI_inst.diplay_number.pos[4]
.sym 69716 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 69718 $abc$29714$new_n2752_
.sym 69721 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 69748 $abc$29714$new_n2752_
.sym 69764 UI_inst.diplay_number.acc[26]
.sym 69768 UI_inst.diplay_number.lastacc[26]
.sym 69787 UI_inst.diplay_number.acc[26]
.sym 69812 UI_inst.diplay_number.lastacc[26]
.sym 69813 $abc$29714$new_n2752_
.sym 69821 UI_inst.diplay_number.updating_$glb_ce
.sym 69822 CLK36_$glb_clk
.sym 69851 $PACKER_GND_NET
.sym 69963 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 69993 UI_inst.cnt0[1]
.sym 69995 UI_inst.cnt0[7]
.sym 69999 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70001 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70013 UI_inst.cnt0[0]
.sym 70014 UI_inst.cnt0[2]
.sym 70015 UI_inst.cnt0[3]
.sym 70016 UI_inst.cnt0[4]
.sym 70017 UI_inst.cnt0[5]
.sym 70018 UI_inst.cnt0[6]
.sym 70020 $nextpnr_ICESTORM_LC_15$O
.sym 70023 UI_inst.cnt0[0]
.sym 70026 $auto$alumacc.cc:474:replace_alu$3226.C[2]
.sym 70029 UI_inst.cnt0[1]
.sym 70032 $auto$alumacc.cc:474:replace_alu$3226.C[3]
.sym 70034 UI_inst.cnt0[2]
.sym 70036 $auto$alumacc.cc:474:replace_alu$3226.C[2]
.sym 70038 $auto$alumacc.cc:474:replace_alu$3226.C[4]
.sym 70040 UI_inst.cnt0[3]
.sym 70042 $auto$alumacc.cc:474:replace_alu$3226.C[3]
.sym 70044 $auto$alumacc.cc:474:replace_alu$3226.C[5]
.sym 70046 UI_inst.cnt0[4]
.sym 70048 $auto$alumacc.cc:474:replace_alu$3226.C[4]
.sym 70050 $auto$alumacc.cc:474:replace_alu$3226.C[6]
.sym 70052 UI_inst.cnt0[5]
.sym 70054 $auto$alumacc.cc:474:replace_alu$3226.C[5]
.sym 70056 $auto$alumacc.cc:474:replace_alu$3226.C[7]
.sym 70058 UI_inst.cnt0[6]
.sym 70060 $auto$alumacc.cc:474:replace_alu$3226.C[6]
.sym 70062 $auto$alumacc.cc:474:replace_alu$3226.C[8]
.sym 70065 UI_inst.cnt0[7]
.sym 70066 $auto$alumacc.cc:474:replace_alu$3226.C[7]
.sym 70067 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70068 CLK36_$glb_clk
.sym 70069 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70075 UI_inst.addr[3]
.sym 70082 UI_inst.ismagphase
.sym 70096 UI_inst.update
.sym 70097 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 70102 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 70106 $auto$alumacc.cc:474:replace_alu$3226.C[8]
.sym 70113 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70115 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70117 UI_inst.cnt0[14]
.sym 70119 UI_inst.cnt0[8]
.sym 70120 UI_inst.cnt0[9]
.sym 70121 UI_inst.cnt0[10]
.sym 70122 UI_inst.cnt0[11]
.sym 70131 UI_inst.cnt0[12]
.sym 70132 UI_inst.cnt0[13]
.sym 70142 UI_inst.cnt0[15]
.sym 70143 $auto$alumacc.cc:474:replace_alu$3226.C[9]
.sym 70145 UI_inst.cnt0[8]
.sym 70147 $auto$alumacc.cc:474:replace_alu$3226.C[8]
.sym 70149 $auto$alumacc.cc:474:replace_alu$3226.C[10]
.sym 70151 UI_inst.cnt0[9]
.sym 70153 $auto$alumacc.cc:474:replace_alu$3226.C[9]
.sym 70155 $auto$alumacc.cc:474:replace_alu$3226.C[11]
.sym 70157 UI_inst.cnt0[10]
.sym 70159 $auto$alumacc.cc:474:replace_alu$3226.C[10]
.sym 70161 $auto$alumacc.cc:474:replace_alu$3226.C[12]
.sym 70163 UI_inst.cnt0[11]
.sym 70165 $auto$alumacc.cc:474:replace_alu$3226.C[11]
.sym 70167 $auto$alumacc.cc:474:replace_alu$3226.C[13]
.sym 70170 UI_inst.cnt0[12]
.sym 70171 $auto$alumacc.cc:474:replace_alu$3226.C[12]
.sym 70173 $auto$alumacc.cc:474:replace_alu$3226.C[14]
.sym 70176 UI_inst.cnt0[13]
.sym 70177 $auto$alumacc.cc:474:replace_alu$3226.C[13]
.sym 70179 $auto$alumacc.cc:474:replace_alu$3226.C[15]
.sym 70182 UI_inst.cnt0[14]
.sym 70183 $auto$alumacc.cc:474:replace_alu$3226.C[14]
.sym 70185 $auto$alumacc.cc:474:replace_alu$3226.C[16]
.sym 70187 UI_inst.cnt0[15]
.sym 70189 $auto$alumacc.cc:474:replace_alu$3226.C[15]
.sym 70190 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70191 CLK36_$glb_clk
.sym 70192 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70207 UI_inst.addrBTL[3]
.sym 70210 UI_inst.addrS[3]
.sym 70211 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70227 UI_inst.BP[1]
.sym 70229 $auto$alumacc.cc:474:replace_alu$3226.C[16]
.sym 70238 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70240 UI_inst.cnt0[22]
.sym 70243 UI_inst.cnt0[17]
.sym 70245 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70249 UI_inst.cnt0[23]
.sym 70252 UI_inst.cnt0[18]
.sym 70254 UI_inst.cnt0[20]
.sym 70258 UI_inst.cnt0[16]
.sym 70261 UI_inst.cnt0[19]
.sym 70263 UI_inst.cnt0[21]
.sym 70266 $auto$alumacc.cc:474:replace_alu$3226.C[17]
.sym 70268 UI_inst.cnt0[16]
.sym 70270 $auto$alumacc.cc:474:replace_alu$3226.C[16]
.sym 70272 $auto$alumacc.cc:474:replace_alu$3226.C[18]
.sym 70274 UI_inst.cnt0[17]
.sym 70276 $auto$alumacc.cc:474:replace_alu$3226.C[17]
.sym 70278 $auto$alumacc.cc:474:replace_alu$3226.C[19]
.sym 70281 UI_inst.cnt0[18]
.sym 70282 $auto$alumacc.cc:474:replace_alu$3226.C[18]
.sym 70284 $auto$alumacc.cc:474:replace_alu$3226.C[20]
.sym 70286 UI_inst.cnt0[19]
.sym 70288 $auto$alumacc.cc:474:replace_alu$3226.C[19]
.sym 70290 $auto$alumacc.cc:474:replace_alu$3226.C[21]
.sym 70293 UI_inst.cnt0[20]
.sym 70294 $auto$alumacc.cc:474:replace_alu$3226.C[20]
.sym 70296 $auto$alumacc.cc:474:replace_alu$3226.C[22]
.sym 70298 UI_inst.cnt0[21]
.sym 70300 $auto$alumacc.cc:474:replace_alu$3226.C[21]
.sym 70302 $auto$alumacc.cc:474:replace_alu$3226.C[23]
.sym 70305 UI_inst.cnt0[22]
.sym 70306 $auto$alumacc.cc:474:replace_alu$3226.C[22]
.sym 70310 UI_inst.cnt0[23]
.sym 70312 $auto$alumacc.cc:474:replace_alu$3226.C[23]
.sym 70313 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25362
.sym 70314 CLK36_$glb_clk
.sym 70315 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70317 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 70319 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 70320 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 70321 UI_inst.BP[0]
.sym 70322 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 70323 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 70341 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 70346 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 70350 $PACKER_GND_NET
.sym 70367 $abc$29714$new_n3414_
.sym 70368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 70369 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 70372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 70380 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 70385 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 70396 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 70397 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 70398 $abc$29714$new_n3414_
.sym 70399 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 70415 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 70429 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 70437 CLK36_$glb_clk
.sym 70439 $abc$29714$new_n3389_
.sym 70443 $abc$29714$new_n3388_
.sym 70444 UI_inst.cnt1[0]
.sym 70453 $abc$29714$new_n3414_
.sym 70455 UI_inst.update
.sym 70460 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 70461 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 70466 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70469 TC[1]
.sym 70471 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 70482 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70483 UI_inst.cnt1[3]
.sym 70484 UI_inst.cnt1[4]
.sym 70490 UI_inst.cnt1[2]
.sym 70491 UI_inst.cnt1[1]
.sym 70493 UI_inst.cnt1[5]
.sym 70503 UI_inst.cnt1[7]
.sym 70509 UI_inst.cnt1[0]
.sym 70510 UI_inst.cnt1[6]
.sym 70512 $nextpnr_ICESTORM_LC_16$O
.sym 70515 UI_inst.cnt1[0]
.sym 70518 $auto$alumacc.cc:474:replace_alu$3229.C[2]
.sym 70520 UI_inst.cnt1[1]
.sym 70524 $auto$alumacc.cc:474:replace_alu$3229.C[3]
.sym 70526 UI_inst.cnt1[2]
.sym 70528 $auto$alumacc.cc:474:replace_alu$3229.C[2]
.sym 70530 $auto$alumacc.cc:474:replace_alu$3229.C[4]
.sym 70533 UI_inst.cnt1[3]
.sym 70534 $auto$alumacc.cc:474:replace_alu$3229.C[3]
.sym 70536 $auto$alumacc.cc:474:replace_alu$3229.C[5]
.sym 70539 UI_inst.cnt1[4]
.sym 70540 $auto$alumacc.cc:474:replace_alu$3229.C[4]
.sym 70542 $auto$alumacc.cc:474:replace_alu$3229.C[6]
.sym 70544 UI_inst.cnt1[5]
.sym 70546 $auto$alumacc.cc:474:replace_alu$3229.C[5]
.sym 70548 $auto$alumacc.cc:474:replace_alu$3229.C[7]
.sym 70550 UI_inst.cnt1[6]
.sym 70552 $auto$alumacc.cc:474:replace_alu$3229.C[6]
.sym 70554 $auto$alumacc.cc:474:replace_alu$3229.C[8]
.sym 70557 UI_inst.cnt1[7]
.sym 70558 $auto$alumacc.cc:474:replace_alu$3229.C[7]
.sym 70559 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70560 CLK36_$glb_clk
.sym 70561 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 70562 $abc$29714$new_n3386_
.sym 70563 TC[1]
.sym 70566 $abc$29714$new_n3385_
.sym 70569 $abc$29714$new_n3387_
.sym 70578 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70579 UI_inst.cnt1[1]
.sym 70588 TC[3]
.sym 70589 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 70594 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 70597 TC[1]
.sym 70598 $auto$alumacc.cc:474:replace_alu$3229.C[8]
.sym 70605 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70607 UI_inst.cnt1[12]
.sym 70611 UI_inst.cnt1[8]
.sym 70612 UI_inst.cnt1[9]
.sym 70614 UI_inst.cnt1[11]
.sym 70616 UI_inst.cnt1[13]
.sym 70618 UI_inst.cnt1[15]
.sym 70621 UI_inst.cnt1[10]
.sym 70625 UI_inst.cnt1[14]
.sym 70635 $auto$alumacc.cc:474:replace_alu$3229.C[9]
.sym 70637 UI_inst.cnt1[8]
.sym 70639 $auto$alumacc.cc:474:replace_alu$3229.C[8]
.sym 70641 $auto$alumacc.cc:474:replace_alu$3229.C[10]
.sym 70643 UI_inst.cnt1[9]
.sym 70645 $auto$alumacc.cc:474:replace_alu$3229.C[9]
.sym 70647 $auto$alumacc.cc:474:replace_alu$3229.C[11]
.sym 70650 UI_inst.cnt1[10]
.sym 70651 $auto$alumacc.cc:474:replace_alu$3229.C[10]
.sym 70653 $auto$alumacc.cc:474:replace_alu$3229.C[12]
.sym 70655 UI_inst.cnt1[11]
.sym 70657 $auto$alumacc.cc:474:replace_alu$3229.C[11]
.sym 70659 $auto$alumacc.cc:474:replace_alu$3229.C[13]
.sym 70662 UI_inst.cnt1[12]
.sym 70663 $auto$alumacc.cc:474:replace_alu$3229.C[12]
.sym 70665 $auto$alumacc.cc:474:replace_alu$3229.C[14]
.sym 70667 UI_inst.cnt1[13]
.sym 70669 $auto$alumacc.cc:474:replace_alu$3229.C[13]
.sym 70671 $auto$alumacc.cc:474:replace_alu$3229.C[15]
.sym 70674 UI_inst.cnt1[14]
.sym 70675 $auto$alumacc.cc:474:replace_alu$3229.C[14]
.sym 70677 $auto$alumacc.cc:474:replace_alu$3229.C[16]
.sym 70679 UI_inst.cnt1[15]
.sym 70681 $auto$alumacc.cc:474:replace_alu$3229.C[15]
.sym 70682 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70683 CLK36_$glb_clk
.sym 70684 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 70687 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[2]
.sym 70688 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[3]
.sym 70689 TC[2]
.sym 70690 $abc$29714$auto$wreduce.cc:455:run$3034[0]
.sym 70691 TC[0]
.sym 70692 TC[3]
.sym 70706 TC[1]
.sym 70710 TC[2]
.sym 70711 UI_inst.BP[1]
.sym 70712 UI_inst.cnt1[1]
.sym 70714 TC[0]
.sym 70716 TC[3]
.sym 70721 $auto$alumacc.cc:474:replace_alu$3229.C[16]
.sym 70727 UI_inst.cnt1[17]
.sym 70728 UI_inst.cnt1[18]
.sym 70729 UI_inst.cnt1[19]
.sym 70730 UI_inst.cnt1[20]
.sym 70731 UI_inst.cnt1[21]
.sym 70732 UI_inst.cnt1[22]
.sym 70733 UI_inst.cnt1[23]
.sym 70734 UI_inst.cnt1[16]
.sym 70737 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70758 $auto$alumacc.cc:474:replace_alu$3229.C[17]
.sym 70760 UI_inst.cnt1[16]
.sym 70762 $auto$alumacc.cc:474:replace_alu$3229.C[16]
.sym 70764 $auto$alumacc.cc:474:replace_alu$3229.C[18]
.sym 70767 UI_inst.cnt1[17]
.sym 70768 $auto$alumacc.cc:474:replace_alu$3229.C[17]
.sym 70770 $auto$alumacc.cc:474:replace_alu$3229.C[19]
.sym 70773 UI_inst.cnt1[18]
.sym 70774 $auto$alumacc.cc:474:replace_alu$3229.C[18]
.sym 70776 $auto$alumacc.cc:474:replace_alu$3229.C[20]
.sym 70779 UI_inst.cnt1[19]
.sym 70780 $auto$alumacc.cc:474:replace_alu$3229.C[19]
.sym 70782 $auto$alumacc.cc:474:replace_alu$3229.C[21]
.sym 70785 UI_inst.cnt1[20]
.sym 70786 $auto$alumacc.cc:474:replace_alu$3229.C[20]
.sym 70788 $auto$alumacc.cc:474:replace_alu$3229.C[22]
.sym 70791 UI_inst.cnt1[21]
.sym 70792 $auto$alumacc.cc:474:replace_alu$3229.C[21]
.sym 70794 $auto$alumacc.cc:474:replace_alu$3229.C[23]
.sym 70797 UI_inst.cnt1[22]
.sym 70798 $auto$alumacc.cc:474:replace_alu$3229.C[22]
.sym 70801 UI_inst.cnt1[23]
.sym 70804 $auto$alumacc.cc:474:replace_alu$3229.C[23]
.sym 70805 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70806 CLK36_$glb_clk
.sym 70807 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 70810 $abc$29714$auto$wreduce.cc:455:run$3034[2]
.sym 70811 $abc$29714$auto$wreduce.cc:455:run$3034[3]
.sym 70814 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[0]
.sym 70815 UI_inst.BP[1]
.sym 70829 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 70832 UI_inst.LCD.SF_D0[1]
.sym 70834 $PACKER_GND_NET
.sym 70836 TC[2]
.sym 70838 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 70842 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 70860 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 70864 UI_inst.cnt1[1]
.sym 70925 UI_inst.cnt1[1]
.sym 70928 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 70929 CLK36_$glb_clk
.sym 70930 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 70938 $PACKER_GND_NET
.sym 70943 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 70948 UI_inst.BP[1]
.sym 70965 UI_inst.BP[1]
.sym 71054 UI_inst.LCD.tx_byte[7]
.sym 71055 UI_inst.LCD.tx_byte[5]
.sym 71056 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71057 UI_inst.LCD.tx_byte[4]
.sym 71058 UI_inst.LCD.tx_byte[2]
.sym 71059 UI_inst.LCD.tx_byte[1]
.sym 71060 UI_inst.LCD.tx_byte[0]
.sym 71061 UI_inst.LCD.tx_byte[3]
.sym 71067 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$24696
.sym 71071 $PACKER_GND_NET
.sym 71082 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 71085 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 71096 UI_inst.LCD.tx_byte[6]
.sym 71098 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 71103 UI_inst.LCD.display_state[4]
.sym 71106 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 71108 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71112 UI_inst.LCD.tx_byte[5]
.sym 71113 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71114 UI_inst.LCD.tx_byte[4]
.sym 71116 UI_inst.LCD.tx_byte[1]
.sym 71118 UI_inst.LCD.tx_byte[3]
.sym 71119 UI_inst.LCD.tx_byte[7]
.sym 71120 UI_inst.LCD.display_state[2]
.sym 71122 UI_inst.LCD.display_state[0]
.sym 71123 UI_inst.LCD.tx_byte[2]
.sym 71124 UI_inst.LCD.display_state[3]
.sym 71125 UI_inst.LCD.tx_byte[0]
.sym 71128 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71129 UI_inst.LCD.tx_byte[1]
.sym 71130 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71131 UI_inst.LCD.tx_byte[5]
.sym 71134 UI_inst.LCD.display_state[4]
.sym 71135 UI_inst.LCD.display_state[3]
.sym 71140 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71141 UI_inst.LCD.tx_byte[6]
.sym 71142 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71143 UI_inst.LCD.tx_byte[2]
.sym 71146 UI_inst.LCD.display_state[4]
.sym 71147 UI_inst.LCD.display_state[2]
.sym 71149 UI_inst.LCD.display_state[3]
.sym 71152 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71153 UI_inst.LCD.tx_byte[4]
.sym 71154 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71155 UI_inst.LCD.tx_byte[0]
.sym 71160 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 71161 UI_inst.LCD.display_state[0]
.sym 71164 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71165 UI_inst.LCD.tx_byte[3]
.sym 71166 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71167 UI_inst.LCD.tx_byte[7]
.sym 71171 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 71173 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71174 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 71175 CLK36_$glb_clk
.sym 71177 UI_inst.LCD.tx_state[0]
.sym 71179 $abc$29714$new_n2492_
.sym 71180 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 71181 $abc$29714$new_n2454_
.sym 71184 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 71192 UI_inst.LCD.display_state[0]
.sym 71193 UI_inst.LCD.pos[10]
.sym 71196 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 71198 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 71200 UI_inst.LCD.tx_done
.sym 71202 UI_inst.LCD.SF_D0[2]
.sym 71204 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 71206 UI_inst.LCD.SF_D0[0]
.sym 71209 UI_inst.LCD.display_state[4]
.sym 71210 UI_inst.LCD.SF_D0[3]
.sym 71211 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 71218 UI_inst.LCD.display_state[1]
.sym 71219 $abc$29714$new_n2134_
.sym 71220 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 71223 UI_inst.LCD.display_state[3]
.sym 71226 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 71227 UI_inst.LCD.display_state[2]
.sym 71229 $abc$29714$new_n2158_
.sym 71231 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 71234 UI_inst.LCD.display_state[4]
.sym 71235 UI_inst.LCD.display_state[0]
.sym 71236 $abc$29714$new_n2460_
.sym 71242 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 71243 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 71246 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 71251 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 71252 $abc$29714$new_n2134_
.sym 71253 $abc$29714$new_n2460_
.sym 71254 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 71257 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 71258 UI_inst.LCD.display_state[2]
.sym 71260 $abc$29714$new_n2158_
.sym 71263 UI_inst.LCD.display_state[4]
.sym 71264 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 71265 UI_inst.LCD.display_state[2]
.sym 71271 UI_inst.LCD.display_state[3]
.sym 71272 UI_inst.LCD.display_state[4]
.sym 71277 UI_inst.LCD.display_state[1]
.sym 71278 UI_inst.LCD.display_state[0]
.sym 71281 $abc$29714$new_n2134_
.sym 71282 $abc$29714$new_n2460_
.sym 71284 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 71287 $abc$29714$new_n2460_
.sym 71288 $abc$29714$new_n2134_
.sym 71289 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 71290 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 71293 UI_inst.LCD.display_state[0]
.sym 71294 UI_inst.LCD.display_state[1]
.sym 71297 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 71298 CLK36_$glb_clk
.sym 71299 rst_$glb_sr
.sym 71300 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 71301 UI_inst.LCD.main_delay_load
.sym 71302 UI_inst.LCD.main_delay_value[7]
.sym 71303 $abc$29714$new_n2505_
.sym 71304 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 71305 $abc$29714$new_n2500_
.sym 71306 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 71307 UI_inst.LCD.main_delay_value[6]
.sym 71312 UI_inst.LCD.tx_done
.sym 71313 UI_inst.LCD.LCD_E0
.sym 71314 UI_inst.LCD.ramdat[6]
.sym 71315 $abc$29714$new_n2138_
.sym 71319 UI_inst.LCD.tx_state[0]
.sym 71320 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 71321 UI_inst.dat[5]
.sym 71324 UI_inst.LCD.SF_D0[1]
.sym 71333 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 71334 $PACKER_GND_NET
.sym 71341 UI_inst.LCD.display_state[4]
.sym 71342 UI_inst.LCD.display_state[0]
.sym 71344 $abc$29714$new_n2158_
.sym 71352 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 71353 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 71354 $abc$29714$new_n2506_
.sym 71356 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 71360 $abc$29714$new_n2505_
.sym 71361 $abc$29714$new_n2155_
.sym 71362 UI_inst.LCD.display_state[3]
.sym 71365 UI_inst.LCD.display_state[1]
.sym 71366 UI_inst.LCD.display_state[2]
.sym 71368 $abc$29714$new_n2159_
.sym 71370 $abc$29714$new_n2500_
.sym 71371 $abc$29714$new_n2487_
.sym 71375 UI_inst.LCD.display_state[0]
.sym 71377 UI_inst.LCD.display_state[1]
.sym 71381 $abc$29714$new_n2500_
.sym 71382 $abc$29714$new_n2487_
.sym 71383 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 71386 UI_inst.LCD.display_state[2]
.sym 71387 UI_inst.LCD.display_state[3]
.sym 71388 UI_inst.LCD.display_state[4]
.sym 71393 UI_inst.LCD.display_state[4]
.sym 71394 UI_inst.LCD.display_state[3]
.sym 71395 UI_inst.LCD.display_state[2]
.sym 71398 UI_inst.LCD.display_state[2]
.sym 71400 UI_inst.LCD.display_state[4]
.sym 71401 UI_inst.LCD.display_state[3]
.sym 71404 UI_inst.LCD.display_state[1]
.sym 71405 $abc$29714$new_n2159_
.sym 71406 UI_inst.LCD.display_state[0]
.sym 71407 $abc$29714$new_n2155_
.sym 71410 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 71412 UI_inst.LCD.display_state[2]
.sym 71413 $abc$29714$new_n2158_
.sym 71416 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 71418 $abc$29714$new_n2505_
.sym 71419 $abc$29714$new_n2506_
.sym 71423 UI_inst.LCD.SF_D1[2]
.sym 71426 UI_inst.LCD.SF_D1[3]
.sym 71427 LCD_D5
.sym 71428 UI_inst.LCD.SF_D1[1]
.sym 71429 LCD_D6
.sym 71430 LCD_D7
.sym 71435 $abc$29714$new_n2141_
.sym 71436 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 71437 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 71438 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 71439 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 71441 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 71442 UI_inst.LCD.tx_done
.sym 71448 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 71455 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 71458 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$28612
.sym 71466 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 71467 $abc$29714$new_n2159_
.sym 71468 $abc$29714$new_n2155_
.sym 71471 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 71476 UI_inst.LCD.SF_D0[0]
.sym 71477 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 71478 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 71481 UI_inst.LCD.display_state[4]
.sym 71489 UI_inst.LCD.display_state[0]
.sym 71491 UI_inst.LCD.SF_D1[0]
.sym 71497 UI_inst.LCD.display_state[0]
.sym 71498 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 71499 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 71500 $abc$29714$new_n2159_
.sym 71510 $abc$29714$new_n2159_
.sym 71511 $abc$29714$new_n2155_
.sym 71512 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 71515 $abc$29714$new_n2159_
.sym 71516 UI_inst.LCD.display_state[0]
.sym 71517 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 71522 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 71523 $abc$29714$new_n2155_
.sym 71539 UI_inst.LCD.SF_D0[0]
.sym 71541 UI_inst.LCD.display_state[4]
.sym 71542 UI_inst.LCD.SF_D1[0]
.sym 71543 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 71544 CLK36_$glb_clk
.sym 71565 $abc$29714$new_n2141_
.sym 71566 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 71574 LCD_D5
.sym 71578 LCD_D6
.sym 71689 $abc$29714$new_n2138_
.sym 71837 LCD_D4
.sym 71857 LCD_D4
.sym 71867 $PACKER_GND_NET
.sym 71870 $PACKER_GND_NET
.sym 71879 $PACKER_GND_NET
.sym 71887 $PACKER_GND_NET
.sym 72032 wdata[7]
.sym 72034 $abc$29714$new_n3322_
.sym 72035 $abc$29714$new_n3310_
.sym 72037 wdata[2]
.sym 72039 $abc$29714$new_n3314_
.sym 72046 $PACKER_GND_NET
.sym 72082 UI_inst.diplay_number.updating
.sym 72191 addr[6]
.sym 72193 addr[5]
.sym 72194 wdata[11]
.sym 72196 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 72198 wdata[12]
.sym 72199 addr[7]
.sym 72209 $PACKER_GND_NET
.sym 72212 F2SRAM.spi_go
.sym 72320 addr[13]
.sym 72321 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 72322 addr_w[14]
.sym 72335 $abc$29714$new_n2636_
.sym 72345 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26019
.sym 72349 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 72355 F2SRAM.SPI_READER.cnt_bit_last
.sym 72371 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 72372 F2SRAM.spi_go
.sym 72382 F2SRAM.SPI_READER.cnt_bit_last
.sym 72383 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 72384 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 72401 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 72403 F2SRAM.SPI_READER.cnt_bit_last
.sym 72412 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 72413 F2SRAM.SPI_READER.cnt_bit_last
.sym 72415 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 72422 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26019
.sym 72423 CLK36_$glb_clk
.sym 72424 F2SRAM.spi_go
.sym 72437 L0
.sym 72438 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 72439 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26019
.sym 72441 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 72448 $PACKER_VCC_NET
.sym 72467 UI_inst.diplay_number.summand[1]
.sym 72468 $abc$29714$new_n2645_
.sym 72469 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72470 UI_inst.diplay_number.summand[6]
.sym 72472 $abc$29714$new_n2622_
.sym 72476 UI_inst.diplay_number.summand[9]
.sym 72477 $abc$29714$new_n2657_
.sym 72478 $abc$29714$new_n2647_
.sym 72479 UI_inst.diplay_number.summand[5]
.sym 72490 $abc$29714$new_n2610_
.sym 72493 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 72495 $abc$29714$new_n2636_
.sym 72505 UI_inst.diplay_number.summand[1]
.sym 72507 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72508 $abc$29714$new_n2657_
.sym 72511 $abc$29714$new_n2636_
.sym 72512 UI_inst.diplay_number.summand[9]
.sym 72513 $abc$29714$new_n2622_
.sym 72523 UI_inst.diplay_number.summand[6]
.sym 72524 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72525 $abc$29714$new_n2645_
.sym 72526 $abc$29714$new_n2610_
.sym 72529 $abc$29714$new_n2647_
.sym 72530 UI_inst.diplay_number.summand[5]
.sym 72531 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72532 $abc$29714$new_n2645_
.sym 72545 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 72546 CLK36_$glb_clk
.sym 72563 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72575 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72579 UI_inst.diplay_number.updating
.sym 72583 $abc$29714$new_n2619_
.sym 72590 $abc$29714$new_n2643_
.sym 72591 $abc$29714$new_n2645_
.sym 72594 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 72595 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 72596 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72598 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[1]
.sym 72599 $abc$29714$new_n4031_
.sym 72602 $abc$29714$new_n2648_
.sym 72603 $abc$29714$new_n2657_
.sym 72604 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[7]
.sym 72608 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72609 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72616 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72622 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 72623 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 72624 $abc$29714$new_n2645_
.sym 72625 $abc$29714$new_n4031_
.sym 72634 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72635 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72636 $abc$29714$new_n2648_
.sym 72637 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 72640 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72641 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[7]
.sym 72642 $abc$29714$new_n2643_
.sym 72643 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72646 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 72647 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72648 $abc$29714$new_n2648_
.sym 72658 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72659 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72660 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[1]
.sym 72661 $abc$29714$new_n2657_
.sym 72668 UI_inst.diplay_number.updating_$glb_ce
.sym 72669 CLK36_$glb_clk
.sym 72683 UI_inst.diplay_number.acc[5]
.sym 72684 $abc$29714$new_n2643_
.sym 72685 $abc$29714$new_n2652_
.sym 72687 $abc$29714$new_n2645_
.sym 72690 $abc$29714$new_n2648_
.sym 72691 $abc$29714$new_n2657_
.sym 72697 UI_inst.diplay_number.acc[6]
.sym 72699 $abc$29714$new_n2622_
.sym 72700 $PACKER_GND_NET
.sym 72701 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72704 F2SRAM.spi_go
.sym 72712 $abc$29714$new_n2634_
.sym 72714 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[10]
.sym 72716 $abc$29714$new_n2636_
.sym 72717 $abc$29714$new_n2622_
.sym 72719 $abc$29714$new_n2626_
.sym 72720 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 72721 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[9]
.sym 72722 $abc$29714$new_n2633_
.sym 72723 $abc$29714$new_n2872_
.sym 72724 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[12]
.sym 72725 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[13]
.sym 72727 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[15]
.sym 72728 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 72730 $abc$29714$new_n2610_
.sym 72733 $abc$29714$new_n2645_
.sym 72734 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[6]
.sym 72735 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72737 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72738 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72741 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 72742 $abc$29714$new_n2871_
.sym 72743 $abc$29714$new_n2619_
.sym 72745 $abc$29714$new_n2634_
.sym 72746 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72747 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[10]
.sym 72748 $abc$29714$new_n2633_
.sym 72751 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72752 $abc$29714$new_n2636_
.sym 72753 $abc$29714$new_n2622_
.sym 72754 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[9]
.sym 72757 $abc$29714$new_n2619_
.sym 72758 $abc$29714$new_n2622_
.sym 72759 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[15]
.sym 72760 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72763 $abc$29714$new_n2626_
.sym 72764 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72765 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72766 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[13]
.sym 72770 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[12]
.sym 72771 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 72772 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 72775 $abc$29714$new_n2871_
.sym 72776 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[6]
.sym 72777 $abc$29714$new_n2645_
.sym 72778 $abc$29714$new_n2872_
.sym 72781 $abc$29714$new_n2610_
.sym 72782 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72789 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72790 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 72791 UI_inst.diplay_number.updating_$glb_ce
.sym 72792 CLK36_$glb_clk
.sym 72806 $abc$29714$new_n2634_
.sym 72809 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 72810 $abc$29714$new_n2633_
.sym 72812 $abc$29714$new_n2636_
.sym 72815 $abc$29714$new_n2626_
.sym 72816 UI_inst.diplay_number.acc[12]
.sym 72821 UI_inst.diplay_number.updating
.sym 72829 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72835 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[16]
.sym 72838 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72839 $abc$29714$new_n2599_
.sym 72840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 72841 $abc$29714$new_n2872_
.sym 72842 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72844 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[17]
.sym 72845 $abc$29714$new_n2592_
.sym 72847 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[20]
.sym 72849 $abc$29714$new_n2871_
.sym 72850 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[23]
.sym 72851 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[24]
.sym 72852 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 72853 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[26]
.sym 72856 $abc$29714$new_n2587_
.sym 72858 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72859 $abc$29714$new_n2622_
.sym 72860 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 72861 $abc$29714$new_n2598_
.sym 72862 $abc$29714$new_n2614_
.sym 72864 $abc$29714$new_n2889_
.sym 72866 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72868 $abc$29714$new_n2614_
.sym 72869 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72870 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[16]
.sym 72871 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72874 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72875 $abc$29714$new_n2889_
.sym 72876 $abc$29714$new_n2598_
.sym 72877 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[23]
.sym 72880 $abc$29714$new_n2599_
.sym 72881 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 72883 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72886 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72887 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[26]
.sym 72888 $abc$29714$new_n2587_
.sym 72889 $abc$29714$new_n2599_
.sym 72892 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 72893 $abc$29714$new_n2622_
.sym 72894 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[24]
.sym 72895 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 72898 $abc$29714$new_n2592_
.sym 72900 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 72904 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[17]
.sym 72905 $abc$29714$new_n2871_
.sym 72906 $abc$29714$new_n2872_
.sym 72907 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72910 $abc$29714$new_n2598_
.sym 72911 $abc$29714$new_n2889_
.sym 72912 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[20]
.sym 72913 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72914 UI_inst.diplay_number.updating_$glb_ce
.sym 72915 CLK36_$glb_clk
.sym 72929 UI_inst.diplay_number.acc[16]
.sym 72934 $PACKER_VCC_NET
.sym 72937 $abc$29714$new_n2872_
.sym 72951 $PACKER_VCC_NET
.sym 72959 UI_inst.diplay_number.summand[19]
.sym 72960 $abc$29714$new_n2598_
.sym 72964 $abc$29714$new_n2587_
.sym 72965 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 72966 $abc$29714$new_n2602_
.sym 72968 $abc$29714$new_n2610_
.sym 72969 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72971 UI_inst.diplay_number.summand[27]
.sym 72975 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 72976 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 72980 UI_inst.diplay_number.summand[17]
.sym 72981 UI_inst.diplay_number.summand[21]
.sym 72982 UI_inst.diplay_number.summand[26]
.sym 72983 $abc$29714$new_n2580_
.sym 72984 $abc$29714$new_n2592_
.sym 72985 UI_inst.diplay_number.summand[20]
.sym 72991 $abc$29714$new_n2587_
.sym 72992 UI_inst.diplay_number.summand[26]
.sym 72993 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 72997 $abc$29714$new_n2602_
.sym 72999 UI_inst.diplay_number.summand[19]
.sym 73000 $abc$29714$new_n2580_
.sym 73005 $abc$29714$new_n2587_
.sym 73006 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 73009 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 73010 UI_inst.diplay_number.summand[20]
.sym 73011 $abc$29714$new_n2592_
.sym 73012 $abc$29714$new_n2598_
.sym 73021 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 73022 $abc$29714$new_n2580_
.sym 73024 UI_inst.diplay_number.summand[27]
.sym 73027 UI_inst.diplay_number.summand[17]
.sym 73028 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 73029 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73030 $abc$29714$new_n2610_
.sym 73033 UI_inst.diplay_number.summand[21]
.sym 73034 $abc$29714$new_n2587_
.sym 73036 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73037 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 73038 CLK36_$glb_clk
.sym 73052 $abc$29714$new_n2602_
.sym 73054 $abc$29714$new_n2610_
.sym 73055 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73060 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73066 UI_inst.diplay_number.updating
.sym 73179 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 73181 $PACKER_VCC_NET
.sym 73185 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 73187 $PACKER_GND_NET
.sym 73192 $abc$29714$new_n2752_
.sym 73193 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73194 UI_inst.diplay_number.updating
.sym 73196 F2SRAM.spi_go
.sym 73212 UI_inst.diplay_number.acc[12]
.sym 73215 UI_inst.diplay_number.lastacc[29]
.sym 73216 $abc$29714$new_n2752_
.sym 73217 UI_inst.diplay_number.acc[16]
.sym 73223 UI_inst.diplay_number.acc[29]
.sym 73227 UI_inst.diplay_number.lastacc[16]
.sym 73229 UI_inst.diplay_number.lastacc[12]
.sym 73245 UI_inst.diplay_number.acc[12]
.sym 73251 UI_inst.diplay_number.lastacc[29]
.sym 73252 $abc$29714$new_n2752_
.sym 73255 UI_inst.diplay_number.acc[29]
.sym 73268 UI_inst.diplay_number.lastacc[12]
.sym 73269 $abc$29714$new_n2752_
.sym 73274 $abc$29714$new_n2752_
.sym 73276 UI_inst.diplay_number.lastacc[16]
.sym 73282 UI_inst.diplay_number.acc[16]
.sym 73283 UI_inst.diplay_number.updating_$glb_ce
.sym 73284 CLK36_$glb_clk
.sym 73320 UI_inst.diplay_number.updating
.sym 73321 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 73327 UI_inst.diplay_number.secondlastacc[23]
.sym 73333 UI_inst.diplay_number.secondlastacc[16]
.sym 73339 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1467_CMP_new_
.sym 73343 UI_inst.diplay_number.lastupdate
.sym 73352 UI_inst.diplay_number.updating
.sym 73357 UI_inst.update
.sym 73361 UI_inst.update
.sym 73366 UI_inst.update
.sym 73367 UI_inst.diplay_number.updating
.sym 73368 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1467_CMP_new_
.sym 73369 UI_inst.diplay_number.lastupdate
.sym 73379 UI_inst.diplay_number.secondlastacc[23]
.sym 73396 UI_inst.diplay_number.secondlastacc[16]
.sym 73407 CLK36_$glb_clk
.sym 73421 UI_inst.diplay_number.secondlastacc[23]
.sym 73425 UI_inst.diplay_number.updating
.sym 73431 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 73439 $PACKER_VCC_NET
.sym 73454 UI_inst.diplay_number.acc[31]
.sym 73456 $abc$29714$new_n2752_
.sym 73461 UI_inst.diplay_number.difference[32]
.sym 73464 UI_inst.diplay_number.holdoff
.sym 73468 UI_inst.diplay_number.secondlastacc[31]
.sym 73480 UI_inst.diplay_number.lastacc[31]
.sym 73497 $abc$29714$new_n2752_
.sym 73498 UI_inst.diplay_number.lastacc[31]
.sym 73502 UI_inst.diplay_number.difference[32]
.sym 73503 UI_inst.diplay_number.holdoff
.sym 73509 UI_inst.diplay_number.secondlastacc[31]
.sym 73519 UI_inst.diplay_number.acc[31]
.sym 73529 UI_inst.diplay_number.updating_$glb_ce
.sym 73530 CLK36_$glb_clk
.sym 73544 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 73548 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 73552 UI_inst.diplay_number.holdoff
.sym 73667 $PACKER_VCC_NET
.sym 73679 $PACKER_VCC_NET
.sym 73683 $PACKER_GND_NET
.sym 73800 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 73919 UI_inst.ismagphase
.sym 73920 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 73927 UI_inst.addr[3]
.sym 73931 $PACKER_VCC_NET
.sym 73948 UI_inst.addrS[3]
.sym 73949 UI_inst.addrBTL[3]
.sym 73967 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74006 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74007 UI_inst.addrBTL[3]
.sym 74008 UI_inst.addrS[3]
.sym 74037 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 74042 $PACKER_GND_NET
.sym 74043 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 74049 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74051 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 74055 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74171 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 74173 TC[1]
.sym 74174 $PACKER_GND_NET
.sym 74175 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74179 $PACKER_VCC_NET
.sym 74180 UI_inst.dat[1]
.sym 74181 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74192 UI_inst.BP[3]
.sym 74193 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 74194 UI_inst.BP[2]
.sym 74197 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74198 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74199 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 74201 UI_inst.BP[0]
.sym 74202 UI_inst.BP[1]
.sym 74209 UI_inst.BP[0]
.sym 74210 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74227 UI_inst.BP[0]
.sym 74228 UI_inst.BP[3]
.sym 74229 UI_inst.BP[1]
.sym 74230 UI_inst.BP[2]
.sym 74240 UI_inst.BP[3]
.sym 74242 UI_inst.BP[2]
.sym 74245 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74247 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74253 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 74257 UI_inst.BP[3]
.sym 74258 UI_inst.BP[1]
.sym 74259 UI_inst.BP[2]
.sym 74260 UI_inst.BP[0]
.sym 74263 UI_inst.BP[1]
.sym 74264 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 74265 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74266 UI_inst.BP[0]
.sym 74268 CLK36_$glb_clk
.sym 74284 UI_inst.BP[0]
.sym 74286 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74290 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 74292 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 74294 UI_inst.dat[0]
.sym 74296 UI_inst.dat[2]
.sym 74297 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 74301 UI_inst.BP[0]
.sym 74303 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74313 UI_inst.cnt1[2]
.sym 74318 UI_inst.cnt1[7]
.sym 74321 UI_inst.cnt1[1]
.sym 74322 UI_inst.cnt1[3]
.sym 74323 UI_inst.cnt1[4]
.sym 74324 UI_inst.cnt1[5]
.sym 74325 UI_inst.cnt1[6]
.sym 74327 UI_inst.cnt1[8]
.sym 74329 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 74339 $PACKER_VCC_NET
.sym 74340 UI_inst.cnt1[0]
.sym 74344 UI_inst.cnt1[8]
.sym 74345 UI_inst.cnt1[7]
.sym 74346 UI_inst.cnt1[5]
.sym 74347 UI_inst.cnt1[6]
.sym 74368 UI_inst.cnt1[2]
.sym 74369 UI_inst.cnt1[1]
.sym 74370 UI_inst.cnt1[3]
.sym 74371 UI_inst.cnt1[4]
.sym 74374 $PACKER_VCC_NET
.sym 74375 UI_inst.cnt1[0]
.sym 74390 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$24666
.sym 74391 CLK36_$glb_clk
.sym 74392 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]_$glb_sr
.sym 74409 UI_inst.cnt1[1]
.sym 74411 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 74416 TC[0]
.sym 74418 TC[0]
.sym 74420 TC[3]
.sym 74421 UI_inst.dat[4]
.sym 74423 $PACKER_VCC_NET
.sym 74424 UI_inst.addr[3]
.sym 74427 TC[1]
.sym 74428 $PACKER_VCC_NET
.sym 74435 TC[1]
.sym 74436 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 74438 $abc$29714$new_n3388_
.sym 74440 TC[0]
.sym 74441 UI_inst.cnt1[15]
.sym 74442 $abc$29714$new_n3389_
.sym 74443 UI_inst.cnt1[9]
.sym 74444 UI_inst.cnt1[10]
.sym 74445 UI_inst.cnt1[11]
.sym 74446 UI_inst.cnt1[12]
.sym 74447 UI_inst.cnt1[13]
.sym 74448 UI_inst.cnt1[14]
.sym 74449 $abc$29714$new_n3387_
.sym 74450 UI_inst.cnt1[16]
.sym 74453 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74458 $abc$29714$new_n3386_
.sym 74463 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74467 UI_inst.cnt1[11]
.sym 74468 UI_inst.cnt1[12]
.sym 74469 UI_inst.cnt1[9]
.sym 74470 UI_inst.cnt1[10]
.sym 74473 TC[1]
.sym 74474 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74475 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74476 TC[0]
.sym 74491 $abc$29714$new_n3388_
.sym 74492 $abc$29714$new_n3389_
.sym 74493 $abc$29714$new_n3387_
.sym 74494 $abc$29714$new_n3386_
.sym 74509 UI_inst.cnt1[14]
.sym 74510 UI_inst.cnt1[16]
.sym 74511 UI_inst.cnt1[15]
.sym 74512 UI_inst.cnt1[13]
.sym 74513 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 74514 CLK36_$glb_clk
.sym 74532 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 74540 TC[2]
.sym 74546 TC[3]
.sym 74558 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74559 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[2]
.sym 74560 $abc$29714$auto$wreduce.cc:455:run$3034[3]
.sym 74563 TC[0]
.sym 74566 TC[1]
.sym 74567 $abc$29714$auto$wreduce.cc:455:run$3034[2]
.sym 74569 TC[2]
.sym 74570 $abc$29714$auto$wreduce.cc:455:run$3034[0]
.sym 74571 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[0]
.sym 74572 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74575 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 74580 TC[3]
.sym 74583 $PACKER_VCC_NET
.sym 74584 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[3]
.sym 74588 $PACKER_VCC_NET
.sym 74589 $nextpnr_ICESTORM_LC_19$O
.sym 74592 TC[0]
.sym 74595 $auto$alumacc.cc:474:replace_alu$3238.C[2]
.sym 74597 TC[1]
.sym 74598 $PACKER_VCC_NET
.sym 74601 $auto$alumacc.cc:474:replace_alu$3238.C[3]
.sym 74603 TC[2]
.sym 74604 $PACKER_VCC_NET
.sym 74605 $auto$alumacc.cc:474:replace_alu$3238.C[2]
.sym 74608 TC[3]
.sym 74609 $PACKER_VCC_NET
.sym 74611 $auto$alumacc.cc:474:replace_alu$3238.C[3]
.sym 74614 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74615 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74616 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[2]
.sym 74617 $abc$29714$auto$wreduce.cc:455:run$3034[2]
.sym 74621 TC[0]
.sym 74623 $PACKER_VCC_NET
.sym 74626 $abc$29714$auto$wreduce.cc:455:run$3034[0]
.sym 74627 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74628 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74629 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[0]
.sym 74632 $abc$29714$auto$wreduce.cc:455:run$3034[3]
.sym 74633 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[3]
.sym 74634 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 74635 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 74636 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 74637 CLK36_$glb_clk
.sym 74657 UI_inst.BP[1]
.sym 74666 $PACKER_GND_NET
.sym 74668 UI_inst.dat[1]
.sym 74674 $PACKER_VCC_NET
.sym 74685 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 74692 TC[2]
.sym 74694 TC[0]
.sym 74695 TC[3]
.sym 74698 $PACKER_VCC_NET
.sym 74699 TC[1]
.sym 74712 $nextpnr_ICESTORM_LC_13$O
.sym 74714 TC[0]
.sym 74718 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 74721 TC[1]
.sym 74724 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 74726 TC[2]
.sym 74728 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 74732 TC[3]
.sym 74734 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 74751 $PACKER_VCC_NET
.sym 74752 TC[0]
.sym 74755 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 74760 CLK36_$glb_clk
.sym 74775 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 74785 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 74786 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 74787 UI_inst.LCD.pos[8]
.sym 74788 UI_inst.LCD.pos[0]
.sym 74789 UI_inst.LCD.pos[6]
.sym 74790 UI_inst.LCD.display_state[1]
.sym 74791 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74792 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 74793 UI_inst.dat[2]
.sym 74794 UI_inst.dat[0]
.sym 74797 UI_inst.BP[1]
.sym 74909 UI_inst.LCD.display_state[0]
.sym 74913 UI_inst.dat[4]
.sym 74917 UI_inst.addr[3]
.sym 74918 $abc$29714$new_n2492_
.sym 74920 $PACKER_GND_NET
.sym 74929 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 74935 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 74936 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 74937 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 74938 $abc$29714$new_n2454_
.sym 74939 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 74940 UI_inst.LCD.display_state[0]
.sym 74941 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 74942 UI_inst.LCD.ramdat[7]
.sym 74945 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 74946 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 74947 UI_inst.LCD.ramdat[2]
.sym 74948 UI_inst.LCD.ramdat[1]
.sym 74949 UI_inst.LCD.ramdat[0]
.sym 74950 UI_inst.LCD.display_state[1]
.sym 74951 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74952 UI_inst.LCD.ramdat[5]
.sym 74953 UI_inst.LCD.ramdat[4]
.sym 74954 UI_inst.LCD.ramdat[3]
.sym 74955 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 74959 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 74961 UI_inst.LCD.ramdat[7]
.sym 74962 UI_inst.LCD.display_state[0]
.sym 74965 UI_inst.LCD.display_state[1]
.sym 74966 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 74967 UI_inst.LCD.ramdat[5]
.sym 74968 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74971 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 74974 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 74978 UI_inst.LCD.ramdat[4]
.sym 74980 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74983 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 74984 $abc$29714$new_n2454_
.sym 74985 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74986 UI_inst.LCD.ramdat[2]
.sym 74989 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 74990 UI_inst.LCD.ramdat[1]
.sym 74991 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 74992 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74995 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 74997 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 74998 UI_inst.LCD.ramdat[0]
.sym 75002 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 75003 UI_inst.LCD.ramdat[3]
.sym 75004 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 75005 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27543
.sym 75006 CLK36_$glb_clk
.sym 75008 UI_inst.LCD.ramdat[7]
.sym 75009 UI_inst.LCD.ramdat[6]
.sym 75010 UI_inst.LCD.ramdat[5]
.sym 75011 UI_inst.LCD.ramdat[4]
.sym 75012 UI_inst.LCD.ramdat[3]
.sym 75013 UI_inst.LCD.ramdat[2]
.sym 75014 UI_inst.LCD.ramdat[1]
.sym 75015 UI_inst.LCD.ramdat[0]
.sym 75024 UI_inst.LCD.pos[9]
.sym 75025 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 75026 UI_inst.LCD.tx_done
.sym 75030 UI_inst.LCD.pos[1]
.sym 75031 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 75039 UI_inst.LCD.main_delay_load
.sym 75049 UI_inst.LCD.tx_state[0]
.sym 75050 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75051 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 75052 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 75057 UI_inst.LCD.tx_state[0]
.sym 75060 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 75062 UI_inst.LCD.tx_done
.sym 75065 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 75069 UI_inst.LCD.display_state[0]
.sym 75075 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 75076 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 75077 $abc$29714$new_n2454_
.sym 75082 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 75083 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75084 UI_inst.LCD.tx_state[0]
.sym 75085 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 75094 UI_inst.LCD.display_state[0]
.sym 75095 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 75096 UI_inst.LCD.tx_done
.sym 75097 $abc$29714$new_n2454_
.sym 75100 UI_inst.LCD.tx_state[0]
.sym 75101 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 75102 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 75106 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 75108 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 75125 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 75127 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 75128 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 75129 CLK36_$glb_clk
.sym 75130 rst_$glb_sr
.sym 75143 UI_inst.LCD.tx_state[0]
.sym 75144 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75145 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 75147 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 75151 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 75152 $PACKER_VCC_NET
.sym 75154 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 75161 UI_inst.dat[1]
.sym 75165 UI_inst.LCD.main_delay_load
.sym 75172 UI_inst.LCD.tx_done
.sym 75175 $abc$29714$new_n2138_
.sym 75177 $abc$29714$new_n2141_
.sym 75178 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 75179 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 75183 $abc$29714$new_n2159_
.sym 75185 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 75186 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 75187 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75189 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 75191 $abc$29714$new_n2158_
.sym 75193 $abc$29714$new_n2500_
.sym 75196 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75198 UI_inst.LCD.display_state[0]
.sym 75199 $abc$29714$new_n2505_
.sym 75200 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 75201 UI_inst.LCD.display_state[1]
.sym 75205 UI_inst.LCD.display_state[1]
.sym 75206 UI_inst.LCD.display_state[0]
.sym 75207 $abc$29714$new_n2159_
.sym 75211 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 75212 $abc$29714$new_n2505_
.sym 75214 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75218 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 75220 $abc$29714$new_n2500_
.sym 75223 $abc$29714$new_n2158_
.sym 75225 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75229 UI_inst.LCD.tx_done
.sym 75230 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 75232 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 75235 $abc$29714$new_n2141_
.sym 75236 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 75237 $abc$29714$new_n2138_
.sym 75238 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 75242 UI_inst.LCD.display_state[0]
.sym 75243 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 75244 $abc$29714$new_n2158_
.sym 75247 $abc$29714$new_n2500_
.sym 75248 UI_inst.LCD.tx_done
.sym 75249 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 75252 CLK36_$glb_clk
.sym 75253 rst_$glb_sr
.sym 75267 $PACKER_VCC_NET
.sym 75269 $abc$29714$new_n2138_
.sym 75270 UI_inst.LCD.main_delay_load
.sym 75272 UI_inst.LCD.main_delay_value[7]
.sym 75274 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 75276 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 75278 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 75295 UI_inst.LCD.SF_D0[2]
.sym 75299 UI_inst.LCD.SF_D0[1]
.sym 75303 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75304 UI_inst.LCD.display_state[4]
.sym 75305 UI_inst.LCD.SF_D0[3]
.sym 75306 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75309 $PACKER_GND_NET
.sym 75316 UI_inst.LCD.SF_D1[1]
.sym 75319 UI_inst.LCD.SF_D1[2]
.sym 75322 UI_inst.LCD.SF_D1[3]
.sym 75329 $PACKER_GND_NET
.sym 75346 $PACKER_GND_NET
.sym 75352 UI_inst.LCD.display_state[4]
.sym 75353 UI_inst.LCD.SF_D1[1]
.sym 75354 UI_inst.LCD.SF_D0[1]
.sym 75358 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75364 UI_inst.LCD.display_state[4]
.sym 75366 UI_inst.LCD.SF_D0[2]
.sym 75367 UI_inst.LCD.SF_D1[2]
.sym 75371 UI_inst.LCD.SF_D1[3]
.sym 75372 UI_inst.LCD.SF_D0[3]
.sym 75373 UI_inst.LCD.display_state[4]
.sym 75374 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 75375 CLK36_$glb_clk
.sym 75391 UI_inst.LCD.main_delay_value[13]
.sym 75392 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 75393 UI_inst.LCD.SF_D0[3]
.sym 75412 LCD_D7
.sym 75668 LCD_D6
.sym 75671 LCD_D5
.sym 75682 LCD_D5
.sym 75686 LCD_D6
.sym 75697 UI_inst.diplay_number.updating
.sym 75698 $PACKER_GND_NET
.sym 75701 $PACKER_GND_NET
.sym 75709 $PACKER_GND_NET
.sym 75710 UI_inst.diplay_number.updating
.sym 75717 $PACKER_GND_NET
.sym 75842 $abc$29714$new_n3286_
.sym 75844 wdata[15]
.sym 75846 $abc$29714$new_n3290_
.sym 75847 F2SRAM.spi_data[0]
.sym 75850 wdata[8]
.sym 75851 wdata[4]
.sym 75852 wdata[5]
.sym 75884 $PACKER_GND_NET
.sym 75939 F2SRAM.spi_valid
.sym 75980 addr[11]
.sym 75981 $abc$29714$new_n3306_
.sym 75984 addr[13]
.sym 75986 addr[2]
.sym 75987 addr[3]
.sym 75989 addr[10]
.sym 75998 F2SRAM.spi_go
.sym 76040 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26019
.sym 76044 F2SRAM.nrst
.sym 76081 addr[10]
.sym 76083 $abc$29714$new_n3342_
.sym 76084 addr[2]
.sym 76086 addr[5]
.sym 76087 addr[7]
.sym 76090 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 76092 F2SRAM.spi_data[0]
.sym 76096 F2SRAM.nrst
.sym 76100 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 76102 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 76143 F2SRAM.SPI_READER.shift_reg[30]
.sym 76144 $abc$29714$new_n2622_
.sym 76192 F2SRAM.spi_go
.sym 76193 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 76243 UI_inst.diplay_number.summand[2]
.sym 76244 $abc$29714$new_n2652_
.sym 76245 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 76246 $abc$29714$new_n2650_
.sym 76247 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 76248 $abc$29714$new_n2645_
.sym 76249 UI_inst.diplay_number.summand[7]
.sym 76250 $abc$29714$new_n2657_
.sym 76286 F2SRAM.spi_go
.sym 76288 $abc$29714$new_n2622_
.sym 76294 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 76298 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 76299 $abc$29714$new_n2622_
.sym 76301 $PACKER_GND_NET
.sym 76302 $PACKER_GND_NET
.sym 76303 F2SRAM.SPI_READER.shift_reg[29]
.sym 76304 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 76307 $abc$29714$new_n2614_
.sym 76345 $abc$29714$new_n2630_
.sym 76346 UI_inst.diplay_number.summand[12]
.sym 76347 UI_inst.diplay_number.summand[15]
.sym 76348 $abc$29714$new_n2614_
.sym 76349 $abc$29714$new_n2634_
.sym 76350 $abc$29714$new_n2633_
.sym 76351 $abc$29714$new_n2580_
.sym 76352 UI_inst.diplay_number.summand[10]
.sym 76389 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 76396 UI_inst.diplay_number.updating
.sym 76397 $abc$29714$new_n2636_
.sym 76402 $abc$29714$new_n2610_
.sym 76403 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 76404 $abc$29714$new_n2580_
.sym 76410 F2SRAM.spi_go
.sym 76447 $abc$29714$new_n2604_
.sym 76448 $abc$29714$new_n2611_
.sym 76449 $abc$29714$new_n2608_
.sym 76450 $abc$29714$new_n2654_
.sym 76451 $abc$29714$new_n2605_
.sym 76452 UI_inst.diplay_number.summand[16]
.sym 76453 $abc$29714$new_n2599_
.sym 76454 $abc$29714$new_n2872_
.sym 76490 $abc$29714$new_n2580_
.sym 76492 $PACKER_VCC_NET
.sym 76493 $abc$29714$new_n2626_
.sym 76502 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 76512 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 76549 UI_inst.diplay_number.summand[25]
.sym 76550 $abc$29714$new_n2610_
.sym 76551 $abc$29714$new_n2612_
.sym 76552 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 76553 $abc$29714$new_n2602_
.sym 76554 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 76555 UI_inst.diplay_number.summand[28]
.sym 76556 $abc$29714$new_n2587_
.sym 76593 $abc$29714$new_n2619_
.sym 76598 $abc$29714$new_n2604_
.sym 76601 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 76602 $abc$29714$new_n2608_
.sym 76606 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 76607 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 76610 $PACKER_VCC_NET
.sym 76614 $abc$29714$new_n2610_
.sym 76651 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 76656 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 76693 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 76694 UI_inst.diplay_number.summand[28]
.sym 76702 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 76705 $PACKER_GND_NET
.sym 76707 UI_inst.diplay_number.acc[23]
.sym 76708 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 76709 $PACKER_GND_NET
.sym 76710 UI_inst.diplay_number.acc[22]
.sym 76711 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 76714 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 76715 $abc$29714$new_n2587_
.sym 76797 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 76800 $PACKER_VCC_NET
.sym 76807 UI_inst.diplay_number.pos[4]
.sym 76814 $abc$29714$new_n2752_
.sym 76855 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 76856 UI_inst.diplay_number.lastacc[23]
.sym 76857 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1467_CMP_new_
.sym 76859 UI_inst.diplay_number.secondlastacc[23]
.sym 76861 UI_inst.diplay_number.pos[4]
.sym 76914 UI_inst.diplay_number.pos[4]
.sym 76916 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 76919 $abc$29714$new_n2752_
.sym 76960 $abc$29714$new_n2752_
.sym 76961 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 76964 UI_inst.diplay_number.holdoff
.sym 77012 UI_inst.datBTL[6]
.sym 77014 $PACKER_VCC_NET
.sym 77019 UI_inst.diplay_number.pos[4]
.sym 77060 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[0]
.sym 77061 UI_inst.datBTL[5]
.sym 77062 UI_inst.datBTL[2]
.sym 77066 $abc$29714$new_n2564_
.sym 77101 UI_inst.diplay_number.updating
.sym 77104 $abc$29714$new_n2752_
.sym 77110 $PACKER_VCC_NET
.sym 77117 $PACKER_GND_NET
.sym 77119 UI_inst.datBTL[4]
.sym 77161 UI_inst.datBTL[6]
.sym 77162 UI_inst.datBTL[4]
.sym 77163 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17783_new_
.sym 77164 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 77165 $abc$29714$new_n2572_
.sym 77166 UI_inst.datBTL[3]
.sym 77167 UI_inst.datBTL[0]
.sym 77168 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 77204 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 77209 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 77210 UI_inst.diplay_number.updating
.sym 77223 UI_inst.diplay_number.pos[4]
.sym 77265 UI_inst.addrBTL[2]
.sym 77266 UI_inst.addrBTL[3]
.sym 77267 UI_inst.addrBTL[4]
.sym 77268 UI_inst.addr[1]
.sym 77314 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 77323 UI_inst.datBTL[3]
.sym 77324 UI_inst.datBTL[2]
.sym 77367 UI_inst.addrS[2]
.sym 77368 UI_inst.addrS[3]
.sym 77369 UI_inst.addrS[4]
.sym 77370 UI_inst.addr[4]
.sym 77371 $abc$29714$UI_inst.addrS[1]_new_
.sym 77372 UI_inst.addr[2]
.sym 77409 $PACKER_VCC_NET
.sym 77414 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 77415 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 77420 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 77421 UI_inst.datBTL[6]
.sym 77422 UI_inst.addr[4]
.sym 77424 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 77425 UI_inst.addr[1]
.sym 77426 UI_inst.addr[2]
.sym 77430 $PACKER_VCC_NET
.sym 77467 $abc$29714$techmap\UI_inst.$procmux$2470_Y[1]_new_
.sym 77468 refampl[1]
.sym 77469 UI_inst.dat[2]
.sym 77470 refampl[0]
.sym 77471 $abc$29714$new_n2214_
.sym 77472 UI_inst.dat[3]
.sym 77473 UI_inst.dat[0]
.sym 77474 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 77513 UI_inst.dat[1]
.sym 77514 $PACKER_VCC_NET
.sym 77517 UI_inst.disppos[0]
.sym 77523 UI_inst.dat[7]
.sym 77524 $PACKER_GND_NET
.sym 77525 UI_inst.disppos[1]
.sym 77526 UI_inst.disppos[3]
.sym 77527 UI_inst.datBTL[4]
.sym 77529 UI_inst.disppos[4]
.sym 77530 UI_inst.disppos[2]
.sym 77532 UI_inst.disppos[1]
.sym 77569 UI_inst.dat[4]
.sym 77570 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 77572 $abc$29714$new_n2263_
.sym 77573 $abc$29714$new_n2283_
.sym 77575 UI_inst.dat[6]
.sym 77576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[1]_new_
.sym 77612 UI_inst.dat[0]
.sym 77614 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 77616 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 77618 UI_inst.datS[3]
.sym 77619 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 77620 $abc$29714$new_n2187_
.sym 77622 UI_inst.dat[2]
.sym 77623 $abc$29714$new_n2181_
.sym 77625 UI_inst.disppos[0]
.sym 77630 $abc$29714$new_n2190_
.sym 77671 $abc$29714$new_n2237_
.sym 77672 UI_inst.dat[5]
.sym 77673 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[0]_new_
.sym 77674 $abc$29714$new_n2236_
.sym 77675 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[3]_new_
.sym 77676 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[5]_new_
.sym 77677 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 77678 $abc$29714$new_n2201_
.sym 77714 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 77719 $abc$29714$new_n2187_
.sym 77720 UI_inst.dat[4]
.sym 77721 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 77722 TC[3]
.sym 77726 TC[2]
.sym 77733 UI_inst.dat[6]
.sym 77736 UI_inst.dat[3]
.sym 77773 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 77774 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 77775 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13814[1]_new_
.sym 77776 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[6]_new_
.sym 77777 UI_inst.addrS[0]
.sym 77778 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25820
.sym 77779 UI_inst.addr[0]
.sym 77780 UI_inst.addrBTL[0]
.sym 77820 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 77821 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 77822 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 77824 $abc$29714$new_n2190_
.sym 77826 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 77829 UI_inst.addr[1]
.sym 77830 UI_inst.BP[0]
.sym 77831 UI_inst.addr[4]
.sym 77832 UI_inst.addr[0]
.sym 77834 UI_inst.addr[2]
.sym 77879 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 77918 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 77920 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 77923 $PACKER_VCC_NET
.sym 77924 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 77926 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 77933 UI_inst.disppos[1]
.sym 77936 $PACKER_GND_NET
.sym 77939 UI_inst.dat[7]
.sym 77981 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 78019 UI_inst.BP[0]
.sym 78023 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 78024 UI_inst.BP[1]
.sym 78032 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 78123 $PACKER_GND_NET
.sym 78133 UI_inst.LCD.tx_done
.sym 78137 UI_inst.dat[6]
.sym 78140 UI_inst.dat[3]
.sym 78141 UI_inst.LCD.pos[2]
.sym 78144 UI_inst.LCD.pos[3]
.sym 78184 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 78185 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 78187 UI_inst.LCD.tx_done
.sym 78188 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 78235 UI_inst.we
.sym 78236 UI_inst.addr[0]
.sym 78237 UI_inst.addr[1]
.sym 78239 UI_inst.addr[4]
.sym 78243 UI_inst.addr[2]
.sym 78253 $PACKER_VCC_NET
.sym 78255 $PACKER_VCC_NET
.sym 78256 UI_inst.LCD.pos[8]
.sym 78258 UI_inst.LCD.pos[6]
.sym 78260 UI_inst.LCD.pos[5]
.sym 78264 UI_inst.LCD.pos[1]
.sym 78265 UI_inst.LCD.pos[0]
.sym 78266 UI_inst.LCD.pos[9]
.sym 78275 UI_inst.LCD.pos[4]
.sym 78276 UI_inst.LCD.pos[7]
.sym 78277 UI_inst.LCD.pos[10]
.sym 78279 UI_inst.LCD.pos[2]
.sym 78282 UI_inst.LCD.pos[3]
.sym 78283 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 78285 UI_inst.LCD.LCD_E0
.sym 78286 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 78288 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 78289 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 78290 UI_inst.LCD.tx_delay_load
.sym 78299 UI_inst.LCD.pos[0]
.sym 78300 UI_inst.LCD.pos[1]
.sym 78301 UI_inst.LCD.pos[10]
.sym 78302 UI_inst.LCD.pos[2]
.sym 78303 UI_inst.LCD.pos[3]
.sym 78304 UI_inst.LCD.pos[4]
.sym 78305 UI_inst.LCD.pos[5]
.sym 78306 UI_inst.LCD.pos[6]
.sym 78307 UI_inst.LCD.pos[7]
.sym 78308 UI_inst.LCD.pos[8]
.sym 78309 UI_inst.LCD.pos[9]
.sym 78310 CLK36_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78326 UI_inst.LCD.tx_done
.sym 78330 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 78331 $PACKER_VCC_NET
.sym 78334 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 78336 UI_inst.LCD.pos[5]
.sym 78345 UI_inst.LCD.tx_done
.sym 78347 UI_inst.dat[7]
.sym 78353 UI_inst.dat[4]
.sym 78355 $PACKER_VCC_NET
.sym 78357 UI_inst.addr[3]
.sym 78359 UI_inst.dat[2]
.sym 78362 UI_inst.dat[0]
.sym 78366 UI_inst.dat[6]
.sym 78367 UI_inst.dat[3]
.sym 78372 UI_inst.dat[7]
.sym 78373 UI_inst.we
.sym 78374 UI_inst.addr[0]
.sym 78375 UI_inst.addr[1]
.sym 78376 UI_inst.dat[5]
.sym 78377 UI_inst.addr[4]
.sym 78379 UI_inst.dat[1]
.sym 78381 UI_inst.addr[2]
.sym 78385 UI_inst.LCD.main_delay_value[4]
.sym 78386 UI_inst.LCD.main_delay_value[0]
.sym 78387 UI_inst.LCD.main_delay_value[3]
.sym 78388 UI_inst.LCD.main_delay_value[9]
.sym 78389 $abc$29714$new_n2850_
.sym 78390 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 78391 $abc$29714$new_n2851_
.sym 78392 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 78401 UI_inst.addr[0]
.sym 78402 UI_inst.addr[1]
.sym 78404 UI_inst.addr[2]
.sym 78405 UI_inst.addr[3]
.sym 78408 UI_inst.addr[4]
.sym 78412 CLK36_$glb_clk
.sym 78413 $PACKER_VCC_NET
.sym 78414 UI_inst.dat[0]
.sym 78415 UI_inst.dat[1]
.sym 78416 UI_inst.dat[2]
.sym 78417 UI_inst.dat[3]
.sym 78418 UI_inst.dat[4]
.sym 78419 UI_inst.dat[5]
.sym 78420 UI_inst.dat[6]
.sym 78421 UI_inst.dat[7]
.sym 78422 UI_inst.we
.sym 78432 UI_inst.LCD.tx_delay_load
.sym 78433 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 78436 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 78440 $abc$29714$new_n2134_
.sym 78488 UI_inst.LCD.main_delay_value[13]
.sym 78489 UI_inst.LCD.main_delay_value[14]
.sym 78493 UI_inst.LCD.main_delay_value[19]
.sym 78494 UI_inst.LCD.main_delay_value[16]
.sym 78537 $abc$29714$new_n2138_
.sym 78539 $abc$29714$new_n2141_
.sym 78635 UI_inst.LCD.main_delay_value[10]
.sym 78639 UI_inst.LCD.main_delay_load
.sym 78640 UI_inst.LCD.main_delay_value[13]
.sym 78647 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 78736 UI_inst.LCD.main_delay_load
.sym 78855 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 78867 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 78871 LCD_D7
.sym 78887 LCD_D7
.sym 78889 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 78942 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 78957 $PACKER_GND_NET
.sym 79064 wdata[14]
.sym 79065 wdata[14]
.sym 79066 wdata[13]
.sym 79069 wdata[12]
.sym 79071 wdata[6]
.sym 79074 wdata[6]
.sym 79105 F2SRAM.SPI_READER.cnt_bit_last
.sym 79111 F2SRAM.spi_go
.sym 79213 F2SRAM.SPI_READER.io_mosi
.sym 79215 F2SRAM.SPI_READER.shift_reg[31]
.sym 79217 F2SRAM.SPI_READER.io_clk
.sym 79224 wdata[9]
.sym 79227 $abc$29714$new_n3346_
.sym 79228 addr[4]
.sym 79230 wdata[15]
.sym 79236 F2SRAM.SPI_READER.cnt_len[17]
.sym 79238 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 79271 F2SRAM.SPI_READER.cnt_bit_last
.sym 79277 F2SRAM.SPI_READER.fsm_state[0]
.sym 79279 F2SRAM.SPI_READER.fsm_state[1]
.sym 79296 F2SRAM.SPI_READER.cnt_bit_last
.sym 79297 F2SRAM.SPI_READER.fsm_state[0]
.sym 79299 F2SRAM.SPI_READER.fsm_state[1]
.sym 79331 CLK36_$glb_clk
.sym 79333 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 79335 F2SRAM.SPI_READER.fsm_state[0]
.sym 79336 $abc$29714$new_n2845_
.sym 79337 F2SRAM.SPI_READER.fsm_state[1]
.sym 79338 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25961
.sym 79339 F2SRAM.SPI_READER.cnt_bit[2]
.sym 79340 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 79350 F2SRAM.SPI_READER.io_clk
.sym 79353 addr[11]
.sym 79356 addr[3]
.sym 79358 UI_inst.diplay_number.pos[0]
.sym 79366 F2SRAM.SPI_READER.shift_reg[30]
.sym 79367 UI_inst.diplay_number.pos[1]
.sym 79377 F2SRAM.spi_go
.sym 79385 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 79391 $PACKER_VCC_NET
.sym 79392 F2SRAM.SPI_READER.fsm_state[0]
.sym 79402 F2SRAM.SPI_READER.fsm_state[1]
.sym 79413 F2SRAM.SPI_READER.fsm_state[1]
.sym 79415 F2SRAM.spi_go
.sym 79416 F2SRAM.SPI_READER.fsm_state[0]
.sym 79439 $PACKER_VCC_NET
.sym 79453 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 79454 CLK36_$glb_clk
.sym 79458 $abc$29714$auto$wreduce.cc:455:run$3027[0]
.sym 79461 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26003
.sym 79462 F2SRAM.SPI_READER.cnt_bit[0]
.sym 79470 $PACKER_GND_NET
.sym 79471 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 79473 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 79475 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 79476 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 79488 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 79490 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 79499 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79500 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 79508 F2SRAM.spi_go
.sym 79515 F2SRAM.SPI_READER.shift_reg[29]
.sym 79542 F2SRAM.spi_go
.sym 79544 F2SRAM.SPI_READER.shift_reg[29]
.sym 79549 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79550 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 79577 CLK36_$glb_clk
.sym 79578 rst_$glb_sr
.sym 79579 $abc$29714$new_n2636_
.sym 79580 $abc$29714$new_n2638_
.sym 79581 $abc$29714$new_n2643_
.sym 79583 $abc$29714$new_n2648_
.sym 79585 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 79595 F2SRAM.spi_go
.sym 79596 F2SRAM.spi_go
.sym 79598 F2SRAM.spi_go
.sym 79601 F2SRAM.spi_go
.sym 79603 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79609 $abc$29714$new_n2654_
.sym 79610 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79614 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 79620 UI_inst.diplay_number.summand[2]
.sym 79621 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 79622 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79626 $abc$29714$new_n2580_
.sym 79627 $abc$29714$new_n2654_
.sym 79628 UI_inst.diplay_number.pos[0]
.sym 79630 UI_inst.diplay_number.updating
.sym 79634 UI_inst.diplay_number.summand[7]
.sym 79635 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79638 $abc$29714$new_n2643_
.sym 79639 UI_inst.diplay_number.pos[1]
.sym 79641 UI_inst.diplay_number.pos[3]
.sym 79642 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79648 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 79650 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 79651 UI_inst.diplay_number.pos[2]
.sym 79653 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79654 $abc$29714$new_n2654_
.sym 79655 UI_inst.diplay_number.summand[2]
.sym 79660 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79661 UI_inst.diplay_number.pos[0]
.sym 79666 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 79667 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79671 UI_inst.diplay_number.pos[3]
.sym 79672 UI_inst.diplay_number.pos[2]
.sym 79673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 79674 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79678 UI_inst.diplay_number.updating
.sym 79680 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 79683 UI_inst.diplay_number.pos[1]
.sym 79684 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79686 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79689 $abc$29714$new_n2643_
.sym 79691 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79692 UI_inst.diplay_number.summand[7]
.sym 79695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 79696 UI_inst.diplay_number.pos[2]
.sym 79697 UI_inst.diplay_number.pos[3]
.sym 79698 $abc$29714$new_n2580_
.sym 79699 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79700 CLK36_$glb_clk
.sym 79702 $abc$29714$new_n2641_
.sym 79703 $abc$29714$new_n2627_
.sym 79704 UI_inst.diplay_number.summand[8]
.sym 79705 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 79706 $abc$29714$new_n2637_
.sym 79707 $abc$29714$new_n2626_
.sym 79708 $abc$29714$new_n2640_
.sym 79709 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 79714 UI_inst.diplay_number.summand[2]
.sym 79718 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79727 UI_inst.diplay_number.pos[3]
.sym 79728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79730 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79731 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79735 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 79736 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 79737 UI_inst.diplay_number.pos[2]
.sym 79743 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 79744 $abc$29714$new_n2611_
.sym 79745 $abc$29714$new_n2608_
.sym 79748 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79751 $abc$29714$new_n2630_
.sym 79752 UI_inst.diplay_number.summand[12]
.sym 79753 UI_inst.diplay_number.summand[15]
.sym 79754 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79755 $abc$29714$new_n2605_
.sym 79756 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79757 $abc$29714$new_n2622_
.sym 79758 UI_inst.diplay_number.summand[10]
.sym 79763 $abc$29714$new_n2634_
.sym 79764 $abc$29714$new_n2633_
.sym 79766 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 79768 $abc$29714$new_n2619_
.sym 79770 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 79772 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 79774 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79776 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 79778 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 79779 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79782 $abc$29714$new_n2611_
.sym 79783 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79784 $abc$29714$new_n2630_
.sym 79785 UI_inst.diplay_number.summand[12]
.sym 79788 $abc$29714$new_n2619_
.sym 79789 $abc$29714$new_n2622_
.sym 79791 UI_inst.diplay_number.summand[15]
.sym 79794 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 79795 $abc$29714$new_n2608_
.sym 79796 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79797 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 79800 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79801 $abc$29714$new_n2605_
.sym 79802 $abc$29714$new_n2608_
.sym 79803 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79806 $abc$29714$new_n2605_
.sym 79808 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79812 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 79813 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79818 $abc$29714$new_n2633_
.sym 79819 UI_inst.diplay_number.summand[10]
.sym 79821 $abc$29714$new_n2634_
.sym 79822 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79823 CLK36_$glb_clk
.sym 79825 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 79826 $abc$29714$new_n2619_
.sym 79827 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 79828 $abc$29714$new_n2621_
.sym 79830 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 79831 $abc$29714$new_n2620_
.sym 79832 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79838 $abc$29714$new_n2640_
.sym 79841 UI_inst.diplay_number.summand[12]
.sym 79845 $PACKER_VCC_NET
.sym 79848 UI_inst.diplay_number.summand[8]
.sym 79849 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 79851 UI_inst.diplay_number.pos[1]
.sym 79854 UI_inst.diplay_number.pos[0]
.sym 79859 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 79867 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 79869 $abc$29714$new_n2614_
.sym 79870 UI_inst.diplay_number.pos[0]
.sym 79877 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 79878 UI_inst.diplay_number.pos[0]
.sym 79879 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 79882 UI_inst.diplay_number.pos[3]
.sym 79884 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 79886 $abc$29714$new_n2605_
.sym 79887 UI_inst.diplay_number.pos[2]
.sym 79889 UI_inst.diplay_number.pos[1]
.sym 79890 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79892 $abc$29714$new_n2608_
.sym 79893 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79895 UI_inst.diplay_number.summand[16]
.sym 79897 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79899 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79900 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79901 $abc$29714$new_n2605_
.sym 79902 $abc$29714$new_n2608_
.sym 79905 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79906 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 79907 UI_inst.diplay_number.pos[0]
.sym 79911 UI_inst.diplay_number.pos[0]
.sym 79912 UI_inst.diplay_number.pos[1]
.sym 79913 UI_inst.diplay_number.pos[3]
.sym 79914 UI_inst.diplay_number.pos[2]
.sym 79917 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 79918 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 79919 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79920 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 79923 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 79925 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 79929 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79930 UI_inst.diplay_number.summand[16]
.sym 79931 $abc$29714$new_n2614_
.sym 79935 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 79936 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79938 UI_inst.diplay_number.pos[0]
.sym 79942 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 79943 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 79944 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 79945 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79946 CLK36_$glb_clk
.sym 79948 UI_inst.diplay_number.pos[3]
.sym 79949 $abc$29714$new_n2664_
.sym 79950 $abc$29714$new_n4070_
.sym 79951 $abc$29714$new_n4071_
.sym 79952 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 79953 UI_inst.diplay_number.pos[2]
.sym 79954 $abc$29714$new_n2663_
.sym 79955 UI_inst.diplay_number.pos[1]
.sym 79960 $abc$29714$new_n2604_
.sym 79968 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 79973 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 79980 UI_inst.diplay_number.pos[0]
.sym 79981 UI_inst.diplay_number.pos[3]
.sym 79989 UI_inst.diplay_number.summand[25]
.sym 79990 $abc$29714$new_n2611_
.sym 79991 $abc$29714$new_n2612_
.sym 79994 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 79995 UI_inst.diplay_number.summand[28]
.sym 79999 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 80000 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 80001 $abc$29714$new_n2580_
.sym 80002 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80005 UI_inst.diplay_number.pos[3]
.sym 80007 UI_inst.diplay_number.pos[0]
.sym 80008 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80010 UI_inst.diplay_number.pos[2]
.sym 80011 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80012 UI_inst.diplay_number.pos[1]
.sym 80016 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 80017 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 80020 UI_inst.diplay_number.pos[1]
.sym 80022 UI_inst.diplay_number.summand[25]
.sym 80023 $abc$29714$new_n2580_
.sym 80025 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 80030 $abc$29714$new_n2611_
.sym 80031 $abc$29714$new_n2612_
.sym 80034 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 80035 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80036 UI_inst.diplay_number.pos[3]
.sym 80037 UI_inst.diplay_number.pos[2]
.sym 80040 UI_inst.diplay_number.pos[1]
.sym 80043 UI_inst.diplay_number.pos[0]
.sym 80046 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80047 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 80048 UI_inst.diplay_number.pos[1]
.sym 80049 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 80052 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 80054 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 80058 UI_inst.diplay_number.summand[28]
.sym 80059 $abc$29714$new_n2580_
.sym 80061 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 80064 UI_inst.diplay_number.pos[2]
.sym 80065 UI_inst.diplay_number.pos[3]
.sym 80066 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80067 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80068 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 80069 CLK36_$glb_clk
.sym 80071 $abc$29714$new_n4073_
.sym 80073 UI_inst.diplay_number.pos[0]
.sym 80083 UI_inst.diplay_number.summand[25]
.sym 80085 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 80093 $abc$29714$new_n2602_
.sym 80100 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80101 UI_inst.diplay_number.pos[2]
.sym 80105 UI_inst.diplay_number.pos[1]
.sym 80112 UI_inst.diplay_number.pos[3]
.sym 80117 UI_inst.diplay_number.pos[2]
.sym 80127 UI_inst.diplay_number.pos[1]
.sym 80138 UI_inst.diplay_number.pos[0]
.sym 80145 UI_inst.diplay_number.pos[1]
.sym 80146 UI_inst.diplay_number.pos[0]
.sym 80147 UI_inst.diplay_number.pos[3]
.sym 80148 UI_inst.diplay_number.pos[2]
.sym 80175 UI_inst.diplay_number.pos[2]
.sym 80176 UI_inst.diplay_number.pos[3]
.sym 80177 UI_inst.diplay_number.pos[0]
.sym 80178 UI_inst.diplay_number.pos[1]
.sym 80206 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 80218 UI_inst.diplay_number.pos[0]
.sym 80219 UI_inst.diplay_number.pos[4]
.sym 80222 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80223 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 80225 UI_inst.diplay_number.pos[3]
.sym 80227 UI_inst.diplay_number.pos[3]
.sym 80317 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 80318 $abc$29714$auto$wreduce.cc:455:run$3061[0]
.sym 80319 UI_inst.diplay_number.dec[2]
.sym 80320 UI_inst.diplay_number.dec[1]
.sym 80321 UI_inst.diplay_number.dec[0]
.sym 80323 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27780[1]_new_inv_
.sym 80324 UI_inst.diplay_number.dec[3]
.sym 80342 UI_inst.diplay_number.dec[0]
.sym 80344 $abc$29714$new_n2561_
.sym 80345 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 80346 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 80361 $abc$29714$new_n2752_
.sym 80362 UI_inst.diplay_number.acc[22]
.sym 80369 UI_inst.diplay_number.acc[23]
.sym 80370 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80372 UI_inst.diplay_number.pos[4]
.sym 80373 UI_inst.diplay_number.pos[2]
.sym 80375 UI_inst.diplay_number.lastacc[23]
.sym 80385 UI_inst.diplay_number.pos[3]
.sym 80391 UI_inst.diplay_number.acc[22]
.sym 80400 UI_inst.diplay_number.acc[23]
.sym 80403 UI_inst.diplay_number.pos[2]
.sym 80404 UI_inst.diplay_number.pos[4]
.sym 80405 UI_inst.diplay_number.pos[3]
.sym 80406 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80416 $abc$29714$new_n2752_
.sym 80418 UI_inst.diplay_number.lastacc[23]
.sym 80427 UI_inst.diplay_number.pos[2]
.sym 80428 UI_inst.diplay_number.pos[4]
.sym 80429 UI_inst.diplay_number.pos[3]
.sym 80430 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 80437 UI_inst.diplay_number.updating_$glb_ce
.sym 80438 CLK36_$glb_clk
.sym 80440 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27812
.sym 80441 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9906[0]_new_inv_
.sym 80442 $abc$29714$new_n2569_
.sym 80444 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2942_new_
.sym 80445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 80446 UI_inst.diplay_number.leadz
.sym 80447 $abc$29714$new_n2568_
.sym 80451 UI_inst.datBTL[5]
.sym 80464 UI_inst.weBTL
.sym 80465 UI_inst.diplay_number.pos[0]
.sym 80466 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 80467 UI_inst.diplay_number.secondlastacc[29]
.sym 80473 UI_inst.diplay_number.pos[4]
.sym 80474 UI_inst.diplay_number.pos[3]
.sym 80488 UI_inst.diplay_number.holdoff
.sym 80491 UI_inst.diplay_number.secondlastacc[29]
.sym 80505 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 80508 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 80510 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 80534 UI_inst.diplay_number.holdoff
.sym 80535 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 80541 UI_inst.diplay_number.secondlastacc[29]
.sym 80556 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 80560 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 80561 CLK36_$glb_clk
.sym 80563 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22236
.sym 80564 $abc$29714$new_n2561_
.sym 80565 $abc$29714$new_n2567_
.sym 80566 $abc$29714$new_n2560_
.sym 80568 $abc$29714$new_n2576_
.sym 80569 UI_inst.weBTL
.sym 80570 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 80588 UI_inst.ismagphase
.sym 80592 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 80594 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 80597 UI_inst.diplay_number.pos[1]
.sym 80598 UI_inst.diplay_number.pos[2]
.sym 80605 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 80608 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 80610 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 80612 UI_inst.diplay_number.dec[0]
.sym 80613 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80614 UI_inst.datBTL[5]
.sym 80617 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 80619 $PACKER_VCC_NET
.sym 80622 $abc$29714$new_n2567_
.sym 80623 UI_inst.datBTL[2]
.sym 80626 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 80627 $abc$29714$new_n2564_
.sym 80645 UI_inst.diplay_number.dec[0]
.sym 80646 $PACKER_VCC_NET
.sym 80649 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 80650 $abc$29714$new_n2564_
.sym 80651 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 80652 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 80655 UI_inst.datBTL[2]
.sym 80656 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 80657 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80658 $abc$29714$new_n2567_
.sym 80680 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80681 UI_inst.datBTL[5]
.sym 80682 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 80683 UI_inst.diplay_number.updating_$glb_ce
.sym 80684 CLK36_$glb_clk
.sym 80687 $abc$29714$new_n2575_
.sym 80691 UI_inst.datBTL[7]
.sym 80693 UI_inst.datBTL[1]
.sym 80706 UI_inst.datBTL[2]
.sym 80710 UI_inst.diplay_number.pos[0]
.sym 80713 UI_inst.diplay_number.pos[3]
.sym 80714 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 80715 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80717 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 80718 UI_inst.diplay_number.pos[0]
.sym 80721 UI_inst.addrBTL[3]
.sym 80728 $abc$29714$new_n2561_
.sym 80731 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80732 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 80734 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 80735 UI_inst.diplay_number.pos[0]
.sym 80736 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[0]
.sym 80737 $abc$29714$new_n2567_
.sym 80738 $abc$29714$new_n2560_
.sym 80740 UI_inst.datBTL[3]
.sym 80743 UI_inst.diplay_number.pos[4]
.sym 80744 UI_inst.datBTL[4]
.sym 80745 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17783_new_
.sym 80747 $abc$29714$new_n2572_
.sym 80748 UI_inst.ismagphase
.sym 80751 UI_inst.datBTL[6]
.sym 80757 UI_inst.datBTL[0]
.sym 80758 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 80761 $abc$29714$new_n2561_
.sym 80762 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 80763 UI_inst.datBTL[6]
.sym 80766 UI_inst.datBTL[4]
.sym 80767 $abc$29714$new_n2560_
.sym 80768 $abc$29714$new_n2567_
.sym 80769 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80772 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[0]
.sym 80773 $abc$29714$new_n2567_
.sym 80774 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80775 UI_inst.datBTL[0]
.sym 80779 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 80780 UI_inst.ismagphase
.sym 80781 UI_inst.diplay_number.pos[4]
.sym 80784 UI_inst.datBTL[3]
.sym 80785 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 80786 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 80787 $abc$29714$new_n2567_
.sym 80790 UI_inst.ismagphase
.sym 80791 $abc$29714$new_n2572_
.sym 80792 UI_inst.diplay_number.pos[0]
.sym 80793 $abc$29714$new_n2560_
.sym 80796 UI_inst.diplay_number.pos[4]
.sym 80797 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 80798 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17783_new_
.sym 80799 UI_inst.ismagphase
.sym 80803 $abc$29714$new_n2560_
.sym 80804 UI_inst.diplay_number.pos[0]
.sym 80806 UI_inst.diplay_number.updating_$glb_ce
.sym 80807 CLK36_$glb_clk
.sym 80809 $abc$29714$new_n2225_
.sym 80810 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25763
.sym 80811 UI_inst.dat[7]
.sym 80812 $abc$29714$new_n2226_
.sym 80814 $abc$29714$techmap\UI_inst.$procmux$2509_Y[1]_new_
.sym 80816 UI_inst.datS[7]
.sym 80831 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 80842 UI_inst.datBTL[0]
.sym 80854 UI_inst.diplay_number.pos[4]
.sym 80856 $abc$29714$UI_inst.addrS[1]_new_
.sym 80857 $PACKER_VCC_NET
.sym 80862 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 80865 $PACKER_VCC_NET
.sym 80868 UI_inst.diplay_number.pos[2]
.sym 80869 UI_inst.diplay_number.pos[1]
.sym 80870 UI_inst.diplay_number.pos[0]
.sym 80873 UI_inst.diplay_number.pos[3]
.sym 80878 UI_inst.diplay_number.pos[0]
.sym 80882 $nextpnr_ICESTORM_LC_25$O
.sym 80884 UI_inst.diplay_number.pos[0]
.sym 80888 $auto$alumacc.cc:474:replace_alu$3268.C[2]
.sym 80890 $PACKER_VCC_NET
.sym 80891 UI_inst.diplay_number.pos[1]
.sym 80894 $auto$alumacc.cc:474:replace_alu$3268.C[3]
.sym 80896 $PACKER_VCC_NET
.sym 80897 UI_inst.diplay_number.pos[2]
.sym 80898 $auto$alumacc.cc:474:replace_alu$3268.C[2]
.sym 80900 $auto$alumacc.cc:474:replace_alu$3268.C[4]
.sym 80902 $PACKER_VCC_NET
.sym 80903 UI_inst.diplay_number.pos[3]
.sym 80904 $auto$alumacc.cc:474:replace_alu$3268.C[3]
.sym 80907 UI_inst.diplay_number.pos[4]
.sym 80908 $PACKER_VCC_NET
.sym 80910 $auto$alumacc.cc:474:replace_alu$3268.C[4]
.sym 80913 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 80914 $abc$29714$UI_inst.addrS[1]_new_
.sym 80915 UI_inst.diplay_number.pos[1]
.sym 80916 UI_inst.diplay_number.pos[0]
.sym 80932 UI_inst.datS[1]
.sym 80933 $abc$29714$new_n2258_
.sym 80934 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 80935 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[0]_new_
.sym 80936 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2908_new_inv_
.sym 80937 UI_inst.dat[1]
.sym 80938 $abc$29714$new_n2230_
.sym 80939 $abc$29714$new_n2257_
.sym 80955 UI_inst.dat[7]
.sym 80961 UI_inst.weBTL
.sym 80962 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 80963 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 80964 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 80977 UI_inst.addrS[4]
.sym 80979 $PACKER_VCC_NET
.sym 80983 UI_inst.addrBTL[2]
.sym 80984 UI_inst.disppos[0]
.sym 80985 UI_inst.addrBTL[4]
.sym 80987 $PACKER_VCC_NET
.sym 80989 UI_inst.disppos[1]
.sym 80990 UI_inst.disppos[3]
.sym 80998 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 80999 UI_inst.addrS[2]
.sym 81001 UI_inst.disppos[4]
.sym 81002 UI_inst.disppos[2]
.sym 81005 $nextpnr_ICESTORM_LC_18$O
.sym 81008 UI_inst.disppos[0]
.sym 81011 $auto$alumacc.cc:474:replace_alu$3235.C[2]
.sym 81013 UI_inst.disppos[1]
.sym 81014 $PACKER_VCC_NET
.sym 81017 $auto$alumacc.cc:474:replace_alu$3235.C[3]
.sym 81019 $PACKER_VCC_NET
.sym 81020 UI_inst.disppos[2]
.sym 81021 $auto$alumacc.cc:474:replace_alu$3235.C[2]
.sym 81023 $auto$alumacc.cc:474:replace_alu$3235.C[4]
.sym 81025 $PACKER_VCC_NET
.sym 81026 UI_inst.disppos[3]
.sym 81027 $auto$alumacc.cc:474:replace_alu$3235.C[3]
.sym 81031 UI_inst.disppos[4]
.sym 81032 $PACKER_VCC_NET
.sym 81033 $auto$alumacc.cc:474:replace_alu$3235.C[4]
.sym 81036 UI_inst.addrBTL[4]
.sym 81037 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81039 UI_inst.addrS[4]
.sym 81042 UI_inst.disppos[1]
.sym 81044 UI_inst.disppos[0]
.sym 81048 UI_inst.addrS[2]
.sym 81049 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81050 UI_inst.addrBTL[2]
.sym 81055 $abc$29714$new_n2253_
.sym 81056 UI_inst.datS[0]
.sym 81057 $abc$29714$new_n2209_
.sym 81058 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[0]_new_
.sym 81059 $abc$29714$new_n2254_
.sym 81060 $abc$29714$new_n2245_
.sym 81061 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 81062 UI_inst.datS[2]
.sym 81070 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 81072 $abc$29714$new_n2171_
.sym 81079 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81080 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81082 $abc$29714$new_n2233_
.sym 81083 UI_inst.disppos[1]
.sym 81084 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81085 $abc$29714$new_n2204_
.sym 81086 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 81087 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81088 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 81096 UI_inst.datS[3]
.sym 81097 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 81105 refampl[1]
.sym 81107 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 81108 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81109 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 81110 UI_inst.datBTL[2]
.sym 81111 UI_inst.datBTL[3]
.sym 81112 UI_inst.datBTL[0]
.sym 81113 refampl[1]
.sym 81116 UI_inst.disppos[3]
.sym 81120 UI_inst.disppos[2]
.sym 81121 UI_inst.datS[0]
.sym 81122 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 81123 refampl[0]
.sym 81124 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81127 UI_inst.datS[2]
.sym 81129 refampl[1]
.sym 81131 refampl[0]
.sym 81135 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 81136 refampl[0]
.sym 81137 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 81138 refampl[1]
.sym 81142 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81143 UI_inst.datS[2]
.sym 81144 UI_inst.datBTL[2]
.sym 81148 refampl[0]
.sym 81150 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 81153 refampl[0]
.sym 81154 UI_inst.disppos[2]
.sym 81155 UI_inst.disppos[3]
.sym 81156 refampl[1]
.sym 81159 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81160 UI_inst.datS[3]
.sym 81162 UI_inst.datBTL[3]
.sym 81165 UI_inst.datBTL[0]
.sym 81166 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81167 UI_inst.datS[0]
.sym 81172 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 81173 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81175 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 81176 CLK36_$glb_clk
.sym 81178 UI_inst.datS[6]
.sym 81179 $abc$29714$new_n2284_
.sym 81180 $abc$29714$new_n2261_
.sym 81181 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 81182 $abc$29714$new_n2260_
.sym 81183 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13806[1]_new_inv_
.sym 81184 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[3]_new_
.sym 81185 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12611[0]_new_inv_
.sym 81190 $abc$29714$new_n2183_
.sym 81192 UI_inst.dat[3]
.sym 81200 $abc$29714$new_n2214_
.sym 81202 TC[1]
.sym 81203 $abc$29714$new_n2174_
.sym 81205 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 81207 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 81210 UI_inst.diplay_number.pos[0]
.sym 81211 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[0]_new_
.sym 81213 $abc$29714$new_n2236_
.sym 81219 $abc$29714$new_n2174_
.sym 81220 UI_inst.disppos[3]
.sym 81221 UI_inst.datBTL[4]
.sym 81222 UI_inst.datBTL[6]
.sym 81223 UI_inst.disppos[4]
.sym 81224 UI_inst.disppos[2]
.sym 81226 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[1]_new_
.sym 81227 UI_inst.datS[4]
.sym 81229 TC[3]
.sym 81231 $abc$29714$new_n2214_
.sym 81234 UI_inst.disppos[1]
.sym 81236 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 81239 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81241 $abc$29714$new_n2190_
.sym 81243 UI_inst.datS[6]
.sym 81244 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81246 UI_inst.disppos[0]
.sym 81252 UI_inst.datBTL[4]
.sym 81254 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81255 UI_inst.datS[4]
.sym 81259 UI_inst.disppos[1]
.sym 81261 $abc$29714$new_n2190_
.sym 81270 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[1]_new_
.sym 81271 $abc$29714$new_n2174_
.sym 81272 $abc$29714$new_n2214_
.sym 81276 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81277 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 81279 TC[3]
.sym 81289 UI_inst.datS[6]
.sym 81290 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81291 UI_inst.datBTL[6]
.sym 81294 UI_inst.disppos[3]
.sym 81295 UI_inst.disppos[0]
.sym 81296 UI_inst.disppos[2]
.sym 81297 UI_inst.disppos[4]
.sym 81301 $abc$29714$techmap$techmap\UI_inst.$procmux$2466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7139_Y[6]_new_inv_
.sym 81302 $abc$29714$new_n2233_
.sym 81303 $abc$29714$auto$wreduce.cc:455:run$3053[1]_new_inv_
.sym 81304 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7401_new_inv_
.sym 81305 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 81306 $abc$29714$new_n2242_
.sym 81307 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 81308 UI_inst.datS[5]
.sym 81321 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 81323 UI_inst.datS[4]
.sym 81329 $abc$29714$new_n2272_
.sym 81332 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81333 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 81335 UI_inst.dat[5]
.sym 81336 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[6]_new_
.sym 81343 UI_inst.disppos[4]
.sym 81344 $abc$29714$new_n2204_
.sym 81345 UI_inst.disppos[2]
.sym 81346 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 81348 UI_inst.disppos[0]
.sym 81349 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81350 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 81351 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 81352 $abc$29714$new_n2190_
.sym 81354 $abc$29714$new_n2181_
.sym 81355 UI_inst.disppos[1]
.sym 81356 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81357 $abc$29714$new_n2201_
.sym 81358 $abc$29714$new_n2237_
.sym 81359 TC[0]
.sym 81362 TC[1]
.sym 81363 $abc$29714$new_n2174_
.sym 81364 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 81366 UI_inst.datBTL[5]
.sym 81367 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81370 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81372 $abc$29714$new_n2194_
.sym 81373 UI_inst.datS[5]
.sym 81375 UI_inst.disppos[1]
.sym 81376 UI_inst.disppos[4]
.sym 81377 UI_inst.disppos[0]
.sym 81378 UI_inst.disppos[2]
.sym 81382 UI_inst.datS[5]
.sym 81383 UI_inst.datBTL[5]
.sym 81384 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81387 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 81388 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81389 $abc$29714$new_n2201_
.sym 81390 $abc$29714$new_n2194_
.sym 81393 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81394 TC[1]
.sym 81395 $abc$29714$new_n2174_
.sym 81396 $abc$29714$new_n2237_
.sym 81399 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 81401 UI_inst.disppos[1]
.sym 81405 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81406 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 81407 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 81411 UI_inst.disppos[0]
.sym 81412 $abc$29714$new_n2181_
.sym 81413 UI_inst.disppos[1]
.sym 81414 $abc$29714$new_n2190_
.sym 81417 TC[0]
.sym 81418 $abc$29714$new_n2204_
.sym 81419 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81420 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 81424 $abc$29714$new_n2272_
.sym 81425 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 81426 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13885_new_inv_
.sym 81427 $abc$29714$new_n2276_
.sym 81428 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 81429 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7275_new_inv_
.sym 81430 $abc$29714$new_n2194_
.sym 81431 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[2]_new_
.sym 81437 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 81438 $abc$29714$new_n2204_
.sym 81439 UI_inst.disppos[3]
.sym 81440 UI_inst.disppos[0]
.sym 81441 UI_inst.disppos[2]
.sym 81443 UI_inst.disppos[1]
.sym 81445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81447 UI_inst.disppos[4]
.sym 81448 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81449 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 81450 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 81451 UI_inst.update
.sym 81454 UI_inst.weBTL
.sym 81456 UI_inst.BP[1]
.sym 81466 $PACKER_VCC_NET
.sym 81467 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 81470 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 81472 UI_inst.addrBTL[0]
.sym 81473 $abc$29714$new_n2181_
.sym 81474 $abc$29714$new_n2190_
.sym 81475 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81476 UI_inst.disppos[0]
.sym 81478 TC[2]
.sym 81479 $abc$29714$new_n2174_
.sym 81481 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 81482 UI_inst.diplay_number.pos[0]
.sym 81485 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81489 UI_inst.disppos[1]
.sym 81490 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 81491 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13885_new_inv_
.sym 81492 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81493 UI_inst.addrS[0]
.sym 81500 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 81501 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 81504 $abc$29714$new_n2181_
.sym 81505 UI_inst.disppos[0]
.sym 81506 UI_inst.disppos[1]
.sym 81507 $abc$29714$new_n2190_
.sym 81511 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81512 TC[2]
.sym 81513 $abc$29714$new_n2174_
.sym 81517 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 81518 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13885_new_inv_
.sym 81519 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81522 UI_inst.disppos[0]
.sym 81523 $PACKER_VCC_NET
.sym 81529 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 81531 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 81535 UI_inst.addrS[0]
.sym 81536 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81537 UI_inst.addrBTL[0]
.sym 81540 $PACKER_VCC_NET
.sym 81542 UI_inst.diplay_number.pos[0]
.sym 81547 UI_inst.state[2]
.sym 81548 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7600_Y[0]_new_
.sym 81549 UI_inst.state[1]
.sym 81550 $abc$29714$new_n2340_
.sym 81551 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 81552 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 81553 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81554 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 81560 $abc$29714$new_n2190_
.sym 81561 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 81564 UI_inst.disppos[0]
.sym 81566 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 81567 $abc$29714$new_n2174_
.sym 81569 $abc$29714$new_n2181_
.sym 81570 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 81571 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81573 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 81576 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 81578 UI_inst.disppos[1]
.sym 81595 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 81603 UI_inst.BP[0]
.sym 81616 UI_inst.BP[1]
.sym 81645 UI_inst.BP[0]
.sym 81646 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 81648 UI_inst.BP[1]
.sym 81670 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 81671 UI_inst.we
.sym 81672 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 81673 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 81675 UI_inst.repaintS
.sym 81676 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81677 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 81693 UI_inst.state[1]
.sym 81699 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81701 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 81721 UI_inst.update
.sym 81732 UI_inst.repaintS
.sym 81733 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81768 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81769 UI_inst.repaintS
.sym 81771 UI_inst.update
.sym 81806 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 81814 UI_inst.we
.sym 81817 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 81818 UI_inst.LCD.tx_done
.sym 81820 UI_inst.dat[5]
.sym 81823 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 81827 UI_inst.LCD.tx_state[0]
.sym 81916 $abc$29714$new_n2132_
.sym 81917 $abc$29714$new_n2131_
.sym 81918 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 81919 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 81920 $abc$29714$new_n2146_
.sym 81922 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 81923 $abc$29714$new_n2538_
.sym 81944 UI_inst.LCD.tx_done
.sym 81947 UI_inst.LCD.tx_delay_value[0]
.sym 81948 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 81959 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 81968 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 81971 UI_inst.LCD.tx_done
.sym 81975 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 81976 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 81979 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 81987 UI_inst.LCD.tx_state[0]
.sym 82008 UI_inst.LCD.tx_state[0]
.sym 82009 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82014 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82015 UI_inst.LCD.tx_state[0]
.sym 82017 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82026 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82027 UI_inst.LCD.tx_done
.sym 82028 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 82029 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82032 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82034 UI_inst.LCD.tx_state[0]
.sym 82035 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82036 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 82037 CLK36_$glb_clk
.sym 82039 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[0]
.sym 82040 $abc$29714$new_n2519_
.sym 82041 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82042 UI_inst.LCD.delay_counter.counter[0]
.sym 82043 $abc$29714$new_n2787_
.sym 82044 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 82045 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 82046 $abc$29714$new_n2789_
.sym 82056 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27723
.sym 82067 $abc$29714$new_n2141_
.sym 82082 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 82083 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82086 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82091 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 82094 UI_inst.LCD.tx_done
.sym 82096 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 82101 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 82102 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 82104 UI_inst.LCD.tx_state[0]
.sym 82106 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82109 $abc$29714$new_n2134_
.sym 82113 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82114 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82116 UI_inst.LCD.tx_state[0]
.sym 82126 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 82131 UI_inst.LCD.tx_done
.sym 82132 $abc$29714$new_n2134_
.sym 82134 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 82143 UI_inst.LCD.tx_done
.sym 82144 $abc$29714$new_n2134_
.sym 82146 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 82150 UI_inst.LCD.tx_state[0]
.sym 82151 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 82152 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 82156 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 82157 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82158 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 82159 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 82160 CLK36_$glb_clk
.sym 82162 $abc$29714$new_n2141_
.sym 82163 UI_inst.LCD.delay_counter.counter[3]
.sym 82164 UI_inst.LCD.delay_counter.counter[5]
.sym 82165 UI_inst.LCD.delay_counter.counter[6]
.sym 82166 $abc$29714$new_n2798_
.sym 82167 UI_inst.LCD.delay_counter.counter[7]
.sym 82168 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[1]_new_inv_
.sym 82169 $abc$29714$new_n2138_
.sym 82175 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 82177 UI_inst.LCD.delay_counter.counter[0]
.sym 82183 $abc$29714$new_n2519_
.sym 82185 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82187 UI_inst.LCD.delay_counter.counter[13]
.sym 82193 $abc$29714$new_n2138_
.sym 82197 UI_inst.LCD.tx_delay_load
.sym 82203 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 82205 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82207 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 82211 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 82217 $abc$29714$new_n2851_
.sym 82219 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 82223 $abc$29714$new_n2850_
.sym 82224 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 82225 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 82226 $abc$29714$new_n2138_
.sym 82227 $abc$29714$new_n2141_
.sym 82231 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 82234 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 82236 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 82239 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 82242 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 82248 $abc$29714$new_n2850_
.sym 82249 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 82251 $abc$29714$new_n2851_
.sym 82254 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 82255 $abc$29714$new_n2850_
.sym 82260 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82263 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 82267 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 82269 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82272 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 82274 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 82278 $abc$29714$new_n2138_
.sym 82279 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 82280 $abc$29714$new_n2141_
.sym 82281 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 82283 CLK36_$glb_clk
.sym 82284 rst_$glb_sr
.sym 82287 UI_inst.LCD.main_delay_value[8]
.sym 82289 UI_inst.LCD.main_delay_value[12]
.sym 82290 UI_inst.LCD.main_delay_value[10]
.sym 82291 $abc$29714$new_n2143_
.sym 82297 UI_inst.LCD.main_delay_value[4]
.sym 82298 UI_inst.LCD.delay_counter.counter[4]
.sym 82301 UI_inst.LCD.main_delay_value[6]
.sym 82302 UI_inst.LCD.delay_counter.counter[2]
.sym 82303 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 82305 UI_inst.LCD.main_delay_value[9]
.sym 82307 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 82319 $abc$29714$new_n2138_
.sym 82332 $abc$29714$new_n2851_
.sym 82345 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 82350 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 82365 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 82368 $abc$29714$new_n2851_
.sym 82374 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 82396 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 82402 $abc$29714$new_n2851_
.sym 82403 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 82406 CLK36_$glb_clk
.sym 82407 rst_$glb_sr
.sym 82409 UI_inst.LCD.delay_counter.counter[14]
.sym 82410 UI_inst.LCD.delay_counter.counter[16]
.sym 82411 UI_inst.LCD.delay_counter.counter[19]
.sym 82413 $abc$29714$new_n2816_
.sym 82414 $abc$29714$new_n2813_
.sym 82415 $abc$29714$new_n2821_
.sym 82427 UI_inst.LCD.delay_counter.counter[11]
.sym 82434 UI_inst.LCD.tx_delay_value[0]
.sym 82535 UI_inst.LCD.tx_delay_value[19]
.sym 82536 UI_inst.LCD.tx_delay_value[16]
.sym 82537 UI_inst.LCD.tx_delay_value[14]
.sym 82538 UI_inst.LCD.tx_delay_value[0]
.sym 82670 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 82732 $PACKER_GND_NET
.sym 82752 $PACKER_GND_NET
.sym 82755 $abc$29714$new_n3318_
.sym 82756 $abc$29714$new_n3286_
.sym 82757 $abc$29714$new_n3290_
.sym 82758 $abc$29714$new_n3302_
.sym 82761 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 82789 addr[12]
.sym 82882 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 82884 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 82885 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:68$452_Y
.sym 82893 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27812
.sym 82894 wdata[9]
.sym 82895 wdata[3]
.sym 82896 SRAM.rdata_3[1]
.sym 82897 SRAM.rdata_2[8]
.sym 82898 wdata[10]
.sym 82899 SRAM.rdata_3[0]
.sym 82900 wdata[11]
.sym 82901 SRAM.rdata_2[11]
.sym 82902 wdata[1]
.sym 82903 wdata[3]
.sym 82904 wen
.sym 82905 SRAM.rdata_2[10]
.sym 82907 SRAM.rdata_2[0]
.sym 82911 SRAM.rdata_2[1]
.sym 82917 addr[6]
.sym 82923 addr_w[14]
.sym 82928 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 82931 F2SRAM.SPI_READER.io_mosi
.sym 82934 SRAM.rdata_2[4]
.sym 82936 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 82937 SRAM.rdata_2[13]
.sym 82938 $PACKER_VCC_NET
.sym 82943 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 82944 L0
.sym 82947 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25961
.sym 83043 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 83045 F2SRAM.SPI_READER.cnt_len[0]
.sym 83051 UI_inst.diplay_number.pos[2]
.sym 83053 SRAM.rdata_2[15]
.sym 83054 addr_r[14]
.sym 83055 addr[1]
.sym 83056 SRAM.rdata_3[3]
.sym 83059 SRAM.rdata_2[14]
.sym 83060 wdata[13]
.sym 83075 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26003
.sym 83083 F2SRAM.spi_go
.sym 83092 F2SRAM.SPI_READER.fsm_state[0]
.sym 83094 F2SRAM.SPI_READER.fsm_state[1]
.sym 83095 F2SRAM.SPI_READER.shift_reg[31]
.sym 83103 F2SRAM.SPI_READER.shift_reg[30]
.sym 83111 F2SRAM.nrst
.sym 83133 F2SRAM.SPI_READER.fsm_state[0]
.sym 83134 F2SRAM.nrst
.sym 83135 F2SRAM.SPI_READER.fsm_state[1]
.sym 83136 F2SRAM.SPI_READER.shift_reg[31]
.sym 83145 F2SRAM.spi_go
.sym 83147 F2SRAM.SPI_READER.shift_reg[30]
.sym 83157 F2SRAM.SPI_READER.fsm_state[0]
.sym 83158 F2SRAM.nrst
.sym 83159 F2SRAM.SPI_READER.fsm_state[1]
.sym 83162 CLK36_$glb_clk
.sym 83163 rst_$glb_sr
.sym 83166 $abc$29714$auto$wreduce.cc:455:run$3027[2]
.sym 83170 F2SRAM.SPI_READER.cnt_bit_last
.sym 83180 addr[4]
.sym 83181 addr[0]
.sym 83184 addr[9]
.sym 83185 addr[8]
.sym 83207 F2SRAM.SPI_READER.fsm_state[0]
.sym 83210 F2SRAM.spi_go
.sym 83211 F2SRAM.SPI_READER.cnt_len[17]
.sym 83215 F2SRAM.SPI_READER.fsm_state[0]
.sym 83216 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83217 F2SRAM.SPI_READER.fsm_state[1]
.sym 83218 F2SRAM.nrst
.sym 83223 $abc$29714$auto$wreduce.cc:455:run$3027[2]
.sym 83228 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83232 $abc$29714$new_n2845_
.sym 83235 F2SRAM.SPI_READER.cnt_bit_last
.sym 83236 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 83238 F2SRAM.SPI_READER.fsm_state[0]
.sym 83239 F2SRAM.spi_go
.sym 83241 F2SRAM.SPI_READER.fsm_state[1]
.sym 83250 $abc$29714$new_n2845_
.sym 83251 F2SRAM.SPI_READER.fsm_state[1]
.sym 83252 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 83256 F2SRAM.SPI_READER.cnt_bit_last
.sym 83257 F2SRAM.SPI_READER.fsm_state[0]
.sym 83258 F2SRAM.SPI_READER.fsm_state[1]
.sym 83259 F2SRAM.SPI_READER.cnt_len[17]
.sym 83262 $abc$29714$new_n2845_
.sym 83263 F2SRAM.SPI_READER.fsm_state[0]
.sym 83264 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 83265 F2SRAM.SPI_READER.fsm_state[1]
.sym 83268 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83271 F2SRAM.nrst
.sym 83276 $abc$29714$auto$wreduce.cc:455:run$3027[2]
.sym 83277 F2SRAM.spi_go
.sym 83280 F2SRAM.SPI_READER.fsm_state[1]
.sym 83281 F2SRAM.nrst
.sym 83282 F2SRAM.spi_go
.sym 83283 F2SRAM.SPI_READER.fsm_state[0]
.sym 83284 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83285 CLK36_$glb_clk
.sym 83286 rst_$glb_sr
.sym 83288 F2SRAM.SPI_READER.cnt_bit[1]
.sym 83297 UI_inst.diplay_number.pos[1]
.sym 83300 F2SRAM.SPI_READER.cnt_bit_last
.sym 83301 addr[12]
.sym 83316 $abc$29714$new_n2636_
.sym 83342 F2SRAM.spi_go
.sym 83343 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83350 $PACKER_VCC_NET
.sym 83354 $abc$29714$auto$wreduce.cc:455:run$3027[0]
.sym 83355 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83357 F2SRAM.nrst
.sym 83358 F2SRAM.SPI_READER.cnt_bit[0]
.sym 83373 $PACKER_VCC_NET
.sym 83374 F2SRAM.SPI_READER.cnt_bit[0]
.sym 83391 F2SRAM.SPI_READER.cnt_bit[0]
.sym 83392 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83393 F2SRAM.spi_go
.sym 83394 F2SRAM.nrst
.sym 83398 $abc$29714$auto$wreduce.cc:455:run$3027[0]
.sym 83400 F2SRAM.spi_go
.sym 83407 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 83408 CLK36_$glb_clk
.sym 83409 rst_$glb_sr
.sym 83424 F2SRAM.SPI_READER.cnt_len[17]
.sym 83425 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 83436 $PACKER_VCC_NET
.sym 83454 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 83455 $abc$29714$new_n2637_
.sym 83460 UI_inst.diplay_number.pos[0]
.sym 83462 UI_inst.diplay_number.pos[1]
.sym 83463 UI_inst.diplay_number.pos[0]
.sym 83468 $abc$29714$new_n2638_
.sym 83469 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83472 UI_inst.diplay_number.pos[3]
.sym 83474 UI_inst.diplay_number.pos[2]
.sym 83480 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 83485 $abc$29714$new_n2638_
.sym 83486 $abc$29714$new_n2637_
.sym 83487 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 83490 UI_inst.diplay_number.pos[2]
.sym 83491 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 83492 UI_inst.diplay_number.pos[3]
.sym 83496 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83497 UI_inst.diplay_number.pos[0]
.sym 83498 $abc$29714$new_n2637_
.sym 83499 $abc$29714$new_n2638_
.sym 83508 UI_inst.diplay_number.pos[1]
.sym 83509 UI_inst.diplay_number.pos[2]
.sym 83510 UI_inst.diplay_number.pos[0]
.sym 83511 UI_inst.diplay_number.pos[3]
.sym 83520 UI_inst.diplay_number.pos[1]
.sym 83523 UI_inst.diplay_number.pos[0]
.sym 83540 $PACKER_VCC_NET
.sym 83548 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 83550 UI_inst.diplay_number.pos[1]
.sym 83551 UI_inst.diplay_number.pos[0]
.sym 83556 UI_inst.diplay_number.pos[0]
.sym 83561 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83564 $PACKER_VCC_NET
.sym 83576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83577 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 83580 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 83582 $abc$29714$new_n2641_
.sym 83583 $abc$29714$new_n2627_
.sym 83585 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 83587 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83588 $abc$29714$new_n2620_
.sym 83589 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 83590 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 83591 $abc$29714$new_n2627_
.sym 83592 UI_inst.diplay_number.summand[8]
.sym 83595 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83598 UI_inst.diplay_number.pos[3]
.sym 83599 $abc$29714$new_n2611_
.sym 83600 UI_inst.diplay_number.pos[2]
.sym 83604 $abc$29714$new_n2640_
.sym 83607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 83608 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83609 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 83610 $abc$29714$new_n2627_
.sym 83613 UI_inst.diplay_number.pos[3]
.sym 83616 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83619 UI_inst.diplay_number.summand[8]
.sym 83620 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83622 $abc$29714$new_n2640_
.sym 83625 UI_inst.diplay_number.pos[2]
.sym 83627 UI_inst.diplay_number.pos[3]
.sym 83631 $abc$29714$new_n2611_
.sym 83634 $abc$29714$new_n2620_
.sym 83637 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 83638 $abc$29714$new_n2627_
.sym 83639 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83643 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83644 $abc$29714$new_n2641_
.sym 83646 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83650 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83652 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 83653 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 83654 CLK36_$glb_clk
.sym 83673 $PACKER_VCC_NET
.sym 83683 UI_inst.diplay_number.pos[1]
.sym 83690 $PACKER_VCC_NET
.sym 83699 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83705 UI_inst.diplay_number.pos[3]
.sym 83710 UI_inst.diplay_number.pos[2]
.sym 83712 UI_inst.diplay_number.pos[1]
.sym 83713 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 83716 $abc$29714$new_n2621_
.sym 83717 UI_inst.diplay_number.pos[0]
.sym 83719 $abc$29714$new_n2620_
.sym 83720 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 83721 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83730 UI_inst.diplay_number.pos[2]
.sym 83731 UI_inst.diplay_number.pos[3]
.sym 83732 UI_inst.diplay_number.pos[1]
.sym 83737 $abc$29714$new_n2620_
.sym 83738 $abc$29714$new_n2621_
.sym 83739 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 83743 UI_inst.diplay_number.pos[3]
.sym 83744 UI_inst.diplay_number.pos[2]
.sym 83748 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83749 UI_inst.diplay_number.pos[0]
.sym 83751 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83761 UI_inst.diplay_number.pos[1]
.sym 83763 UI_inst.diplay_number.pos[0]
.sym 83767 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 83769 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83772 UI_inst.diplay_number.pos[3]
.sym 83775 UI_inst.diplay_number.pos[2]
.sym 83791 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 83792 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 83793 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83820 UI_inst.diplay_number.pos[3]
.sym 83822 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83825 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83826 $abc$29714$new_n2620_
.sym 83827 UI_inst.diplay_number.pos[1]
.sym 83829 $abc$29714$new_n2664_
.sym 83830 UI_inst.diplay_number.pos[0]
.sym 83831 $abc$29714$new_n4071_
.sym 83833 UI_inst.diplay_number.pos[2]
.sym 83834 $abc$29714$new_n2663_
.sym 83836 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83837 $abc$29714$new_n2611_
.sym 83838 $abc$29714$new_n4070_
.sym 83843 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83853 UI_inst.diplay_number.pos[2]
.sym 83854 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83855 UI_inst.diplay_number.pos[3]
.sym 83856 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83859 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 83861 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83862 UI_inst.diplay_number.pos[2]
.sym 83865 UI_inst.diplay_number.pos[2]
.sym 83866 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83867 UI_inst.diplay_number.pos[3]
.sym 83868 UI_inst.diplay_number.pos[1]
.sym 83871 UI_inst.diplay_number.pos[0]
.sym 83872 $abc$29714$new_n2620_
.sym 83873 UI_inst.diplay_number.pos[1]
.sym 83874 $abc$29714$new_n4070_
.sym 83878 UI_inst.diplay_number.pos[0]
.sym 83880 UI_inst.diplay_number.pos[1]
.sym 83883 $abc$29714$new_n2663_
.sym 83884 $abc$29714$new_n2664_
.sym 83889 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 83890 UI_inst.diplay_number.pos[0]
.sym 83891 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83892 UI_inst.diplay_number.pos[1]
.sym 83895 $abc$29714$new_n2611_
.sym 83897 $abc$29714$new_n2663_
.sym 83898 $abc$29714$new_n4071_
.sym 83899 UI_inst.diplay_number.updating_$glb_ce
.sym 83900 CLK36_$glb_clk
.sym 83914 UI_inst.diplay_number.pos[3]
.sym 83933 UI_inst.diplay_number.pos[2]
.sym 83951 UI_inst.diplay_number.pos[3]
.sym 83953 UI_inst.diplay_number.pos[0]
.sym 83956 UI_inst.diplay_number.pos[2]
.sym 83958 UI_inst.diplay_number.pos[1]
.sym 83961 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83967 $abc$29714$new_n4073_
.sym 83976 UI_inst.diplay_number.pos[2]
.sym 83977 UI_inst.diplay_number.pos[0]
.sym 83978 UI_inst.diplay_number.pos[1]
.sym 83979 UI_inst.diplay_number.pos[3]
.sym 83988 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 83989 UI_inst.diplay_number.pos[0]
.sym 83991 $abc$29714$new_n4073_
.sym 84022 UI_inst.diplay_number.updating_$glb_ce
.sym 84023 CLK36_$glb_clk
.sym 84057 $PACKER_VCC_NET
.sym 84150 $abc$29714$auto$wreduce.cc:455:run$3061[2]
.sym 84151 $abc$29714$auto$wreduce.cc:455:run$3061[3]
.sym 84159 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 84175 UI_inst.diplay_number.pos[1]
.sym 84178 $PACKER_VCC_NET
.sym 84190 $abc$29714$auto$wreduce.cc:455:run$3061[0]
.sym 84192 UI_inst.diplay_number.pos[1]
.sym 84193 UI_inst.diplay_number.pos[0]
.sym 84195 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27780[1]_new_inv_
.sym 84200 UI_inst.diplay_number.dec[1]
.sym 84201 UI_inst.diplay_number.dec[0]
.sym 84202 UI_inst.diplay_number.pos[3]
.sym 84203 UI_inst.diplay_number.pos[2]
.sym 84207 $abc$29714$auto$wreduce.cc:455:run$3061[2]
.sym 84208 $abc$29714$auto$wreduce.cc:455:run$3061[3]
.sym 84212 UI_inst.diplay_number.updating
.sym 84215 $abc$29714$new_n2561_
.sym 84216 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27812
.sym 84217 $PACKER_VCC_NET
.sym 84224 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27780[1]_new_inv_
.sym 84225 UI_inst.diplay_number.updating
.sym 84228 $PACKER_VCC_NET
.sym 84230 UI_inst.diplay_number.dec[0]
.sym 84236 $abc$29714$auto$wreduce.cc:455:run$3061[2]
.sym 84237 $abc$29714$new_n2561_
.sym 84240 $abc$29714$new_n2561_
.sym 84241 UI_inst.diplay_number.dec[1]
.sym 84242 UI_inst.diplay_number.dec[0]
.sym 84247 $abc$29714$auto$wreduce.cc:455:run$3061[0]
.sym 84249 $abc$29714$new_n2561_
.sym 84258 UI_inst.diplay_number.pos[3]
.sym 84259 UI_inst.diplay_number.pos[1]
.sym 84260 UI_inst.diplay_number.pos[0]
.sym 84261 UI_inst.diplay_number.pos[2]
.sym 84264 $abc$29714$new_n2561_
.sym 84266 $abc$29714$auto$wreduce.cc:455:run$3061[3]
.sym 84268 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27812
.sym 84269 CLK36_$glb_clk
.sym 84273 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 84274 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 84277 adc_host_hi.count[0]
.sym 84283 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 84296 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 84298 UI_inst.diplay_number.dec[1]
.sym 84299 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 84300 adc_host_hi.count[0]
.sym 84312 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 84313 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 84314 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 84315 $abc$29714$new_n2560_
.sym 84316 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2942_new_
.sym 84317 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84318 UI_inst.diplay_number.pos[3]
.sym 84319 UI_inst.diplay_number.dec[3]
.sym 84321 UI_inst.diplay_number.pos[0]
.sym 84322 UI_inst.diplay_number.dec[2]
.sym 84323 UI_inst.diplay_number.dec[1]
.sym 84324 UI_inst.diplay_number.dec[0]
.sym 84330 $abc$29714$new_n2569_
.sym 84334 UI_inst.diplay_number.leadz
.sym 84335 UI_inst.diplay_number.pos[1]
.sym 84336 UI_inst.diplay_number.updating
.sym 84337 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9906[0]_new_inv_
.sym 84338 UI_inst.diplay_number.pos[2]
.sym 84342 UI_inst.diplay_number.pos[4]
.sym 84343 $abc$29714$new_n2568_
.sym 84345 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 84346 UI_inst.diplay_number.pos[4]
.sym 84347 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2942_new_
.sym 84348 UI_inst.diplay_number.updating
.sym 84353 UI_inst.diplay_number.dec[0]
.sym 84354 UI_inst.diplay_number.dec[1]
.sym 84358 UI_inst.diplay_number.dec[2]
.sym 84359 UI_inst.diplay_number.leadz
.sym 84360 UI_inst.diplay_number.dec[3]
.sym 84371 UI_inst.diplay_number.pos[0]
.sym 84372 $abc$29714$new_n2560_
.sym 84375 UI_inst.diplay_number.pos[2]
.sym 84376 UI_inst.diplay_number.pos[0]
.sym 84377 UI_inst.diplay_number.pos[1]
.sym 84378 UI_inst.diplay_number.pos[3]
.sym 84381 $abc$29714$new_n2568_
.sym 84383 UI_inst.diplay_number.leadz
.sym 84384 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84387 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84388 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9906[0]_new_inv_
.sym 84389 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 84390 $abc$29714$new_n2569_
.sym 84391 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 84392 CLK36_$glb_clk
.sym 84396 adc_host_hi.count[2]
.sym 84397 adc_host_hi.count[3]
.sym 84398 adc_host_hi.count[4]
.sym 84399 adc_host_hi.count[5]
.sym 84400 adc_host_hi.count[6]
.sym 84401 adc_host_hi.count[7]
.sym 84408 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27768
.sym 84409 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 84422 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 84423 UI_inst.ismagphase
.sym 84426 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22236
.sym 84435 UI_inst.diplay_number.dec[0]
.sym 84437 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22236
.sym 84440 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84441 UI_inst.diplay_number.pos[3]
.sym 84448 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84449 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 84450 $abc$29714$new_n2568_
.sym 84452 UI_inst.diplay_number.pos[2]
.sym 84456 UI_inst.diplay_number.pos[1]
.sym 84458 UI_inst.diplay_number.dec[1]
.sym 84463 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84464 UI_inst.diplay_number.updating
.sym 84466 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 84468 UI_inst.diplay_number.updating
.sym 84470 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 84471 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84474 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84476 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84480 UI_inst.diplay_number.pos[3]
.sym 84481 UI_inst.diplay_number.pos[2]
.sym 84482 $abc$29714$new_n2568_
.sym 84483 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 84486 UI_inst.diplay_number.pos[2]
.sym 84487 UI_inst.diplay_number.pos[3]
.sym 84488 UI_inst.diplay_number.pos[1]
.sym 84498 UI_inst.diplay_number.dec[1]
.sym 84499 UI_inst.diplay_number.dec[0]
.sym 84500 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84501 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84505 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 84506 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 84507 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 84510 UI_inst.diplay_number.pos[2]
.sym 84511 UI_inst.diplay_number.pos[3]
.sym 84512 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 84514 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22236
.sym 84515 CLK36_$glb_clk
.sym 84517 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 84518 $abc$29714$new_n2148_
.sym 84519 $abc$29714$new_n2685_
.sym 84520 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 84521 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3518[0]_new_inv_
.sym 84522 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22354
.sym 84523 $abc$29714$new_n2684_
.sym 84524 adc_host_hi.count[1]
.sym 84543 $abc$29714$new_n2181_
.sym 84546 $PACKER_GND_NET
.sym 84547 UI_inst.datBTL[1]
.sym 84548 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25763
.sym 84549 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 84550 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 84551 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 84559 $abc$29714$new_n2561_
.sym 84561 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 84563 $abc$29714$new_n2576_
.sym 84566 UI_inst.diplay_number.pos[0]
.sym 84567 $abc$29714$new_n2575_
.sym 84569 $abc$29714$new_n2560_
.sym 84571 UI_inst.datBTL[7]
.sym 84581 UI_inst.datBTL[1]
.sym 84583 UI_inst.ismagphase
.sym 84597 UI_inst.diplay_number.pos[0]
.sym 84598 UI_inst.ismagphase
.sym 84599 $abc$29714$new_n2576_
.sym 84600 $abc$29714$new_n2560_
.sym 84621 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 84622 UI_inst.datBTL[7]
.sym 84623 $abc$29714$new_n2561_
.sym 84633 $abc$29714$new_n2561_
.sym 84635 UI_inst.datBTL[1]
.sym 84636 $abc$29714$new_n2575_
.sym 84637 UI_inst.diplay_number.updating_$glb_ce
.sym 84638 CLK36_$glb_clk
.sym 84642 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[2]
.sym 84643 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[0]
.sym 84644 reffreq[2]
.sym 84645 reffreq[1]
.sym 84646 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[0]
.sym 84647 reffreq[0]
.sym 84655 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22363
.sym 84670 $PACKER_VCC_NET
.sym 84683 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 84684 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 84686 UI_inst.datBTL[7]
.sym 84687 $abc$29714$new_n2229_
.sym 84688 UI_inst.datS[7]
.sym 84690 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 84692 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84695 $abc$29714$new_n2230_
.sym 84700 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84701 reffreq[2]
.sym 84702 $abc$29714$techmap\UI_inst.$procmux$2509_Y[1]_new_
.sym 84704 reffreq[0]
.sym 84706 $PACKER_GND_NET
.sym 84708 $abc$29714$new_n2226_
.sym 84710 reffreq[1]
.sym 84711 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 84714 $abc$29714$new_n2226_
.sym 84715 $abc$29714$new_n2230_
.sym 84716 $abc$29714$new_n2229_
.sym 84717 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84720 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84722 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 84726 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 84727 UI_inst.datS[7]
.sym 84729 UI_inst.datBTL[7]
.sym 84732 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 84733 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 84734 $abc$29714$techmap\UI_inst.$procmux$2509_Y[1]_new_
.sym 84745 reffreq[2]
.sym 84746 reffreq[0]
.sym 84747 reffreq[1]
.sym 84759 $PACKER_GND_NET
.sym 84760 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84761 CLK36_$glb_clk
.sym 84763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13388[0]_new_inv_
.sym 84764 $abc$29714$new_n4008_
.sym 84765 $abc$29714$new_n2288_
.sym 84766 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[4]_new_inv_
.sym 84767 $abc$29714$new_n2178_
.sym 84768 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 84769 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13159[4]_new_inv_
.sym 84770 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 84778 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84783 $abc$29714$new_n2229_
.sym 84786 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 84789 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84790 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84793 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 84796 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84804 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 84808 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2908_new_inv_
.sym 84809 reffreq[1]
.sym 84810 $abc$29714$new_n2171_
.sym 84811 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 84812 $abc$29714$new_n2225_
.sym 84813 $abc$29714$new_n2258_
.sym 84815 $abc$29714$new_n2181_
.sym 84817 $abc$29714$new_n2245_
.sym 84818 $abc$29714$new_n2171_
.sym 84819 UI_inst.datBTL[1]
.sym 84820 UI_inst.disppos[1]
.sym 84821 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 84824 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 84825 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 84826 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84827 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 84828 UI_inst.datS[1]
.sym 84829 $abc$29714$new_n2197_
.sym 84830 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 84831 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84832 $abc$29714$new_n2178_
.sym 84833 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 84834 UI_inst.disppos[0]
.sym 84835 $abc$29714$new_n2233_
.sym 84837 $abc$29714$new_n2245_
.sym 84839 $abc$29714$new_n2233_
.sym 84840 $abc$29714$new_n2225_
.sym 84843 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 84844 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 84845 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 84846 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2908_new_inv_
.sym 84849 $abc$29714$new_n2197_
.sym 84850 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 84855 $abc$29714$new_n2178_
.sym 84856 $abc$29714$new_n2171_
.sym 84858 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84861 $abc$29714$new_n2181_
.sym 84862 UI_inst.disppos[0]
.sym 84863 UI_inst.disppos[1]
.sym 84864 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 84867 UI_inst.datS[1]
.sym 84868 UI_inst.datBTL[1]
.sym 84870 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 84873 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 84874 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 84879 reffreq[1]
.sym 84880 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 84881 $abc$29714$new_n2171_
.sym 84882 $abc$29714$new_n2258_
.sym 84883 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84884 CLK36_$glb_clk
.sym 84886 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 84887 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[0]_new_inv_
.sym 84888 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[4]_new_
.sym 84889 $abc$29714$new_n2312_
.sym 84890 UI_inst.datS[3]
.sym 84891 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12569[1]_new_inv_
.sym 84892 $abc$29714$new_n2285_
.sym 84893 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[3]_new_
.sym 84905 $abc$29714$new_n2174_
.sym 84906 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 84908 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 84913 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 84914 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 84915 $abc$29714$new_n2197_
.sym 84916 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 84918 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 84921 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84927 $abc$29714$techmap\UI_inst.$procmux$2470_Y[1]_new_
.sym 84928 refampl[1]
.sym 84929 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 84930 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[0]_new_
.sym 84931 $abc$29714$new_n2214_
.sym 84932 $abc$29714$new_n2183_
.sym 84933 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 84934 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 84935 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[2]_new_
.sym 84936 $abc$29714$auto$wreduce.cc:455:run$3046[1]_new_inv_
.sym 84937 $abc$29714$new_n2209_
.sym 84938 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 84939 $abc$29714$new_n2260_
.sym 84940 $abc$29714$new_n2272_
.sym 84942 $abc$29714$new_n2257_
.sym 84943 $abc$29714$new_n2253_
.sym 84945 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 84946 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 84947 $abc$29714$new_n2254_
.sym 84948 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[0]_new_
.sym 84949 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84951 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84953 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 84954 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[0]_new_
.sym 84955 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 84956 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12569[1]_new_inv_
.sym 84958 $abc$29714$new_n2187_
.sym 84960 $abc$29714$techmap\UI_inst.$procmux$2470_Y[1]_new_
.sym 84961 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84962 $abc$29714$new_n2254_
.sym 84963 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 84966 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[0]_new_
.sym 84967 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12569[1]_new_inv_
.sym 84968 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[0]_new_
.sym 84969 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[0]_new_
.sym 84972 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 84973 refampl[1]
.sym 84974 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 84975 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 84978 $abc$29714$new_n2209_
.sym 84979 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 84980 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 84981 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 84984 $abc$29714$new_n2214_
.sym 84985 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 84986 $abc$29714$new_n2187_
.sym 84987 $abc$29714$new_n2183_
.sym 84991 $abc$29714$auto$wreduce.cc:455:run$3046[1]_new_inv_
.sym 84992 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 84993 $abc$29714$new_n2253_
.sym 84996 $abc$29714$new_n2187_
.sym 84998 $abc$29714$new_n2214_
.sym 85002 $abc$29714$new_n2260_
.sym 85003 $abc$29714$new_n2257_
.sym 85004 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[2]_new_
.sym 85005 $abc$29714$new_n2272_
.sym 85006 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85007 CLK36_$glb_clk
.sym 85009 UI_inst.datS[4]
.sym 85010 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[6]_new_inv_
.sym 85011 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 85012 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 85013 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 85014 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 85015 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[3]_new_
.sym 85016 $abc$29714$new_n2308_
.sym 85022 $abc$29714$auto$wreduce.cc:455:run$3046[1]_new_inv_
.sym 85028 $abc$29714$new_n2272_
.sym 85031 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[2]_new_
.sym 85033 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85034 $abc$29714$new_n2181_
.sym 85035 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85041 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 85044 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85050 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85051 $abc$29714$new_n2284_
.sym 85052 $abc$29714$new_n2204_
.sym 85053 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 85054 $abc$29714$new_n2283_
.sym 85055 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13806[1]_new_inv_
.sym 85056 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85058 $abc$29714$techmap$techmap\UI_inst.$procmux$2466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7139_Y[6]_new_inv_
.sym 85059 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 85060 $abc$29714$new_n2261_
.sym 85061 $abc$29714$new_n2263_
.sym 85062 $abc$29714$new_n2254_
.sym 85065 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12611[0]_new_inv_
.sym 85066 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 85067 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[6]_new_inv_
.sym 85068 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85071 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 85072 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85073 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[6]_new_
.sym 85074 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85075 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 85076 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 85077 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 85078 $abc$29714$new_n2187_
.sym 85079 UI_inst.state[0]
.sym 85080 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85081 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 85083 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12611[0]_new_inv_
.sym 85084 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[6]_new_
.sym 85085 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 85086 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[6]_new_inv_
.sym 85089 $abc$29714$new_n2187_
.sym 85090 $abc$29714$new_n2204_
.sym 85092 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 85095 $abc$29714$new_n2263_
.sym 85096 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 85097 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85098 $abc$29714$new_n2254_
.sym 85101 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 85103 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85107 UI_inst.state[0]
.sym 85108 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85109 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 85110 $abc$29714$new_n2261_
.sym 85114 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 85116 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85119 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85120 $abc$29714$new_n2284_
.sym 85121 $abc$29714$new_n2283_
.sym 85122 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13806[1]_new_inv_
.sym 85125 $abc$29714$techmap$techmap\UI_inst.$procmux$2466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7139_Y[6]_new_inv_
.sym 85126 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85127 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 85128 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 85129 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85130 CLK36_$glb_clk
.sym 85132 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[5]_new_
.sym 85133 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85134 $abc$29714$new_n2197_
.sym 85135 $abc$29714$new_n2317_
.sym 85136 $abc$29714$new_n2316_
.sym 85137 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 85138 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85139 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[1]_new_
.sym 85154 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85162 $PACKER_VCC_NET
.sym 85165 UI_inst.state[0]
.sym 85174 $abc$29714$new_n2284_
.sym 85176 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 85177 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[3]_new_
.sym 85178 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[5]_new_
.sym 85179 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85180 UI_inst.disppos[0]
.sym 85181 UI_inst.disppos[1]
.sym 85183 $abc$29714$new_n2318_
.sym 85184 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85185 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 85186 $abc$29714$new_n2242_
.sym 85188 $abc$29714$new_n2236_
.sym 85189 $abc$29714$new_n2181_
.sym 85190 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85191 $abc$29714$new_n2197_
.sym 85192 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85193 $abc$29714$new_n2316_
.sym 85194 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85195 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85198 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85199 $abc$29714$auto$wreduce.cc:455:run$3053[1]_new_inv_
.sym 85200 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7401_new_inv_
.sym 85201 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 85202 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 85203 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85204 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[1]_new_
.sym 85206 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[3]_new_
.sym 85207 $abc$29714$new_n2284_
.sym 85208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85209 $abc$29714$new_n2318_
.sym 85212 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85213 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[1]_new_
.sym 85214 $abc$29714$auto$wreduce.cc:455:run$3053[1]_new_inv_
.sym 85215 $abc$29714$new_n2242_
.sym 85218 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 85219 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 85220 $abc$29714$new_n2236_
.sym 85221 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85226 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85227 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85230 $abc$29714$new_n2197_
.sym 85231 UI_inst.disppos[0]
.sym 85232 $abc$29714$new_n2181_
.sym 85233 UI_inst.disppos[1]
.sym 85236 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 85237 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7401_new_inv_
.sym 85238 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85239 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 85242 $abc$29714$new_n2197_
.sym 85243 UI_inst.disppos[0]
.sym 85244 $abc$29714$new_n2181_
.sym 85245 UI_inst.disppos[1]
.sym 85248 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[5]_new_
.sym 85249 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85250 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 85251 $abc$29714$new_n2316_
.sym 85252 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85253 CLK36_$glb_clk
.sym 85255 $abc$29714$new_n2181_
.sym 85256 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25896
.sym 85257 $abc$29714$new_n2199_
.sym 85258 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85259 gain[0]
.sym 85260 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13618[1]_new_
.sym 85261 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 85262 gain[1]
.sym 85267 UI_inst.disppos[1]
.sym 85269 $abc$29714$new_n2318_
.sym 85272 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85276 $abc$29714$new_n2204_
.sym 85277 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 85278 $abc$29714$new_n2197_
.sym 85279 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85280 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 85281 UI_inst.BP[0]
.sym 85282 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85286 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 85288 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85297 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 85298 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13814[1]_new_
.sym 85299 $abc$29714$new_n2276_
.sym 85300 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 85302 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85305 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85306 $abc$29714$new_n2197_
.sym 85308 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 85309 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7275_new_inv_
.sym 85310 UI_inst.disppos[0]
.sym 85312 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85315 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85318 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85319 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[2]_new_
.sym 85320 $abc$29714$new_n2181_
.sym 85321 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 85323 UI_inst.disppos[1]
.sym 85325 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13618[1]_new_
.sym 85326 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 85329 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85330 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[2]_new_
.sym 85331 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7275_new_inv_
.sym 85332 $abc$29714$new_n2276_
.sym 85335 $abc$29714$new_n2197_
.sym 85336 UI_inst.disppos[1]
.sym 85337 UI_inst.disppos[0]
.sym 85338 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 85341 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 85342 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 85343 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 85344 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85347 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 85348 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 85349 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 85350 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13814[1]_new_
.sym 85353 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85354 $abc$29714$new_n2181_
.sym 85356 $abc$29714$new_n2197_
.sym 85361 $abc$29714$new_n2181_
.sym 85362 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 85366 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 85367 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 85368 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 85371 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 85372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13618[1]_new_
.sym 85373 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 85374 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85378 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 85379 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 85380 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85381 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[0]_new_inv_
.sym 85382 UI_inst.state[0]
.sym 85383 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 85384 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85385 $abc$29714$new_n2332_
.sym 85393 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 85394 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 85399 $abc$29714$new_n2174_
.sym 85405 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85407 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85422 $abc$29714$new_n2340_
.sym 85423 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 85425 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 85427 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85430 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 85431 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 85434 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85437 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85439 UI_inst.state[0]
.sym 85440 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 85441 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85443 UI_inst.BP[0]
.sym 85444 UI_inst.BP[1]
.sym 85445 UI_inst.state[1]
.sym 85446 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 85447 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85452 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 85453 $abc$29714$new_n2340_
.sym 85454 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 85455 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 85460 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 85461 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85464 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85465 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 85466 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 85467 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85471 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85473 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85476 UI_inst.BP[1]
.sym 85477 UI_inst.BP[0]
.sym 85478 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 85479 UI_inst.state[1]
.sym 85484 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 85485 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85490 UI_inst.state[0]
.sym 85491 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85495 UI_inst.state[0]
.sym 85496 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 85498 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 85499 CLK36_$glb_clk
.sym 85503 UI_inst.state[3]
.sym 85505 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 85507 $abc$29714$new_n2206_
.sym 85514 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 85524 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 85531 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 85535 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 85536 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 85542 UI_inst.state[2]
.sym 85543 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 85544 UI_inst.state[1]
.sym 85546 UI_inst.state[0]
.sym 85550 UI_inst.state[2]
.sym 85552 UI_inst.weS
.sym 85554 UI_inst.state[0]
.sym 85556 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 85557 UI_inst.weBTL
.sym 85560 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 85562 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 85568 UI_inst.state[3]
.sym 85575 UI_inst.state[1]
.sym 85577 UI_inst.state[2]
.sym 85578 UI_inst.state[3]
.sym 85581 UI_inst.weS
.sym 85583 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 85584 UI_inst.weBTL
.sym 85587 UI_inst.state[1]
.sym 85588 UI_inst.state[3]
.sym 85589 UI_inst.state[2]
.sym 85594 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 85607 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 85611 UI_inst.state[1]
.sym 85612 UI_inst.state[3]
.sym 85613 UI_inst.state[2]
.sym 85614 UI_inst.state[0]
.sym 85617 UI_inst.state[2]
.sym 85618 UI_inst.state[0]
.sym 85619 UI_inst.state[3]
.sym 85620 UI_inst.state[1]
.sym 85622 CLK36_$glb_clk
.sym 85623 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 85640 UI_inst.weS
.sym 85649 UI_inst.LCD.tx_state[0]
.sym 85650 $PACKER_VCC_NET
.sym 85651 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85654 $PACKER_VCC_NET
.sym 85655 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 85657 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22240
.sym 85659 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85747 UI_inst.LCD.tx_delay_value[6]
.sym 85748 $abc$29714$new_n2531_
.sym 85750 UI_inst.LCD.tx_delay_value[7]
.sym 85753 $abc$29714$new_n2530_
.sym 85754 UI_inst.LCD.tx_delay_value[5]
.sym 85771 $PACKER_VCC_NET
.sym 85773 UI_inst.LCD.main_delay_load
.sym 85774 UI_inst.LCD.main_delay_load
.sym 85775 UI_inst.LCD.main_delay_load
.sym 85780 UI_inst.LCD.tx_delay_value[6]
.sym 85791 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85792 $abc$29714$new_n2146_
.sym 85794 UI_inst.LCD.tx_state[0]
.sym 85798 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85799 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 85802 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85809 UI_inst.LCD.tx_state[0]
.sym 85810 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85812 $abc$29714$new_n2132_
.sym 85813 $abc$29714$new_n2131_
.sym 85814 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 85815 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 85817 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85818 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 85821 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85822 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85823 UI_inst.LCD.tx_state[0]
.sym 85824 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85827 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85829 $abc$29714$new_n2132_
.sym 85830 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 85833 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85834 UI_inst.LCD.tx_state[0]
.sym 85836 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85839 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85840 $abc$29714$new_n2131_
.sym 85841 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 85845 UI_inst.LCD.tx_state[0]
.sym 85846 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85847 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85848 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85857 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 85858 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 85859 $abc$29714$new_n2146_
.sym 85860 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85863 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85864 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 85865 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 85867 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27591
.sym 85868 CLK36_$glb_clk
.sym 85869 rst_$glb_sr
.sym 85870 $abc$29714$new_n2800_
.sym 85871 $abc$29714$new_n2546_
.sym 85872 $abc$29714$new_n2796_
.sym 85873 UI_inst.LCD.delay_counter.counter[1]
.sym 85874 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22240
.sym 85875 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17392[2]_new_inv_
.sym 85876 $abc$29714$new_n2542_
.sym 85877 $abc$29714$new_n2792_
.sym 85898 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 85902 $abc$29714$new_n2140_
.sym 85904 $abc$29714$new_n2519_
.sym 85911 $abc$29714$new_n2141_
.sym 85913 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85914 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85915 $abc$29714$new_n2787_
.sym 85917 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85918 UI_inst.LCD.tx_delay_load
.sym 85919 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 85922 UI_inst.LCD.tx_delay_value[0]
.sym 85924 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85925 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 85926 $abc$29714$new_n2138_
.sym 85927 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[0]
.sym 85930 UI_inst.LCD.delay_counter.counter[0]
.sym 85931 $PACKER_VCC_NET
.sym 85934 UI_inst.LCD.main_delay_load
.sym 85936 UI_inst.LCD.main_delay_value[0]
.sym 85938 UI_inst.LCD.delay_counter.counter[1]
.sym 85940 UI_inst.LCD.tx_state[0]
.sym 85946 $PACKER_VCC_NET
.sym 85947 UI_inst.LCD.delay_counter.counter[0]
.sym 85951 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 85952 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 85953 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 85956 $abc$29714$new_n2141_
.sym 85958 $abc$29714$new_n2138_
.sym 85962 UI_inst.LCD.tx_delay_load
.sym 85963 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[0]
.sym 85964 UI_inst.LCD.main_delay_load
.sym 85965 $abc$29714$new_n2787_
.sym 85968 UI_inst.LCD.main_delay_value[0]
.sym 85969 UI_inst.LCD.main_delay_load
.sym 85970 UI_inst.LCD.tx_delay_value[0]
.sym 85971 UI_inst.LCD.tx_delay_load
.sym 85975 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 85976 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 85977 UI_inst.LCD.tx_state[0]
.sym 85981 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 85983 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 85986 UI_inst.LCD.tx_delay_load
.sym 85987 UI_inst.LCD.main_delay_value[0]
.sym 85988 UI_inst.LCD.main_delay_load
.sym 85989 UI_inst.LCD.delay_counter.counter[1]
.sym 85991 CLK36_$glb_clk
.sym 85995 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[2]
.sym 85996 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[3]
.sym 85997 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[4]
.sym 85998 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[5]
.sym 85999 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[6]
.sym 86000 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[7]
.sym 86007 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 86009 $abc$29714$new_n2519_
.sym 86011 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 86014 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 86026 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 86035 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[6]
.sym 86036 UI_inst.LCD.main_delay_value[3]
.sym 86037 UI_inst.LCD.delay_counter.counter[1]
.sym 86038 UI_inst.LCD.delay_counter.counter[4]
.sym 86040 $abc$29714$new_n2143_
.sym 86041 $abc$29714$new_n2792_
.sym 86042 $abc$29714$new_n2800_
.sym 86044 $abc$29714$new_n2796_
.sym 86045 UI_inst.LCD.delay_counter.counter[0]
.sym 86046 $abc$29714$new_n2798_
.sym 86048 UI_inst.LCD.delay_counter.counter[2]
.sym 86049 UI_inst.LCD.main_delay_value[6]
.sym 86050 UI_inst.LCD.tx_delay_value[6]
.sym 86051 UI_inst.LCD.delay_counter.counter[3]
.sym 86053 UI_inst.LCD.delay_counter.counter[6]
.sym 86054 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[4]_new_inv_
.sym 86056 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[1]_new_inv_
.sym 86057 UI_inst.LCD.tx_delay_load
.sym 86059 UI_inst.LCD.main_delay_value[7]
.sym 86060 UI_inst.LCD.delay_counter.counter[5]
.sym 86062 $abc$29714$new_n2140_
.sym 86063 UI_inst.LCD.delay_counter.counter[7]
.sym 86064 UI_inst.LCD.main_delay_value[19]
.sym 86065 UI_inst.LCD.main_delay_load
.sym 86067 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[4]_new_inv_
.sym 86068 UI_inst.LCD.delay_counter.counter[2]
.sym 86069 $abc$29714$new_n2143_
.sym 86070 UI_inst.LCD.delay_counter.counter[1]
.sym 86074 UI_inst.LCD.main_delay_load
.sym 86075 $abc$29714$new_n2792_
.sym 86076 UI_inst.LCD.main_delay_value[3]
.sym 86079 UI_inst.LCD.main_delay_load
.sym 86080 UI_inst.LCD.main_delay_value[19]
.sym 86082 $abc$29714$new_n2796_
.sym 86085 $abc$29714$new_n2798_
.sym 86086 UI_inst.LCD.main_delay_value[6]
.sym 86088 UI_inst.LCD.main_delay_load
.sym 86091 UI_inst.LCD.main_delay_load
.sym 86092 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[6]
.sym 86093 UI_inst.LCD.tx_delay_value[6]
.sym 86094 UI_inst.LCD.tx_delay_load
.sym 86097 $abc$29714$new_n2800_
.sym 86098 UI_inst.LCD.main_delay_load
.sym 86100 UI_inst.LCD.main_delay_value[7]
.sym 86103 UI_inst.LCD.delay_counter.counter[4]
.sym 86104 UI_inst.LCD.delay_counter.counter[5]
.sym 86105 UI_inst.LCD.delay_counter.counter[7]
.sym 86106 UI_inst.LCD.delay_counter.counter[6]
.sym 86109 $abc$29714$new_n2140_
.sym 86110 UI_inst.LCD.delay_counter.counter[0]
.sym 86111 UI_inst.LCD.delay_counter.counter[3]
.sym 86112 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[1]_new_inv_
.sym 86114 CLK36_$glb_clk
.sym 86116 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[8]
.sym 86117 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[9]
.sym 86118 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[10]
.sym 86119 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[11]
.sym 86120 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[12]
.sym 86121 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[13]
.sym 86122 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[14]
.sym 86123 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[15]
.sym 86128 $abc$29714$new_n2141_
.sym 86129 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[6]
.sym 86140 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[4]_new_inv_
.sym 86142 $PACKER_VCC_NET
.sym 86143 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 86147 $PACKER_VCC_NET
.sym 86159 UI_inst.LCD.delay_counter.counter[8]
.sym 86162 UI_inst.LCD.delay_counter.counter[13]
.sym 86165 UI_inst.LCD.delay_counter.counter[11]
.sym 86166 UI_inst.LCD.delay_counter.counter[14]
.sym 86180 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 86186 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 86202 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 86205 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 86215 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 86221 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 86226 UI_inst.LCD.delay_counter.counter[8]
.sym 86227 UI_inst.LCD.delay_counter.counter[11]
.sym 86228 UI_inst.LCD.delay_counter.counter[14]
.sym 86229 UI_inst.LCD.delay_counter.counter[13]
.sym 86237 CLK36_$glb_clk
.sym 86238 rst_$glb_sr
.sym 86239 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[16]
.sym 86240 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[17]
.sym 86241 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[18]
.sym 86242 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[19]
.sym 86243 $abc$29714$new_n2818_
.sym 86244 UI_inst.LCD.delay_counter.counter[18]
.sym 86245 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[4]_new_inv_
.sym 86246 UI_inst.LCD.delay_counter.counter[17]
.sym 86253 UI_inst.LCD.delay_counter.counter[8]
.sym 86257 UI_inst.LCD.main_delay_value[8]
.sym 86261 UI_inst.LCD.main_delay_value[12]
.sym 86266 UI_inst.LCD.main_delay_load
.sym 86282 UI_inst.LCD.main_delay_load
.sym 86285 UI_inst.LCD.tx_delay_value[16]
.sym 86286 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[14]
.sym 86290 UI_inst.LCD.tx_delay_load
.sym 86292 UI_inst.LCD.tx_delay_value[19]
.sym 86294 UI_inst.LCD.tx_delay_value[14]
.sym 86295 $abc$29714$new_n2821_
.sym 86296 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[16]
.sym 86298 UI_inst.LCD.main_delay_value[14]
.sym 86299 UI_inst.LCD.main_delay_load
.sym 86302 $abc$29714$new_n2813_
.sym 86303 UI_inst.LCD.main_delay_value[16]
.sym 86307 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[19]
.sym 86309 $abc$29714$new_n2816_
.sym 86310 UI_inst.LCD.main_delay_value[19]
.sym 86320 $abc$29714$new_n2813_
.sym 86321 UI_inst.LCD.main_delay_load
.sym 86322 UI_inst.LCD.main_delay_value[14]
.sym 86326 UI_inst.LCD.main_delay_value[16]
.sym 86327 $abc$29714$new_n2816_
.sym 86328 UI_inst.LCD.main_delay_load
.sym 86331 UI_inst.LCD.main_delay_value[19]
.sym 86333 UI_inst.LCD.main_delay_load
.sym 86334 $abc$29714$new_n2821_
.sym 86343 UI_inst.LCD.tx_delay_value[16]
.sym 86344 UI_inst.LCD.main_delay_load
.sym 86345 UI_inst.LCD.tx_delay_load
.sym 86346 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[16]
.sym 86349 UI_inst.LCD.main_delay_load
.sym 86350 UI_inst.LCD.tx_delay_load
.sym 86351 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[14]
.sym 86352 UI_inst.LCD.tx_delay_value[14]
.sym 86355 UI_inst.LCD.tx_delay_load
.sym 86356 UI_inst.LCD.main_delay_load
.sym 86357 UI_inst.LCD.tx_delay_value[19]
.sym 86358 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[19]
.sym 86360 CLK36_$glb_clk
.sym 86363 UI_inst.LCD.tx_delay_value[17]
.sym 86366 UI_inst.LCD.tx_delay_value[18]
.sym 86374 UI_inst.LCD.delay_counter.counter[13]
.sym 86380 UI_inst.LCD.tx_delay_load
.sym 86388 UI_inst.LCD.main_delay_value[13]
.sym 86389 $abc$29714$new_n2519_
.sym 86405 $abc$29714$new_n2519_
.sym 86410 UI_inst.LCD.tx_delay_value[0]
.sym 86414 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 86423 UI_inst.LCD.tx_delay_value[19]
.sym 86424 UI_inst.LCD.tx_delay_value[16]
.sym 86433 UI_inst.LCD.tx_delay_value[14]
.sym 86460 UI_inst.LCD.tx_delay_value[19]
.sym 86462 $abc$29714$new_n2519_
.sym 86466 UI_inst.LCD.tx_delay_value[16]
.sym 86467 $abc$29714$new_n2519_
.sym 86473 UI_inst.LCD.tx_delay_value[14]
.sym 86474 $abc$29714$new_n2519_
.sym 86478 UI_inst.LCD.tx_delay_value[0]
.sym 86479 $abc$29714$new_n2519_
.sym 86482 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 86483 CLK36_$glb_clk
.sym 86563 $PACKER_GND_NET
.sym 86579 $PACKER_GND_NET
.sym 86585 $abc$29714$new_n3306_
.sym 86586 $abc$29714$new_n3322_
.sym 86587 $abc$29714$new_n3314_
.sym 86588 $abc$29714$new_n3310_
.sym 86589 $abc$29714$new_n3326_
.sym 86590 $abc$29714$new_n3294_
.sym 86591 $abc$29714$new_n3330_
.sym 86592 $abc$29714$new_n3334_
.sym 86605 $abc$29714$new_n3318_
.sym 86617 SRAM.rdata_2[0]
.sym 86618 F2SRAM.SPI_READER.io_mosi
.sym 86619 SRAM.rdata_2[1]
.sym 86620 addr[6]
.sym 86627 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86628 SRAM.rdata_2[0]
.sym 86629 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86632 SRAM.rdata_3[4]
.sym 86633 SRAM.rdata_3[0]
.sym 86635 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86637 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86640 SRAM.rdata_2[1]
.sym 86641 SRAM.rdata_2[8]
.sym 86642 SRAM.rdata_3[1]
.sym 86647 SRAM.rdata_3[8]
.sym 86650 SRAM.rdata_3[13]
.sym 86653 SRAM.rdata_2[4]
.sym 86656 SRAM.rdata_2[13]
.sym 86666 SRAM.rdata_2[8]
.sym 86667 SRAM.rdata_3[8]
.sym 86668 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86669 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86672 SRAM.rdata_3[0]
.sym 86673 SRAM.rdata_2[0]
.sym 86674 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86675 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86678 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86679 SRAM.rdata_3[1]
.sym 86680 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86681 SRAM.rdata_2[1]
.sym 86684 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86685 SRAM.rdata_2[4]
.sym 86686 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86687 SRAM.rdata_3[4]
.sym 86702 SRAM.rdata_3[13]
.sym 86703 SRAM.rdata_2[13]
.sym 86704 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86711 F2SRAM.spi_data[0]
.sym 86713 $abc$29714$new_n3342_
.sym 86716 $abc$29714$new_n3346_
.sym 86720 $abc$29714$new_n3298_
.sym 86726 SRAM.rdata_3[2]
.sym 86728 $abc$29714$new_n3310_
.sym 86730 wdata[2]
.sym 86732 SRAM.rdata_3[4]
.sym 86733 wdata[2]
.sym 86734 $abc$29714$new_n3322_
.sym 86735 wdata[7]
.sym 86736 $abc$29714$new_n3314_
.sym 86738 SRAM.rdata_2[6]
.sym 86739 $PACKER_VCC_NET
.sym 86741 SRAM.rdata_3[8]
.sym 86742 SRAM.rdata_3[12]
.sym 86744 SRAM.rdata_3[13]
.sym 86745 $abc$29714$new_n3306_
.sym 86748 SRAM.rdata_2[9]
.sym 86753 SRAM.rdata_3[9]
.sym 86755 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 86758 F2SRAM.spi_data[0]
.sym 86759 $abc$29714$new_n3342_
.sym 86761 SRAM.rdata_2[7]
.sym 86762 SRAM.rdata_2[5]
.sym 86763 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 86765 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:68$452_Y
.sym 86767 F2SRAM.spi_go
.sym 86768 SRAM.rdata_2[12]
.sym 86771 F2SRAM.spi_data[0]
.sym 86779 $PACKER_VCC_NET
.sym 86782 wdata[8]
.sym 86794 addr_r[14]
.sym 86795 addr_w[14]
.sym 86802 addr_r[14]
.sym 86810 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 86812 L0
.sym 86820 L0
.sym 86823 addr_r[14]
.sym 86824 addr_w[14]
.sym 86825 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 86826 L0
.sym 86835 L0
.sym 86836 addr_r[14]
.sym 86837 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 86838 addr_w[14]
.sym 86841 L0
.sym 86842 addr_r[14]
.sym 86843 addr_w[14]
.sym 86844 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 86873 F2SRAM.SPI_READER.cnt_len[1]
.sym 86874 F2SRAM.SPI_READER.cnt_len[2]
.sym 86875 F2SRAM.SPI_READER.cnt_len[3]
.sym 86876 F2SRAM.SPI_READER.cnt_len[4]
.sym 86877 F2SRAM.SPI_READER.cnt_len[5]
.sym 86878 F2SRAM.SPI_READER.cnt_len[6]
.sym 86879 F2SRAM.SPI_READER.cnt_len[7]
.sym 86882 $PACKER_VCC_NET
.sym 86884 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 86885 wdata[12]
.sym 86887 wdata[11]
.sym 86888 addr[7]
.sym 86889 addr[6]
.sym 86892 addr[5]
.sym 86895 SRAM.rdata_3[14]
.sym 86896 F2SRAM.spi_go
.sym 86902 $PACKER_VCC_NET
.sym 86915 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 86919 $PACKER_VCC_NET
.sym 86925 F2SRAM.SPI_READER.cnt_len[0]
.sym 86927 F2SRAM.SPI_READER.cnt_bit_last
.sym 86933 F2SRAM.spi_go
.sym 86939 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 86961 F2SRAM.SPI_READER.cnt_bit_last
.sym 86970 $PACKER_VCC_NET
.sym 86971 F2SRAM.SPI_READER.cnt_len[0]
.sym 86973 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 86992 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 86993 CLK36_$glb_clk
.sym 86994 F2SRAM.spi_go
.sym 86995 F2SRAM.SPI_READER.cnt_len[8]
.sym 86996 F2SRAM.SPI_READER.cnt_len[9]
.sym 86997 F2SRAM.SPI_READER.cnt_len[10]
.sym 86998 F2SRAM.SPI_READER.cnt_len[11]
.sym 86999 F2SRAM.SPI_READER.cnt_len[12]
.sym 87000 F2SRAM.SPI_READER.cnt_len[13]
.sym 87001 F2SRAM.SPI_READER.cnt_len[14]
.sym 87002 F2SRAM.SPI_READER.cnt_len[15]
.sym 87014 SRAM.rdata_2[4]
.sym 87016 addr[13]
.sym 87037 F2SRAM.SPI_READER.cnt_bit[1]
.sym 87042 F2SRAM.SPI_READER.cnt_bit[2]
.sym 87047 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25961
.sym 87056 F2SRAM.spi_go
.sym 87058 F2SRAM.SPI_READER.cnt_bit[0]
.sym 87068 $nextpnr_ICESTORM_LC_6$O
.sym 87071 F2SRAM.SPI_READER.cnt_bit[0]
.sym 87074 $auto$alumacc.cc:474:replace_alu$3178.C[2]
.sym 87077 F2SRAM.SPI_READER.cnt_bit[1]
.sym 87083 F2SRAM.SPI_READER.cnt_bit[2]
.sym 87084 $auto$alumacc.cc:474:replace_alu$3178.C[2]
.sym 87105 F2SRAM.SPI_READER.cnt_bit[0]
.sym 87106 F2SRAM.SPI_READER.cnt_bit[1]
.sym 87107 F2SRAM.SPI_READER.cnt_bit[2]
.sym 87115 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25961
.sym 87116 CLK36_$glb_clk
.sym 87117 F2SRAM.spi_go
.sym 87118 F2SRAM.SPI_READER.cnt_len[16]
.sym 87119 F2SRAM.SPI_READER.cnt_len[17]
.sym 87139 SRAM.rdata_2[13]
.sym 87170 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26003
.sym 87176 F2SRAM.SPI_READER.cnt_bit[1]
.sym 87178 F2SRAM.spi_go
.sym 87198 F2SRAM.SPI_READER.cnt_bit[1]
.sym 87200 F2SRAM.spi_go
.sym 87238 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$26003
.sym 87239 CLK36_$glb_clk
.sym 87240 rst_$glb_sr
.sym 87268 $PACKER_VCC_NET
.sym 87394 $PACKER_VCC_NET
.sym 87522 $PACKER_VCC_NET
.sym 87760 $PACKER_VCC_NET
.sym 87882 $PACKER_VCC_NET
.sym 87886 $PACKER_VCC_NET
.sym 88003 $PACKER_VCC_NET
.sym 88012 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 88022 UI_inst.diplay_number.dec[2]
.sym 88024 UI_inst.diplay_number.dec[0]
.sym 88027 UI_inst.diplay_number.dec[3]
.sym 88031 UI_inst.diplay_number.dec[1]
.sym 88052 $nextpnr_ICESTORM_LC_23$O
.sym 88055 UI_inst.diplay_number.dec[0]
.sym 88058 $auto$alumacc.cc:474:replace_alu$3256.C[2]
.sym 88060 UI_inst.diplay_number.dec[1]
.sym 88064 $auto$alumacc.cc:474:replace_alu$3256.C[3]
.sym 88067 UI_inst.diplay_number.dec[2]
.sym 88068 $auto$alumacc.cc:474:replace_alu$3256.C[2]
.sym 88071 UI_inst.diplay_number.dec[3]
.sym 88074 $auto$alumacc.cc:474:replace_alu$3256.C[3]
.sym 88157 adc_host_hi.count[0]
.sym 88161 UI_inst.diplay_number.dec[2]
.sym 88163 UI_inst.diplay_number.dec[0]
.sym 88166 UI_inst.diplay_number.dec[3]
.sym 88169 $PACKER_VCC_NET
.sym 88170 UI_inst.diplay_number.dec[1]
.sym 88172 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88175 $nextpnr_ICESTORM_LC_24$O
.sym 88178 UI_inst.diplay_number.dec[0]
.sym 88181 $auto$alumacc.cc:474:replace_alu$3262.C[2]
.sym 88183 UI_inst.diplay_number.dec[1]
.sym 88184 $PACKER_VCC_NET
.sym 88187 $auto$alumacc.cc:474:replace_alu$3262.C[3]
.sym 88189 $PACKER_VCC_NET
.sym 88190 UI_inst.diplay_number.dec[2]
.sym 88191 $auto$alumacc.cc:474:replace_alu$3262.C[2]
.sym 88194 $PACKER_VCC_NET
.sym 88196 UI_inst.diplay_number.dec[3]
.sym 88197 $auto$alumacc.cc:474:replace_alu$3262.C[3]
.sym 88213 adc_host_hi.count[0]
.sym 88215 $PACKER_VCC_NET
.sym 88223 CLK36_$glb_clk
.sym 88224 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88253 $PACKER_VCC_NET
.sym 88270 adc_host_hi.count[4]
.sym 88271 adc_host_hi.count[5]
.sym 88272 adc_host_hi.count[0]
.sym 88273 adc_host_hi.count[1]
.sym 88279 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88280 adc_host_hi.count[6]
.sym 88289 adc_host_hi.count[7]
.sym 88292 adc_host_hi.count[2]
.sym 88293 adc_host_hi.count[3]
.sym 88298 $nextpnr_ICESTORM_LC_26$O
.sym 88301 adc_host_hi.count[0]
.sym 88304 $auto$alumacc.cc:474:replace_alu$3274.C[2]
.sym 88307 adc_host_hi.count[1]
.sym 88310 $auto$alumacc.cc:474:replace_alu$3274.C[3]
.sym 88312 adc_host_hi.count[2]
.sym 88314 $auto$alumacc.cc:474:replace_alu$3274.C[2]
.sym 88316 $auto$alumacc.cc:474:replace_alu$3274.C[4]
.sym 88318 adc_host_hi.count[3]
.sym 88320 $auto$alumacc.cc:474:replace_alu$3274.C[3]
.sym 88322 $auto$alumacc.cc:474:replace_alu$3274.C[5]
.sym 88325 adc_host_hi.count[4]
.sym 88326 $auto$alumacc.cc:474:replace_alu$3274.C[4]
.sym 88328 $auto$alumacc.cc:474:replace_alu$3274.C[6]
.sym 88331 adc_host_hi.count[5]
.sym 88332 $auto$alumacc.cc:474:replace_alu$3274.C[5]
.sym 88334 $auto$alumacc.cc:474:replace_alu$3274.C[7]
.sym 88336 adc_host_hi.count[6]
.sym 88338 $auto$alumacc.cc:474:replace_alu$3274.C[6]
.sym 88341 adc_host_hi.count[7]
.sym 88344 $auto$alumacc.cc:474:replace_alu$3274.C[7]
.sym 88346 CLK36_$glb_clk
.sym 88347 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88358 $PACKER_VCC_NET
.sym 88374 $PACKER_VCC_NET
.sym 88375 UI_inst.disppos[0]
.sym 88377 UI_inst.disppos[4]
.sym 88379 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88382 $PACKER_VCC_NET
.sym 88383 $PACKER_VCC_NET
.sym 88391 adc_host_hi.count[0]
.sym 88393 adc_host_hi.count[4]
.sym 88394 adc_host_hi.count[5]
.sym 88395 adc_host_hi.count[6]
.sym 88396 adc_host_hi.count[7]
.sym 88398 $abc$29714$new_n2148_
.sym 88399 adc_host_hi.count[2]
.sym 88400 adc_host_hi.count[3]
.sym 88401 adc_host_hi.count[0]
.sym 88402 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88403 adc_host_hi.count[6]
.sym 88404 adc_host_hi.count[1]
.sym 88407 $abc$29714$new_n2685_
.sym 88409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3518[0]_new_inv_
.sym 88411 $abc$29714$new_n2684_
.sym 88413 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88422 $abc$29714$new_n2148_
.sym 88423 adc_host_hi.count[5]
.sym 88424 adc_host_hi.count[4]
.sym 88428 adc_host_hi.count[7]
.sym 88429 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3518[0]_new_inv_
.sym 88430 adc_host_hi.count[6]
.sym 88434 adc_host_hi.count[6]
.sym 88435 adc_host_hi.count[0]
.sym 88436 adc_host_hi.count[4]
.sym 88437 adc_host_hi.count[7]
.sym 88441 $abc$29714$new_n2685_
.sym 88442 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88443 $abc$29714$new_n2684_
.sym 88446 adc_host_hi.count[3]
.sym 88447 adc_host_hi.count[2]
.sym 88448 adc_host_hi.count[1]
.sym 88449 adc_host_hi.count[0]
.sym 88452 adc_host_hi.count[5]
.sym 88453 adc_host_hi.count[4]
.sym 88455 $abc$29714$new_n2148_
.sym 88458 adc_host_hi.count[1]
.sym 88459 adc_host_hi.count[2]
.sym 88460 adc_host_hi.count[3]
.sym 88461 adc_host_hi.count[5]
.sym 88465 adc_host_hi.count[1]
.sym 88468 adc_host_hi.count[0]
.sym 88469 CLK36_$glb_clk
.sym 88470 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88473 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[2]
.sym 88476 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8530_new_
.sym 88478 $abc$29714$new_n2229_
.sym 88483 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 88485 adc_host_hi.count[0]
.sym 88500 $PACKER_VCC_NET
.sym 88515 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[0]
.sym 88523 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25763
.sym 88524 reffreq[2]
.sym 88525 reffreq[1]
.sym 88530 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[2]
.sym 88534 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[0]
.sym 88535 reffreq[0]
.sym 88536 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 88538 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[2]
.sym 88539 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 88542 $PACKER_VCC_NET
.sym 88543 $PACKER_VCC_NET
.sym 88544 $nextpnr_ICESTORM_LC_20$O
.sym 88546 reffreq[0]
.sym 88550 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 88552 reffreq[1]
.sym 88553 $PACKER_VCC_NET
.sym 88557 $PACKER_VCC_NET
.sym 88558 reffreq[2]
.sym 88560 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 88563 reffreq[0]
.sym 88564 $PACKER_VCC_NET
.sym 88569 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 88570 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[2]
.sym 88571 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[2]
.sym 88572 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 88575 reffreq[0]
.sym 88576 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 88577 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 88578 reffreq[1]
.sym 88582 reffreq[0]
.sym 88583 $PACKER_VCC_NET
.sym 88587 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 88588 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[0]
.sym 88589 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[0]
.sym 88590 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 88591 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25763
.sym 88592 CLK36_$glb_clk
.sym 88594 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 88595 $abc$29714$new_n4007_
.sym 88596 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 88597 $abc$29714$new_n2171_
.sym 88598 $abc$29714$new_n2299_
.sym 88599 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 88600 $abc$29714$new_n2183_
.sym 88601 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 88618 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 88619 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25706
.sym 88620 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 88622 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88625 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 88635 $abc$29714$new_n2174_
.sym 88636 $abc$29714$new_n4008_
.sym 88637 $abc$29714$new_n2288_
.sym 88640 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 88643 $abc$29714$new_n2181_
.sym 88644 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88645 UI_inst.disppos[0]
.sym 88647 UI_inst.disppos[4]
.sym 88649 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88652 $abc$29714$new_n4007_
.sym 88653 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 88655 $abc$29714$new_n2299_
.sym 88656 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 88657 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13159[4]_new_inv_
.sym 88659 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 88660 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 88661 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 88662 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88664 UI_inst.disppos[1]
.sym 88665 $abc$29714$new_n2183_
.sym 88666 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88670 $abc$29714$new_n2288_
.sym 88671 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 88674 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 88675 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88676 $abc$29714$new_n4007_
.sym 88677 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88680 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88681 UI_inst.disppos[4]
.sym 88682 UI_inst.disppos[1]
.sym 88683 UI_inst.disppos[0]
.sym 88687 $abc$29714$new_n2299_
.sym 88688 $abc$29714$new_n4008_
.sym 88689 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 88692 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 88693 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 88694 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13159[4]_new_inv_
.sym 88695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 88698 $abc$29714$new_n2183_
.sym 88700 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88704 UI_inst.disppos[1]
.sym 88705 $abc$29714$new_n2181_
.sym 88706 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88707 UI_inst.disppos[0]
.sym 88711 $abc$29714$new_n2174_
.sym 88712 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 88717 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[2]_new_
.sym 88718 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 88719 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 88720 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[0]_new_
.sym 88721 $abc$29714$new_n2218_
.sym 88722 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[3]_new_
.sym 88723 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 88724 $abc$29714$new_n2267_
.sym 88729 $abc$29714$new_n2181_
.sym 88730 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88742 $abc$29714$new_n2206_
.sym 88744 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[4]_new_inv_
.sym 88745 $abc$29714$new_n2197_
.sym 88746 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 88748 UI_inst.disppos[2]
.sym 88750 UI_inst.disppos[1]
.sym 88752 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88758 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13388[0]_new_inv_
.sym 88759 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88760 $abc$29714$new_n2288_
.sym 88761 $abc$29714$new_n2312_
.sym 88763 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 88764 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[3]_new_
.sym 88765 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 88766 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 88768 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 88769 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 88771 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 88772 $abc$29714$new_n2183_
.sym 88774 $abc$29714$new_n2214_
.sym 88776 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 88777 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 88778 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88779 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[3]_new_
.sym 88780 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[3]_new_
.sym 88781 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 88782 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88783 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[0]_new_inv_
.sym 88784 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 88785 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[0]_new_
.sym 88787 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 88788 $abc$29714$new_n2285_
.sym 88789 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[3]_new_
.sym 88791 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 88792 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 88794 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 88797 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88798 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88799 $abc$29714$new_n2183_
.sym 88800 $abc$29714$new_n2214_
.sym 88803 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 88804 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 88805 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 88806 $abc$29714$new_n2312_
.sym 88809 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 88811 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 88812 $abc$29714$new_n2288_
.sym 88815 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[3]_new_
.sym 88816 $abc$29714$new_n2285_
.sym 88817 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[3]_new_
.sym 88818 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[3]_new_
.sym 88821 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88822 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 88824 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[0]_new_
.sym 88827 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[3]_new_
.sym 88828 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 88829 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13388[0]_new_inv_
.sym 88830 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 88834 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[0]_new_inv_
.sym 88835 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 88836 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 88837 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 88838 CLK36_$glb_clk
.sym 88840 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25706
.sym 88841 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[4]_new_
.sym 88842 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 88843 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 88844 $abc$29714$new_n4013_
.sym 88845 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[1]_new_inv_
.sym 88846 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 88847 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 88864 UI_inst.disppos[4]
.sym 88865 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$and$/usr/local/bin/../share/yosys/techmap.v:434$6874_Y[4]_new_
.sym 88866 UI_inst.disppos[3]
.sym 88867 $abc$29714$new_n2187_
.sym 88868 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 88869 $abc$29714$new_n2190_
.sym 88870 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 88871 UI_inst.disppos[0]
.sym 88874 $PACKER_VCC_NET
.sym 88875 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 88882 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 88883 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[4]_new_
.sym 88885 $abc$29714$new_n2190_
.sym 88886 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 88887 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88888 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 88890 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88891 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 88892 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 88893 $abc$29714$new_n2190_
.sym 88894 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88896 $abc$29714$new_n2308_
.sym 88897 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 88899 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 88900 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 88902 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[1]_new_inv_
.sym 88903 UI_inst.disppos[4]
.sym 88904 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[4]_new_inv_
.sym 88907 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 88908 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 88909 $abc$29714$new_n4013_
.sym 88910 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88911 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 88914 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[4]_new_
.sym 88915 $abc$29714$new_n4013_
.sym 88916 $abc$29714$new_n2308_
.sym 88917 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[4]_new_inv_
.sym 88920 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 88921 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88922 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 88923 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 88926 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 88928 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88933 $abc$29714$new_n2190_
.sym 88934 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 88938 UI_inst.disppos[4]
.sym 88939 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 88940 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88941 $abc$29714$new_n2190_
.sym 88944 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 88945 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88946 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 88947 UI_inst.disppos[4]
.sym 88951 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 88952 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88953 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 88956 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[1]_new_inv_
.sym 88957 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 88958 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 88959 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 88960 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 88961 CLK36_$glb_clk
.sym 88963 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 88964 $abc$29714$new_n2318_
.sym 88965 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 88966 UI_inst.disppos[2]
.sym 88967 UI_inst.disppos[1]
.sym 88968 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 88969 UI_inst.disppos[4]
.sym 88970 UI_inst.disppos[3]
.sym 88976 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 88978 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 88987 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 88988 $PACKER_VCC_NET
.sym 88991 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 88993 $abc$29714$new_n2187_
.sym 89004 $abc$29714$new_n2181_
.sym 89007 $abc$29714$new_n2317_
.sym 89016 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 89017 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 89021 $abc$29714$new_n2318_
.sym 89022 $abc$29714$new_n2190_
.sym 89023 UI_inst.disppos[0]
.sym 89024 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 89025 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 89027 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13606[1]_new_
.sym 89028 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[5]_new_
.sym 89029 $abc$29714$new_n2187_
.sym 89031 UI_inst.disppos[2]
.sym 89032 UI_inst.disppos[1]
.sym 89033 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89034 UI_inst.disppos[4]
.sym 89035 UI_inst.disppos[3]
.sym 89038 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 89039 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89043 UI_inst.disppos[0]
.sym 89045 UI_inst.disppos[1]
.sym 89049 UI_inst.disppos[2]
.sym 89050 UI_inst.disppos[4]
.sym 89051 UI_inst.disppos[3]
.sym 89055 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 89056 $abc$29714$new_n2187_
.sym 89057 $abc$29714$new_n2318_
.sym 89061 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 89062 $abc$29714$new_n2317_
.sym 89063 $abc$29714$new_n2190_
.sym 89064 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[5]_new_
.sym 89067 UI_inst.disppos[1]
.sym 89068 $abc$29714$new_n2181_
.sym 89073 UI_inst.disppos[2]
.sym 89075 UI_inst.disppos[3]
.sym 89076 UI_inst.disppos[4]
.sym 89079 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13606[1]_new_
.sym 89080 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89081 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 89082 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 89086 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$and$/usr/local/bin/../share/yosys/techmap.v:434$6874_Y[4]_new_
.sym 89087 $abc$29714$new_n2187_
.sym 89088 $abc$29714$new_n2190_
.sym 89089 UI_inst.disppos[0]
.sym 89090 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 89091 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 89092 $abc$29714$auto$wreduce.cc:455:run$3033[0]
.sym 89093 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13606[1]_new_
.sym 89109 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 89110 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 89111 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 89118 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89121 $abc$29714$new_n2187_
.sym 89129 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25896
.sym 89131 UI_inst.disppos[1]
.sym 89133 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 89137 $abc$29714$new_n2197_
.sym 89138 UI_inst.disppos[2]
.sym 89139 UI_inst.disppos[1]
.sym 89141 UI_inst.disppos[4]
.sym 89142 UI_inst.disppos[3]
.sym 89143 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89145 $abc$29714$new_n2190_
.sym 89147 gain[0]
.sym 89149 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 89150 gain[1]
.sym 89151 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 89152 $abc$29714$new_n2187_
.sym 89153 $abc$29714$new_n2199_
.sym 89154 UI_inst.disppos[0]
.sym 89155 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 89160 UI_inst.disppos[3]
.sym 89161 UI_inst.disppos[4]
.sym 89162 UI_inst.disppos[2]
.sym 89166 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 89169 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89172 UI_inst.disppos[2]
.sym 89173 UI_inst.disppos[4]
.sym 89174 UI_inst.disppos[3]
.sym 89178 $abc$29714$new_n2199_
.sym 89179 UI_inst.disppos[1]
.sym 89180 $abc$29714$new_n2197_
.sym 89181 UI_inst.disppos[0]
.sym 89184 gain[0]
.sym 89187 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 89190 gain[1]
.sym 89191 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 89193 $abc$29714$new_n2187_
.sym 89196 UI_inst.disppos[0]
.sym 89197 UI_inst.disppos[1]
.sym 89198 $abc$29714$new_n2190_
.sym 89199 $abc$29714$new_n2199_
.sym 89202 gain[1]
.sym 89203 gain[0]
.sym 89204 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 89205 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 89206 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25896
.sym 89207 CLK36_$glb_clk
.sym 89214 UI_inst.dispdone
.sym 89215 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 89225 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25896
.sym 89233 $abc$29714$new_n2190_
.sym 89234 $abc$29714$new_n2206_
.sym 89237 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 89252 UI_inst.state[1]
.sym 89253 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 89254 UI_inst.state[0]
.sym 89255 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 89256 $abc$29714$new_n2206_
.sym 89257 $abc$29714$new_n2332_
.sym 89259 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7600_Y[0]_new_
.sym 89261 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[0]_new_inv_
.sym 89262 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89263 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 89264 UI_inst.BP[0]
.sym 89266 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 89272 UI_inst.BP[1]
.sym 89274 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 89277 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 89280 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 89281 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 89283 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 89284 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 89285 UI_inst.BP[1]
.sym 89286 UI_inst.BP[0]
.sym 89289 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 89290 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 89291 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 89295 $abc$29714$new_n2206_
.sym 89297 UI_inst.state[1]
.sym 89301 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 89302 UI_inst.state[0]
.sym 89303 UI_inst.BP[0]
.sym 89304 UI_inst.BP[1]
.sym 89307 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 89308 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 89309 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[0]_new_inv_
.sym 89310 $abc$29714$new_n2332_
.sym 89313 UI_inst.BP[0]
.sym 89314 UI_inst.BP[1]
.sym 89315 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 89319 $abc$29714$new_n2206_
.sym 89321 UI_inst.state[1]
.sym 89325 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 89326 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7600_Y[0]_new_
.sym 89327 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 89328 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 89329 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 89330 CLK36_$glb_clk
.sym 89337 UI_inst.weS
.sym 89362 $PACKER_VCC_NET
.sym 89366 $PACKER_VCC_NET
.sym 89377 UI_inst.state[0]
.sym 89384 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 89391 UI_inst.state[3]
.sym 89396 $PACKER_GND_NET
.sym 89397 UI_inst.state[2]
.sym 89399 UI_inst.state[1]
.sym 89421 $PACKER_GND_NET
.sym 89430 UI_inst.state[3]
.sym 89431 UI_inst.state[2]
.sym 89432 UI_inst.state[0]
.sym 89433 UI_inst.state[1]
.sym 89442 UI_inst.state[0]
.sym 89443 UI_inst.state[2]
.sym 89444 UI_inst.state[3]
.sym 89452 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25661
.sym 89453 CLK36_$glb_clk
.sym 89490 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 89620 $abc$29714$new_n2531_
.sym 89622 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89625 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 89626 $abc$29714$new_n2538_
.sym 89627 $abc$29714$new_n2132_
.sym 89630 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 89632 UI_inst.LCD.tx_state[0]
.sym 89634 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 89637 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89638 UI_inst.LCD.tx_delay_value[7]
.sym 89641 $abc$29714$new_n2530_
.sym 89643 UI_inst.LCD.tx_delay_value[6]
.sym 89645 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89650 UI_inst.LCD.tx_delay_value[5]
.sym 89653 $abc$29714$new_n2531_
.sym 89654 $abc$29714$new_n2530_
.sym 89655 UI_inst.LCD.tx_delay_value[6]
.sym 89658 $abc$29714$new_n2132_
.sym 89660 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89661 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89670 UI_inst.LCD.tx_delay_value[7]
.sym 89671 $abc$29714$new_n2530_
.sym 89672 $abc$29714$new_n2531_
.sym 89688 UI_inst.LCD.tx_state[0]
.sym 89689 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89690 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 89691 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89694 $abc$29714$new_n2538_
.sym 89695 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 89696 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89697 UI_inst.LCD.tx_delay_value[5]
.sym 89698 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 89699 CLK36_$glb_clk
.sym 89701 UI_inst.LCD.tx_delay_value[8]
.sym 89702 UI_inst.LCD.tx_delay_value[3]
.sym 89703 UI_inst.LCD.tx_delay_value[9]
.sym 89704 UI_inst.LCD.tx_delay_value[2]
.sym 89705 UI_inst.LCD.tx_delay_value[1]
.sym 89706 UI_inst.LCD.tx_delay_value[10]
.sym 89707 UI_inst.LCD.tx_delay_value[4]
.sym 89728 UI_inst.LCD.tx_delay_value[10]
.sym 89736 UI_inst.LCD.tx_delay_value[5]
.sym 89742 UI_inst.LCD.main_delay_load
.sym 89744 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22240
.sym 89745 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[3]
.sym 89747 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[5]
.sym 89749 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[7]
.sym 89750 UI_inst.LCD.tx_state[0]
.sym 89751 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89752 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 89753 UI_inst.LCD.tx_delay_value[7]
.sym 89756 UI_inst.LCD.main_delay_load
.sym 89757 $abc$29714$new_n2789_
.sym 89760 UI_inst.LCD.tx_delay_value[5]
.sym 89761 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89762 UI_inst.LCD.tx_delay_value[1]
.sym 89763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17392[2]_new_inv_
.sym 89764 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 89767 UI_inst.LCD.tx_delay_value[3]
.sym 89769 UI_inst.LCD.delay_counter.counter[0]
.sym 89772 UI_inst.LCD.tx_delay_load
.sym 89775 UI_inst.LCD.tx_delay_value[7]
.sym 89776 UI_inst.LCD.tx_delay_load
.sym 89777 UI_inst.LCD.main_delay_load
.sym 89778 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[7]
.sym 89781 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 89782 UI_inst.LCD.tx_delay_value[1]
.sym 89783 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17392[2]_new_inv_
.sym 89784 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89787 UI_inst.LCD.tx_delay_value[5]
.sym 89788 UI_inst.LCD.tx_delay_load
.sym 89789 UI_inst.LCD.main_delay_load
.sym 89790 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[5]
.sym 89793 UI_inst.LCD.tx_delay_load
.sym 89794 $abc$29714$new_n2789_
.sym 89795 UI_inst.LCD.main_delay_load
.sym 89796 UI_inst.LCD.tx_delay_value[1]
.sym 89799 UI_inst.LCD.delay_counter.counter[0]
.sym 89801 UI_inst.LCD.main_delay_load
.sym 89802 UI_inst.LCD.tx_delay_load
.sym 89805 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89807 UI_inst.LCD.tx_state[0]
.sym 89808 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 89811 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 89812 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 89813 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 89814 UI_inst.LCD.tx_state[0]
.sym 89817 UI_inst.LCD.tx_delay_load
.sym 89818 UI_inst.LCD.main_delay_load
.sym 89819 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[3]
.sym 89820 UI_inst.LCD.tx_delay_value[3]
.sym 89821 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22240
.sym 89822 CLK36_$glb_clk
.sym 89824 $abc$29714$new_n2804_
.sym 89825 $abc$29714$new_n2794_
.sym 89826 UI_inst.LCD.delay_counter.counter[4]
.sym 89827 UI_inst.LCD.delay_counter.counter[2]
.sym 89828 UI_inst.LCD.delay_counter.counter[9]
.sym 89831 $abc$29714$new_n2802_
.sym 89834 $PACKER_VCC_NET
.sym 89836 UI_inst.LCD.tx_state[0]
.sym 89840 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22240
.sym 89854 $PACKER_VCC_NET
.sym 89859 $PACKER_VCC_NET
.sym 89866 $PACKER_VCC_NET
.sym 89867 UI_inst.LCD.delay_counter.counter[5]
.sym 89868 UI_inst.LCD.delay_counter.counter[1]
.sym 89874 UI_inst.LCD.delay_counter.counter[3]
.sym 89876 UI_inst.LCD.delay_counter.counter[6]
.sym 89878 UI_inst.LCD.delay_counter.counter[7]
.sym 89883 UI_inst.LCD.delay_counter.counter[4]
.sym 89884 UI_inst.LCD.delay_counter.counter[0]
.sym 89887 $PACKER_VCC_NET
.sym 89892 UI_inst.LCD.delay_counter.counter[2]
.sym 89897 $nextpnr_ICESTORM_LC_22$O
.sym 89899 UI_inst.LCD.delay_counter.counter[0]
.sym 89903 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 89905 $PACKER_VCC_NET
.sym 89906 UI_inst.LCD.delay_counter.counter[1]
.sym 89909 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 89911 $PACKER_VCC_NET
.sym 89912 UI_inst.LCD.delay_counter.counter[2]
.sym 89913 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 89915 $auto$alumacc.cc:474:replace_alu$3253.C[4]
.sym 89917 UI_inst.LCD.delay_counter.counter[3]
.sym 89918 $PACKER_VCC_NET
.sym 89919 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 89921 $auto$alumacc.cc:474:replace_alu$3253.C[5]
.sym 89923 $PACKER_VCC_NET
.sym 89924 UI_inst.LCD.delay_counter.counter[4]
.sym 89925 $auto$alumacc.cc:474:replace_alu$3253.C[4]
.sym 89927 $auto$alumacc.cc:474:replace_alu$3253.C[6]
.sym 89929 UI_inst.LCD.delay_counter.counter[5]
.sym 89930 $PACKER_VCC_NET
.sym 89931 $auto$alumacc.cc:474:replace_alu$3253.C[5]
.sym 89933 $auto$alumacc.cc:474:replace_alu$3253.C[7]
.sym 89935 $PACKER_VCC_NET
.sym 89936 UI_inst.LCD.delay_counter.counter[6]
.sym 89937 $auto$alumacc.cc:474:replace_alu$3253.C[6]
.sym 89939 $auto$alumacc.cc:474:replace_alu$3253.C[8]
.sym 89941 UI_inst.LCD.delay_counter.counter[7]
.sym 89942 $PACKER_VCC_NET
.sym 89943 $auto$alumacc.cc:474:replace_alu$3253.C[7]
.sym 89947 UI_inst.LCD.delay_counter.counter[15]
.sym 89948 UI_inst.LCD.delay_counter.counter[8]
.sym 89949 $abc$29714$new_n2140_
.sym 89950 UI_inst.LCD.delay_counter.counter[10]
.sym 89951 UI_inst.LCD.delay_counter.counter[11]
.sym 89952 UI_inst.LCD.delay_counter.counter[12]
.sym 89953 $abc$29714$new_n2806_
.sym 89954 $abc$29714$new_n2809_
.sym 89961 UI_inst.LCD.main_delay_load
.sym 89966 UI_inst.LCD.main_delay_load
.sym 89973 UI_inst.LCD.tx_delay_load
.sym 89976 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 89983 $auto$alumacc.cc:474:replace_alu$3253.C[8]
.sym 89992 UI_inst.LCD.delay_counter.counter[9]
.sym 90004 UI_inst.LCD.delay_counter.counter[15]
.sym 90005 UI_inst.LCD.delay_counter.counter[14]
.sym 90008 UI_inst.LCD.delay_counter.counter[11]
.sym 90009 $PACKER_VCC_NET
.sym 90013 UI_inst.LCD.delay_counter.counter[8]
.sym 90014 $PACKER_VCC_NET
.sym 90015 UI_inst.LCD.delay_counter.counter[10]
.sym 90016 UI_inst.LCD.delay_counter.counter[13]
.sym 90017 UI_inst.LCD.delay_counter.counter[12]
.sym 90019 $PACKER_VCC_NET
.sym 90020 $auto$alumacc.cc:474:replace_alu$3253.C[9]
.sym 90022 $PACKER_VCC_NET
.sym 90023 UI_inst.LCD.delay_counter.counter[8]
.sym 90024 $auto$alumacc.cc:474:replace_alu$3253.C[8]
.sym 90026 $auto$alumacc.cc:474:replace_alu$3253.C[10]
.sym 90028 UI_inst.LCD.delay_counter.counter[9]
.sym 90029 $PACKER_VCC_NET
.sym 90030 $auto$alumacc.cc:474:replace_alu$3253.C[9]
.sym 90032 $auto$alumacc.cc:474:replace_alu$3253.C[11]
.sym 90034 $PACKER_VCC_NET
.sym 90035 UI_inst.LCD.delay_counter.counter[10]
.sym 90036 $auto$alumacc.cc:474:replace_alu$3253.C[10]
.sym 90038 $auto$alumacc.cc:474:replace_alu$3253.C[12]
.sym 90040 UI_inst.LCD.delay_counter.counter[11]
.sym 90041 $PACKER_VCC_NET
.sym 90042 $auto$alumacc.cc:474:replace_alu$3253.C[11]
.sym 90044 $auto$alumacc.cc:474:replace_alu$3253.C[13]
.sym 90046 $PACKER_VCC_NET
.sym 90047 UI_inst.LCD.delay_counter.counter[12]
.sym 90048 $auto$alumacc.cc:474:replace_alu$3253.C[12]
.sym 90050 $auto$alumacc.cc:474:replace_alu$3253.C[14]
.sym 90052 $PACKER_VCC_NET
.sym 90053 UI_inst.LCD.delay_counter.counter[13]
.sym 90054 $auto$alumacc.cc:474:replace_alu$3253.C[13]
.sym 90056 $auto$alumacc.cc:474:replace_alu$3253.C[15]
.sym 90058 UI_inst.LCD.delay_counter.counter[14]
.sym 90059 $PACKER_VCC_NET
.sym 90060 $auto$alumacc.cc:474:replace_alu$3253.C[14]
.sym 90062 $auto$alumacc.cc:474:replace_alu$3253.C[16]
.sym 90064 UI_inst.LCD.delay_counter.counter[15]
.sym 90065 $PACKER_VCC_NET
.sym 90066 $auto$alumacc.cc:474:replace_alu$3253.C[15]
.sym 90074 UI_inst.LCD.delay_counter.counter[13]
.sym 90075 $abc$29714$new_n2811_
.sym 90085 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 90093 $abc$29714$new_n2140_
.sym 90106 $auto$alumacc.cc:474:replace_alu$3253.C[16]
.sym 90112 UI_inst.LCD.tx_delay_value[17]
.sym 90113 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[18]
.sym 90114 $PACKER_VCC_NET
.sym 90115 $abc$29714$new_n2818_
.sym 90117 $PACKER_VCC_NET
.sym 90120 UI_inst.LCD.tx_delay_load
.sym 90121 UI_inst.LCD.delay_counter.counter[16]
.sym 90122 UI_inst.LCD.delay_counter.counter[19]
.sym 90123 UI_inst.LCD.tx_delay_value[18]
.sym 90128 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[17]
.sym 90132 UI_inst.LCD.delay_counter.counter[18]
.sym 90133 UI_inst.LCD.main_delay_value[13]
.sym 90137 UI_inst.LCD.main_delay_load
.sym 90142 UI_inst.LCD.delay_counter.counter[17]
.sym 90143 $auto$alumacc.cc:474:replace_alu$3253.C[17]
.sym 90145 UI_inst.LCD.delay_counter.counter[16]
.sym 90146 $PACKER_VCC_NET
.sym 90147 $auto$alumacc.cc:474:replace_alu$3253.C[16]
.sym 90149 $auto$alumacc.cc:474:replace_alu$3253.C[18]
.sym 90151 UI_inst.LCD.delay_counter.counter[17]
.sym 90152 $PACKER_VCC_NET
.sym 90153 $auto$alumacc.cc:474:replace_alu$3253.C[17]
.sym 90155 $auto$alumacc.cc:474:replace_alu$3253.C[19]
.sym 90157 UI_inst.LCD.delay_counter.counter[18]
.sym 90158 $PACKER_VCC_NET
.sym 90159 $auto$alumacc.cc:474:replace_alu$3253.C[18]
.sym 90163 UI_inst.LCD.delay_counter.counter[19]
.sym 90164 $PACKER_VCC_NET
.sym 90165 $auto$alumacc.cc:474:replace_alu$3253.C[19]
.sym 90168 UI_inst.LCD.tx_delay_load
.sym 90169 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[17]
.sym 90170 UI_inst.LCD.main_delay_value[13]
.sym 90171 UI_inst.LCD.main_delay_load
.sym 90174 UI_inst.LCD.tx_delay_value[18]
.sym 90175 UI_inst.LCD.tx_delay_load
.sym 90176 UI_inst.LCD.main_delay_load
.sym 90177 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[18]
.sym 90180 UI_inst.LCD.delay_counter.counter[17]
.sym 90181 UI_inst.LCD.delay_counter.counter[18]
.sym 90182 UI_inst.LCD.delay_counter.counter[19]
.sym 90183 UI_inst.LCD.delay_counter.counter[16]
.sym 90186 UI_inst.LCD.main_delay_load
.sym 90187 UI_inst.LCD.tx_delay_load
.sym 90188 UI_inst.LCD.tx_delay_value[17]
.sym 90189 $abc$29714$new_n2818_
.sym 90191 CLK36_$glb_clk
.sym 90194 UI_inst.LCD.tx_delay_value[13]
.sym 90223 UI_inst.LCD.main_delay_value[13]
.sym 90235 UI_inst.LCD.tx_delay_value[17]
.sym 90236 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 90246 UI_inst.LCD.tx_delay_value[18]
.sym 90252 $abc$29714$new_n2519_
.sym 90273 UI_inst.LCD.tx_delay_value[17]
.sym 90274 $abc$29714$new_n2519_
.sym 90293 $abc$29714$new_n2519_
.sym 90294 UI_inst.LCD.tx_delay_value[18]
.sym 90313 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 90314 CLK36_$glb_clk
.sym 90391 F2SRAM.SPI_READER.io_mosi
.sym 90392 F2SRAM.SPI_READER.io_mosi
.sym 90397 $PACKER_VCC_NET
.sym 90398 CLK36_$glb_clk
.sym 90399 CLK36_$glb_clk
.sym 90402 $PACKER_VCC_NET
.sym 90405 F2SRAM.SPI_READER.io_mosi
.sym 90413 F2SRAM.SPI_READER.io_mosi
.sym 90422 F2SRAM.SPI_READER.io_cs_n
.sym 90448 SRAM.rdata_2[6]
.sym 90449 wdata[8]
.sym 90451 SRAM.rdata_2[9]
.sym 90460 SRAM.rdata_2[2]
.sym 90462 SRAM.rdata_3[2]
.sym 90465 SRAM.rdata_3[9]
.sym 90467 SRAM.rdata_2[6]
.sym 90468 SRAM.rdata_3[5]
.sym 90469 SRAM.rdata_2[9]
.sym 90470 SRAM.rdata_3[6]
.sym 90471 SRAM.rdata_3[12]
.sym 90472 SRAM.rdata_3[7]
.sym 90474 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90475 SRAM.rdata_2[10]
.sym 90476 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90479 SRAM.rdata_2[12]
.sym 90480 SRAM.rdata_2[7]
.sym 90482 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90484 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90486 SRAM.rdata_3[10]
.sym 90487 SRAM.rdata_2[11]
.sym 90488 SRAM.rdata_3[11]
.sym 90489 SRAM.rdata_2[5]
.sym 90491 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90492 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90493 SRAM.rdata_2[5]
.sym 90494 SRAM.rdata_3[5]
.sym 90497 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90498 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90499 SRAM.rdata_3[9]
.sym 90500 SRAM.rdata_2[9]
.sym 90503 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90504 SRAM.rdata_3[7]
.sym 90505 SRAM.rdata_2[7]
.sym 90506 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90509 SRAM.rdata_3[6]
.sym 90510 SRAM.rdata_2[6]
.sym 90511 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90512 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90515 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90516 SRAM.rdata_3[10]
.sym 90517 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90518 SRAM.rdata_2[10]
.sym 90521 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90522 SRAM.rdata_2[2]
.sym 90523 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90524 SRAM.rdata_3[2]
.sym 90527 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90528 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90529 SRAM.rdata_2[11]
.sym 90530 SRAM.rdata_3[11]
.sym 90533 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90534 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90535 SRAM.rdata_2[12]
.sym 90536 SRAM.rdata_3[12]
.sym 90560 SRAM.rdata_3[5]
.sym 90561 wdata[8]
.sym 90562 SRAM.rdata_3[6]
.sym 90564 SRAM.rdata_3[7]
.sym 90565 wdata[15]
.sym 90566 wdata[4]
.sym 90567 wdata[5]
.sym 90569 wdata[14]
.sym 90581 SRAM.rdata_3[10]
.sym 90583 SRAM.rdata_3[11]
.sym 90587 $PACKER_VCC_NET
.sym 90588 F2SRAM.SPI_READER.io_clk
.sym 90589 SRAM.rdata_2[3]
.sym 90595 SRAM.rdata_2[2]
.sym 90604 $PACKER_GND_NET
.sym 90606 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90623 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90625 SRAM.rdata_3[14]
.sym 90627 SRAM.rdata_3[15]
.sym 90629 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90631 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90637 SRAM.rdata_2[15]
.sym 90646 SRAM.rdata_2[3]
.sym 90648 SRAM.rdata_3[3]
.sym 90649 SRAM.rdata_2[14]
.sym 90654 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90655 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90656 SRAM.rdata_3[14]
.sym 90657 SRAM.rdata_2[14]
.sym 90672 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90673 SRAM.rdata_2[15]
.sym 90674 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90675 SRAM.rdata_3[15]
.sym 90696 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 90697 SRAM.rdata_2[3]
.sym 90698 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90699 SRAM.rdata_3[3]
.sym 90715 SRAM.rdata_3[12]
.sym 90716 addr[11]
.sym 90717 SRAM.rdata_3[9]
.sym 90719 SRAM.rdata_3[13]
.sym 90720 addr[13]
.sym 90721 addr[10]
.sym 90722 addr[2]
.sym 90723 SRAM.rdata_3[15]
.sym 90725 SRAM.rdata_3[8]
.sym 90726 addr[3]
.sym 90731 F2SRAM.spi_go
.sym 90736 F2SRAM.spi_go
.sym 90747 F2SRAM.SPI_READER.cnt_len[3]
.sym 90748 F2SRAM.SPI_READER.cnt_len[0]
.sym 90751 $PACKER_VCC_NET
.sym 90754 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 90757 F2SRAM.spi_go
.sym 90758 F2SRAM.SPI_READER.cnt_len[6]
.sym 90759 $PACKER_VCC_NET
.sym 90761 F2SRAM.SPI_READER.cnt_len[1]
.sym 90764 F2SRAM.SPI_READER.cnt_len[4]
.sym 90765 F2SRAM.SPI_READER.cnt_len[5]
.sym 90767 F2SRAM.SPI_READER.cnt_len[7]
.sym 90770 F2SRAM.SPI_READER.cnt_len[2]
.sym 90771 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90776 $auto$alumacc.cc:474:replace_alu$3184.C[1]
.sym 90778 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 90779 F2SRAM.SPI_READER.cnt_len[0]
.sym 90782 $auto$alumacc.cc:474:replace_alu$3184.C[2]
.sym 90784 $PACKER_VCC_NET
.sym 90785 F2SRAM.SPI_READER.cnt_len[1]
.sym 90786 $auto$alumacc.cc:474:replace_alu$3184.C[1]
.sym 90788 $auto$alumacc.cc:474:replace_alu$3184.C[3]
.sym 90790 F2SRAM.SPI_READER.cnt_len[2]
.sym 90791 $PACKER_VCC_NET
.sym 90792 $auto$alumacc.cc:474:replace_alu$3184.C[2]
.sym 90794 $auto$alumacc.cc:474:replace_alu$3184.C[4]
.sym 90796 $PACKER_VCC_NET
.sym 90797 F2SRAM.SPI_READER.cnt_len[3]
.sym 90798 $auto$alumacc.cc:474:replace_alu$3184.C[3]
.sym 90800 $auto$alumacc.cc:474:replace_alu$3184.C[5]
.sym 90802 $PACKER_VCC_NET
.sym 90803 F2SRAM.SPI_READER.cnt_len[4]
.sym 90804 $auto$alumacc.cc:474:replace_alu$3184.C[4]
.sym 90806 $auto$alumacc.cc:474:replace_alu$3184.C[6]
.sym 90808 $PACKER_VCC_NET
.sym 90809 F2SRAM.SPI_READER.cnt_len[5]
.sym 90810 $auto$alumacc.cc:474:replace_alu$3184.C[5]
.sym 90812 $auto$alumacc.cc:474:replace_alu$3184.C[7]
.sym 90814 F2SRAM.SPI_READER.cnt_len[6]
.sym 90815 $PACKER_VCC_NET
.sym 90816 $auto$alumacc.cc:474:replace_alu$3184.C[6]
.sym 90818 $auto$alumacc.cc:474:replace_alu$3184.C[8]
.sym 90820 $PACKER_VCC_NET
.sym 90821 F2SRAM.SPI_READER.cnt_len[7]
.sym 90822 $auto$alumacc.cc:474:replace_alu$3184.C[7]
.sym 90823 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90824 CLK36_$glb_clk
.sym 90825 F2SRAM.spi_go
.sym 90838 addr[10]
.sym 90840 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:68$452_Y
.sym 90841 addr[2]
.sym 90842 SRAM.rdata_2[5]
.sym 90843 addr[5]
.sym 90844 addr[7]
.sym 90846 SRAM.rdata_2[7]
.sym 90848 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 90862 $auto$alumacc.cc:474:replace_alu$3184.C[8]
.sym 90874 $PACKER_VCC_NET
.sym 90878 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90881 F2SRAM.SPI_READER.cnt_len[14]
.sym 90882 $PACKER_VCC_NET
.sym 90883 F2SRAM.SPI_READER.cnt_len[8]
.sym 90887 F2SRAM.SPI_READER.cnt_len[12]
.sym 90888 F2SRAM.SPI_READER.cnt_len[13]
.sym 90890 F2SRAM.SPI_READER.cnt_len[15]
.sym 90892 F2SRAM.SPI_READER.cnt_len[9]
.sym 90893 F2SRAM.SPI_READER.cnt_len[10]
.sym 90894 F2SRAM.SPI_READER.cnt_len[11]
.sym 90896 F2SRAM.spi_go
.sym 90899 $auto$alumacc.cc:474:replace_alu$3184.C[9]
.sym 90901 $PACKER_VCC_NET
.sym 90902 F2SRAM.SPI_READER.cnt_len[8]
.sym 90903 $auto$alumacc.cc:474:replace_alu$3184.C[8]
.sym 90905 $auto$alumacc.cc:474:replace_alu$3184.C[10]
.sym 90907 F2SRAM.SPI_READER.cnt_len[9]
.sym 90908 $PACKER_VCC_NET
.sym 90909 $auto$alumacc.cc:474:replace_alu$3184.C[9]
.sym 90911 $auto$alumacc.cc:474:replace_alu$3184.C[11]
.sym 90913 F2SRAM.SPI_READER.cnt_len[10]
.sym 90914 $PACKER_VCC_NET
.sym 90915 $auto$alumacc.cc:474:replace_alu$3184.C[10]
.sym 90917 $auto$alumacc.cc:474:replace_alu$3184.C[12]
.sym 90919 F2SRAM.SPI_READER.cnt_len[11]
.sym 90920 $PACKER_VCC_NET
.sym 90921 $auto$alumacc.cc:474:replace_alu$3184.C[11]
.sym 90923 $auto$alumacc.cc:474:replace_alu$3184.C[13]
.sym 90925 $PACKER_VCC_NET
.sym 90926 F2SRAM.SPI_READER.cnt_len[12]
.sym 90927 $auto$alumacc.cc:474:replace_alu$3184.C[12]
.sym 90929 $auto$alumacc.cc:474:replace_alu$3184.C[14]
.sym 90931 $PACKER_VCC_NET
.sym 90932 F2SRAM.SPI_READER.cnt_len[13]
.sym 90933 $auto$alumacc.cc:474:replace_alu$3184.C[13]
.sym 90935 $auto$alumacc.cc:474:replace_alu$3184.C[15]
.sym 90937 F2SRAM.SPI_READER.cnt_len[14]
.sym 90938 $PACKER_VCC_NET
.sym 90939 $auto$alumacc.cc:474:replace_alu$3184.C[14]
.sym 90941 $auto$alumacc.cc:474:replace_alu$3184.C[16]
.sym 90943 $PACKER_VCC_NET
.sym 90944 F2SRAM.SPI_READER.cnt_len[15]
.sym 90945 $auto$alumacc.cc:474:replace_alu$3184.C[15]
.sym 90946 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90947 CLK36_$glb_clk
.sym 90948 F2SRAM.spi_go
.sym 90961 SRAM.rdata_2[12]
.sym 90964 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 90970 $PACKER_VCC_NET
.sym 90980 $PACKER_VCC_NET
.sym 90985 $auto$alumacc.cc:474:replace_alu$3184.C[16]
.sym 90990 F2SRAM.SPI_READER.cnt_len[16]
.sym 90999 F2SRAM.SPI_READER.cnt_len[17]
.sym 91013 $PACKER_VCC_NET
.sym 91017 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 91019 F2SRAM.spi_go
.sym 91022 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 91024 $PACKER_VCC_NET
.sym 91025 F2SRAM.SPI_READER.cnt_len[16]
.sym 91026 $auto$alumacc.cc:474:replace_alu$3184.C[16]
.sym 91030 F2SRAM.SPI_READER.cnt_len[17]
.sym 91031 $PACKER_VCC_NET
.sym 91032 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 91069 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 91070 CLK36_$glb_clk
.sym 91071 F2SRAM.spi_go
.sym 92211 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92327 $abc$29714$new_n2183_
.sym 92347 reffreq[2]
.sym 92348 reffreq[1]
.sym 92350 reffreq[0]
.sym 92370 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92375 $nextpnr_ICESTORM_LC_14$O
.sym 92377 reffreq[0]
.sym 92381 $auto$alumacc.cc:474:replace_alu$3220.C[2]
.sym 92384 reffreq[1]
.sym 92390 reffreq[2]
.sym 92391 $auto$alumacc.cc:474:replace_alu$3220.C[2]
.sym 92406 reffreq[0]
.sym 92407 reffreq[2]
.sym 92408 reffreq[1]
.sym 92418 reffreq[1]
.sym 92419 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92420 reffreq[0]
.sym 92421 reffreq[2]
.sym 92428 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92456 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92460 $abc$29714$new_n2174_
.sym 92467 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92468 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 92475 UI_inst.disppos[4]
.sym 92477 UI_inst.disppos[0]
.sym 92479 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8530_new_
.sym 92480 $abc$29714$new_n2183_
.sym 92481 $abc$29714$new_n2187_
.sym 92483 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92485 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92486 reffreq[2]
.sym 92487 reffreq[1]
.sym 92489 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 92492 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 92494 UI_inst.disppos[1]
.sym 92495 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 92496 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 92497 reffreq[0]
.sym 92499 $abc$29714$new_n2187_
.sym 92500 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 92501 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 92505 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92506 UI_inst.disppos[4]
.sym 92507 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 92508 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 92511 reffreq[0]
.sym 92513 reffreq[2]
.sym 92514 reffreq[1]
.sym 92517 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92518 reffreq[0]
.sym 92519 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 92520 reffreq[2]
.sym 92523 reffreq[2]
.sym 92524 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 92525 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 92526 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92529 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92530 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8530_new_
.sym 92531 $abc$29714$new_n2183_
.sym 92535 UI_inst.disppos[4]
.sym 92537 UI_inst.disppos[0]
.sym 92538 UI_inst.disppos[1]
.sym 92541 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92542 UI_inst.disppos[4]
.sym 92544 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 92548 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 92549 $abc$29714$new_n2291_
.sym 92550 $abc$29714$auto$wreduce.cc:455:run$3046[1]_new_inv_
.sym 92551 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 92552 $abc$29714$new_n2330_
.sym 92553 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 92554 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12470[3]_new_
.sym 92555 $abc$29714$new_n2268_
.sym 92561 UI_inst.disppos[4]
.sym 92563 UI_inst.disppos[0]
.sym 92569 $abc$29714$new_n2187_
.sym 92578 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92580 UI_inst.disppos[1]
.sym 92581 $abc$29714$new_n2183_
.sym 92591 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92592 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92593 $abc$29714$new_n2218_
.sym 92596 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 92597 $abc$29714$new_n2187_
.sym 92598 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92599 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92604 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 92605 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92606 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92608 UI_inst.disppos[0]
.sym 92609 $abc$29714$new_n2330_
.sym 92610 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 92611 UI_inst.disppos[3]
.sym 92612 $abc$29714$new_n2268_
.sym 92613 UI_inst.disppos[1]
.sym 92614 $abc$29714$new_n2291_
.sym 92618 $abc$29714$new_n2197_
.sym 92619 UI_inst.disppos[2]
.sym 92620 $abc$29714$new_n2267_
.sym 92623 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92624 $abc$29714$new_n2267_
.sym 92625 $abc$29714$new_n2268_
.sym 92628 UI_inst.disppos[0]
.sym 92630 UI_inst.disppos[1]
.sym 92636 UI_inst.disppos[3]
.sym 92637 UI_inst.disppos[2]
.sym 92640 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92641 $abc$29714$new_n2218_
.sym 92642 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 92643 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 92646 $abc$29714$new_n2197_
.sym 92647 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92648 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 92649 $abc$29714$new_n2187_
.sym 92652 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 92653 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92654 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 92655 $abc$29714$new_n2291_
.sym 92658 $abc$29714$new_n2267_
.sym 92660 $abc$29714$new_n2330_
.sym 92661 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92664 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 92665 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 92666 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 92667 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92671 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 92672 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92673 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6894_new_inv_
.sym 92674 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 92675 $abc$29714$new_n2247_
.sym 92676 $abc$29714$new_n4012_
.sym 92677 refIO
.sym 92678 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12462[1]_new_inv_
.sym 92683 $abc$29714$new_n2187_
.sym 92685 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92691 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25725
.sym 92695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92696 UI_inst.disppos[4]
.sym 92700 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92701 UI_inst.disppos[0]
.sym 92703 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 92705 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 92706 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92712 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 92714 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 92716 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 92717 $abc$29714$new_n2206_
.sym 92719 UI_inst.disppos[0]
.sym 92720 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92721 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[4]_new_
.sym 92722 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 92723 UI_inst.disppos[2]
.sym 92724 UI_inst.disppos[1]
.sym 92725 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 92726 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 92727 UI_inst.disppos[3]
.sym 92728 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 92730 $abc$29714$new_n2197_
.sym 92731 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 92733 $abc$29714$new_n4012_
.sym 92736 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$and$/usr/local/bin/../share/yosys/techmap.v:434$6874_Y[4]_new_
.sym 92737 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 92738 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6894_new_inv_
.sym 92740 $abc$29714$new_n2190_
.sym 92741 $abc$29714$new_n2204_
.sym 92742 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92745 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 92746 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 92751 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$and$/usr/local/bin/../share/yosys/techmap.v:434$6874_Y[4]_new_
.sym 92752 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 92753 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6894_new_inv_
.sym 92754 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 92757 UI_inst.disppos[2]
.sym 92758 UI_inst.disppos[1]
.sym 92759 UI_inst.disppos[3]
.sym 92760 UI_inst.disppos[0]
.sym 92763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92764 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 92765 $abc$29714$new_n2190_
.sym 92766 $abc$29714$new_n2204_
.sym 92769 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 92770 $abc$29714$new_n2206_
.sym 92771 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[4]_new_
.sym 92772 $abc$29714$new_n4012_
.sym 92775 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 92776 $abc$29714$new_n2204_
.sym 92777 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92782 $abc$29714$new_n2190_
.sym 92783 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 92787 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 92788 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 92789 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 92790 $abc$29714$new_n2197_
.sym 92796 $abc$29714$auto$wreduce.cc:455:run$3033[2]
.sym 92797 $abc$29714$auto$wreduce.cc:455:run$3033[3]
.sym 92798 $abc$29714$auto$wreduce.cc:455:run$3033[4]
.sym 92799 $abc$29714$new_n2204_
.sym 92800 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92801 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 92814 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25706
.sym 92825 $abc$29714$new_n2187_
.sym 92826 UI_inst.state[1]
.sym 92836 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 92837 $abc$29714$new_n2190_
.sym 92839 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 92844 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92845 $abc$29714$new_n2197_
.sym 92846 UI_inst.disppos[0]
.sym 92847 UI_inst.disppos[1]
.sym 92850 UI_inst.disppos[3]
.sym 92852 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92853 $abc$29714$auto$wreduce.cc:455:run$3033[2]
.sym 92854 $abc$29714$auto$wreduce.cc:455:run$3033[3]
.sym 92855 $abc$29714$auto$wreduce.cc:455:run$3033[4]
.sym 92856 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 92857 UI_inst.disppos[4]
.sym 92860 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92862 UI_inst.disppos[2]
.sym 92863 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92864 $abc$29714$new_n2174_
.sym 92866 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 92868 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92870 $abc$29714$new_n2174_
.sym 92874 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 92875 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 92876 $abc$29714$new_n2197_
.sym 92877 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 92882 $abc$29714$new_n2190_
.sym 92883 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 92886 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92887 $abc$29714$auto$wreduce.cc:455:run$3033[2]
.sym 92888 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92889 UI_inst.disppos[2]
.sym 92892 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92893 UI_inst.disppos[1]
.sym 92894 UI_inst.disppos[0]
.sym 92895 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92899 UI_inst.disppos[0]
.sym 92900 UI_inst.disppos[1]
.sym 92904 UI_inst.disppos[4]
.sym 92905 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92906 $abc$29714$auto$wreduce.cc:455:run$3033[4]
.sym 92907 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92910 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92911 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92912 $abc$29714$auto$wreduce.cc:455:run$3033[3]
.sym 92913 UI_inst.disppos[3]
.sym 92915 CLK36_$glb_clk
.sym 92922 $abc$29714$new_n2174_
.sym 92929 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 92930 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 92941 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 92944 $abc$29714$new_n2174_
.sym 92961 UI_inst.disppos[0]
.sym 92962 UI_inst.disppos[1]
.sym 92964 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 92965 gain[1]
.sym 92969 UI_inst.disppos[2]
.sym 92970 gain[0]
.sym 92971 $PACKER_VCC_NET
.sym 92972 UI_inst.disppos[4]
.sym 92973 UI_inst.disppos[3]
.sym 92975 $abc$29714$new_n2187_
.sym 92976 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92982 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 92983 $abc$29714$new_n2187_
.sym 92985 UI_inst.disppos[0]
.sym 92988 $abc$29714$auto$wreduce.cc:455:run$3033[0]
.sym 92991 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 92992 gain[0]
.sym 92993 $abc$29714$new_n2187_
.sym 92994 gain[1]
.sym 92997 UI_inst.disppos[0]
.sym 92999 UI_inst.disppos[4]
.sym 93000 UI_inst.disppos[1]
.sym 93003 UI_inst.disppos[2]
.sym 93005 UI_inst.disppos[3]
.sym 93006 UI_inst.disppos[4]
.sym 93009 $abc$29714$auto$wreduce.cc:455:run$3033[0]
.sym 93010 UI_inst.disppos[0]
.sym 93011 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 93012 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 93015 UI_inst.disppos[3]
.sym 93016 UI_inst.disppos[0]
.sym 93017 UI_inst.disppos[1]
.sym 93018 UI_inst.disppos[4]
.sym 93022 UI_inst.disppos[2]
.sym 93024 UI_inst.disppos[3]
.sym 93029 $PACKER_VCC_NET
.sym 93030 UI_inst.disppos[0]
.sym 93033 gain[0]
.sym 93034 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 93035 $abc$29714$new_n2187_
.sym 93038 CLK36_$glb_clk
.sym 93067 UI_inst.disppos[0]
.sym 93082 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 93086 $abc$29714$new_n2174_
.sym 93094 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 93101 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 93102 UI_inst.dispdone
.sym 93110 UI_inst.dispdone
.sym 93144 $abc$29714$new_n2174_
.sym 93145 UI_inst.dispdone
.sym 93146 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 93147 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 93152 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 93153 UI_inst.dispdone
.sym 93161 CLK36_$glb_clk
.sym 93218 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 93267 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 93284 CLK36_$glb_clk
.sym 93547 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27747
.sym 93574 UI_inst.LCD.tx_delay_value[3]
.sym 93575 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 93578 UI_inst.LCD.tx_delay_value[10]
.sym 93579 UI_inst.LCD.tx_delay_value[4]
.sym 93582 $abc$29714$new_n2546_
.sym 93583 UI_inst.LCD.tx_delay_value[9]
.sym 93585 UI_inst.LCD.tx_delay_value[1]
.sym 93587 $abc$29714$new_n2542_
.sym 93589 UI_inst.LCD.tx_delay_value[8]
.sym 93590 $abc$29714$new_n2531_
.sym 93591 $abc$29714$new_n2519_
.sym 93592 UI_inst.LCD.tx_delay_value[2]
.sym 93593 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 93595 $abc$29714$new_n2530_
.sym 93599 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 93606 $abc$29714$new_n2530_
.sym 93608 UI_inst.LCD.tx_delay_value[8]
.sym 93609 $abc$29714$new_n2531_
.sym 93612 UI_inst.LCD.tx_delay_value[3]
.sym 93613 $abc$29714$new_n2519_
.sym 93614 $abc$29714$new_n2542_
.sym 93618 $abc$29714$new_n2530_
.sym 93619 $abc$29714$new_n2531_
.sym 93621 UI_inst.LCD.tx_delay_value[9]
.sym 93624 UI_inst.LCD.tx_delay_value[2]
.sym 93626 $abc$29714$new_n2542_
.sym 93627 $abc$29714$new_n2519_
.sym 93630 $abc$29714$new_n2546_
.sym 93632 $abc$29714$new_n2519_
.sym 93633 UI_inst.LCD.tx_delay_value[1]
.sym 93636 UI_inst.LCD.tx_delay_value[10]
.sym 93637 $abc$29714$new_n2530_
.sym 93638 $abc$29714$new_n2531_
.sym 93642 UI_inst.LCD.tx_delay_value[4]
.sym 93643 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 93644 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 93645 $abc$29714$new_n2531_
.sym 93652 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 93653 CLK36_$glb_clk
.sym 93696 UI_inst.LCD.main_delay_load
.sym 93698 UI_inst.LCD.tx_delay_value[9]
.sym 93700 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[4]
.sym 93704 UI_inst.LCD.tx_delay_value[8]
.sym 93705 $abc$29714$new_n2794_
.sym 93706 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[2]
.sym 93707 UI_inst.LCD.tx_delay_value[2]
.sym 93710 UI_inst.LCD.tx_delay_value[4]
.sym 93712 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[8]
.sym 93713 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[9]
.sym 93717 UI_inst.LCD.main_delay_value[4]
.sym 93720 $abc$29714$new_n2804_
.sym 93723 UI_inst.LCD.main_delay_value[9]
.sym 93726 UI_inst.LCD.tx_delay_load
.sym 93729 UI_inst.LCD.main_delay_load
.sym 93730 UI_inst.LCD.tx_delay_load
.sym 93731 UI_inst.LCD.tx_delay_value[9]
.sym 93732 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[9]
.sym 93735 UI_inst.LCD.tx_delay_value[4]
.sym 93736 UI_inst.LCD.main_delay_load
.sym 93737 UI_inst.LCD.tx_delay_load
.sym 93738 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[4]
.sym 93741 UI_inst.LCD.main_delay_load
.sym 93742 UI_inst.LCD.main_delay_value[4]
.sym 93743 $abc$29714$new_n2794_
.sym 93747 UI_inst.LCD.tx_delay_load
.sym 93748 UI_inst.LCD.main_delay_load
.sym 93749 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[2]
.sym 93750 UI_inst.LCD.tx_delay_value[2]
.sym 93753 UI_inst.LCD.main_delay_load
.sym 93754 $abc$29714$new_n2804_
.sym 93755 UI_inst.LCD.main_delay_value[9]
.sym 93771 UI_inst.LCD.tx_delay_value[8]
.sym 93772 UI_inst.LCD.main_delay_load
.sym 93773 UI_inst.LCD.tx_delay_load
.sym 93774 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[8]
.sym 93776 CLK36_$glb_clk
.sym 93779 UI_inst.LCD.tx_delay_value[15]
.sym 93782 UI_inst.LCD.tx_delay_value[11]
.sym 93785 UI_inst.LCD.tx_delay_value[12]
.sym 93802 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 93808 $abc$29714$new_n2519_
.sym 93820 UI_inst.LCD.main_delay_load
.sym 93821 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[10]
.sym 93822 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[11]
.sym 93823 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[12]
.sym 93824 UI_inst.LCD.main_delay_value[10]
.sym 93825 $abc$29714$new_n2806_
.sym 93826 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[15]
.sym 93828 UI_inst.LCD.main_delay_load
.sym 93829 UI_inst.LCD.tx_delay_value[10]
.sym 93830 UI_inst.LCD.delay_counter.counter[10]
.sym 93831 UI_inst.LCD.delay_counter.counter[9]
.sym 93834 $abc$29714$new_n2802_
.sym 93835 UI_inst.LCD.main_delay_value[12]
.sym 93836 UI_inst.LCD.tx_delay_value[15]
.sym 93838 UI_inst.LCD.tx_delay_load
.sym 93839 UI_inst.LCD.main_delay_value[8]
.sym 93842 $abc$29714$new_n2809_
.sym 93843 UI_inst.LCD.delay_counter.counter[15]
.sym 93846 UI_inst.LCD.tx_delay_load
.sym 93847 UI_inst.LCD.tx_delay_value[11]
.sym 93848 UI_inst.LCD.delay_counter.counter[12]
.sym 93850 UI_inst.LCD.tx_delay_value[12]
.sym 93852 UI_inst.LCD.tx_delay_load
.sym 93853 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[15]
.sym 93854 UI_inst.LCD.main_delay_load
.sym 93855 UI_inst.LCD.tx_delay_value[15]
.sym 93859 UI_inst.LCD.main_delay_value[8]
.sym 93860 UI_inst.LCD.main_delay_load
.sym 93861 $abc$29714$new_n2802_
.sym 93864 UI_inst.LCD.delay_counter.counter[12]
.sym 93865 UI_inst.LCD.delay_counter.counter[9]
.sym 93866 UI_inst.LCD.delay_counter.counter[10]
.sym 93867 UI_inst.LCD.delay_counter.counter[15]
.sym 93870 UI_inst.LCD.main_delay_load
.sym 93872 UI_inst.LCD.main_delay_value[10]
.sym 93873 $abc$29714$new_n2806_
.sym 93876 UI_inst.LCD.main_delay_load
.sym 93877 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[11]
.sym 93878 UI_inst.LCD.tx_delay_load
.sym 93879 UI_inst.LCD.tx_delay_value[11]
.sym 93882 UI_inst.LCD.main_delay_load
.sym 93884 $abc$29714$new_n2809_
.sym 93885 UI_inst.LCD.main_delay_value[12]
.sym 93888 UI_inst.LCD.tx_delay_load
.sym 93889 UI_inst.LCD.main_delay_load
.sym 93890 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[10]
.sym 93891 UI_inst.LCD.tx_delay_value[10]
.sym 93894 UI_inst.LCD.tx_delay_load
.sym 93895 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[12]
.sym 93896 UI_inst.LCD.main_delay_load
.sym 93897 UI_inst.LCD.tx_delay_value[12]
.sym 93899 CLK36_$glb_clk
.sym 93920 UI_inst.LCD.main_delay_value[10]
.sym 93924 UI_inst.LCD.main_delay_load
.sym 93951 UI_inst.LCD.tx_delay_value[13]
.sym 93953 UI_inst.LCD.main_delay_load
.sym 93955 $abc$29714$new_n2811_
.sym 93963 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[13]
.sym 93968 UI_inst.LCD.main_delay_value[13]
.sym 93970 UI_inst.LCD.tx_delay_load
.sym 93999 UI_inst.LCD.main_delay_load
.sym 94001 $abc$29714$new_n2811_
.sym 94002 UI_inst.LCD.main_delay_value[13]
.sym 94005 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[13]
.sym 94006 UI_inst.LCD.main_delay_load
.sym 94007 UI_inst.LCD.tx_delay_load
.sym 94008 UI_inst.LCD.tx_delay_value[13]
.sym 94022 CLK36_$glb_clk
.sym 94039 UI_inst.LCD.main_delay_load
.sym 94067 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 94080 $abc$29714$new_n2519_
.sym 94090 UI_inst.LCD.tx_delay_value[13]
.sym 94105 UI_inst.LCD.tx_delay_value[13]
.sym 94107 $abc$29714$new_n2519_
.sym 94144 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 94145 CLK36_$glb_clk
.sym 94157 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 94222 F2SRAM.SPI_READER.io_clk
.sym 94223 $PACKER_GND_NET
.sym 94225 F2SRAM.SPI_READER.io_cs_n
.sym 94226 F2SRAM.SPI_READER.io_cs_n
.sym 94228 $PACKER_VCC_NET
.sym 94230 CLK36_$glb_clk
.sym 94232 $PACKER_GND_NET
.sym 94237 F2SRAM.SPI_READER.io_cs_n
.sym 94241 $PACKER_VCC_NET
.sym 94242 F2SRAM.SPI_READER.io_clk
.sym 94245 F2SRAM.SPI_READER.io_cs_n
.sym 94271 wdata[14]
.sym 94272 addr[0]
.sym 94308 F2SRAM.SPI_READER.io_clk
.sym 94350 F2SRAM.SPI_READER.io_clk
.sym 94391 wdata[6]
.sym 94394 wdata[13]
.sym 94395 wdata[6]
.sym 94399 wdata[14]
.sym 94400 wdata[12]
.sym 94418 SRAM.rdata_3[3]
.sym 94421 addr[8]
.sym 94423 addr[0]
.sym 94427 addr[9]
.sym 94553 SRAM.rdata_3[11]
.sym 94554 wdata[15]
.sym 94556 addr[4]
.sym 94558 wdata[9]
.sym 94561 SRAM.rdata_3[10]
.sym 94562 wen
.sym 94565 wdata[10]
.sym 94566 SRAM.rdata_2[8]
.sym 94570 SRAM.rdata_2[10]
.sym 94572 SRAM.rdata_2[11]
.sym 94689 addr[3]
.sym 94692 SRAM.rdata_2[3]
.sym 94693 addr[11]
.sym 94700 SRAM.rdata_2[2]
.sym 94706 SRAM.rdata_2[14]
.sym 94708 SRAM.rdata_2[15]
.sym 94829 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$26037
.sym 94830 $PACKER_GND_NET
.sym 94836 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 94842 $PACKER_VCC_NET
.sym 96539 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 96543 $abc$29714$new_n2174_
.sym 96576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 96577 $abc$29714$new_n2174_
.sym 96643 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 96649 $abc$29714$new_n2197_
.sym 96664 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96665 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96667 $abc$29714$new_n2187_
.sym 96670 refIO
.sym 96672 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96675 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 96676 $abc$29714$new_n2247_
.sym 96677 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 96678 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12470[3]_new_
.sym 96686 $abc$29714$new_n2183_
.sym 96688 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 96689 UI_inst.disppos[1]
.sym 96690 UI_inst.disppos[0]
.sym 96691 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 96692 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 96693 UI_inst.disppos[4]
.sym 96694 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 96697 $abc$29714$new_n2183_
.sym 96699 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96703 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96704 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 96705 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 96706 refIO
.sym 96709 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 96710 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12470[3]_new_
.sym 96711 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96712 $abc$29714$new_n2247_
.sym 96715 $abc$29714$new_n2187_
.sym 96718 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96721 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 96722 $abc$29714$new_n2247_
.sym 96723 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 96724 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 96727 UI_inst.disppos[0]
.sym 96728 UI_inst.disppos[1]
.sym 96729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 96730 UI_inst.disppos[4]
.sym 96733 refIO
.sym 96734 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96735 $abc$29714$new_n2183_
.sym 96739 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 96740 refIO
.sym 96741 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 96742 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 96777 $abc$29714$new_n2187_
.sym 96796 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96806 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 96808 $abc$29714$new_n2183_
.sym 96809 refIO
.sym 96810 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 96811 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96812 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96813 $abc$29714$new_n2174_
.sym 96814 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25706
.sym 96816 $abc$29714$new_n2204_
.sym 96818 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12462[1]_new_inv_
.sym 96823 UI_inst.state[1]
.sym 96825 $abc$29714$new_n2197_
.sym 96826 UI_inst.disppos[0]
.sym 96828 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 96829 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 96830 UI_inst.disppos[2]
.sym 96831 UI_inst.disppos[1]
.sym 96833 UI_inst.disppos[4]
.sym 96834 UI_inst.disppos[3]
.sym 96838 $abc$29714$new_n2204_
.sym 96839 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 96843 UI_inst.disppos[3]
.sym 96845 UI_inst.disppos[2]
.sym 96849 UI_inst.disppos[4]
.sym 96851 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 96854 UI_inst.disppos[1]
.sym 96855 UI_inst.disppos[3]
.sym 96856 UI_inst.disppos[0]
.sym 96857 UI_inst.disppos[2]
.sym 96860 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 96861 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 96862 $abc$29714$new_n2197_
.sym 96863 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 96866 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 96867 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12462[1]_new_inv_
.sym 96868 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 96869 UI_inst.state[1]
.sym 96874 refIO
.sym 96878 $abc$29714$new_n2183_
.sym 96879 refIO
.sym 96880 $abc$29714$new_n2174_
.sym 96881 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 96882 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25706
.sym 96883 CLK36_$glb_clk
.sym 96917 $abc$29714$new_n2174_
.sym 96945 UI_inst.disppos[2]
.sym 96946 UI_inst.disppos[1]
.sym 96949 UI_inst.disppos[3]
.sym 96953 UI_inst.disppos[2]
.sym 96956 UI_inst.disppos[4]
.sym 96957 UI_inst.disppos[3]
.sym 96961 UI_inst.disppos[0]
.sym 96974 $nextpnr_ICESTORM_LC_12$O
.sym 96976 UI_inst.disppos[0]
.sym 96980 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 96982 UI_inst.disppos[1]
.sym 96986 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 96989 UI_inst.disppos[2]
.sym 96990 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 96992 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 96995 UI_inst.disppos[3]
.sym 96996 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 97000 UI_inst.disppos[4]
.sym 97002 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 97005 UI_inst.disppos[0]
.sym 97007 UI_inst.disppos[4]
.sym 97008 UI_inst.disppos[1]
.sym 97012 UI_inst.disppos[2]
.sym 97014 UI_inst.disppos[3]
.sym 97017 UI_inst.disppos[0]
.sym 97018 UI_inst.disppos[3]
.sym 97019 UI_inst.disppos[4]
.sym 97020 UI_inst.disppos[2]
.sym 97054 $abc$29714$new_n2204_
.sym 97092 UI_inst.disppos[0]
.sym 97109 UI_inst.disppos[1]
.sym 97111 UI_inst.disppos[4]
.sym 97144 UI_inst.disppos[4]
.sym 97146 UI_inst.disppos[1]
.sym 97147 UI_inst.disppos[0]
.sym 97193 $abc$29714$new_n2174_
.sym 98055 UI_inst.LCD.tx_delay_value[15]
.sym 98058 UI_inst.LCD.tx_delay_value[11]
.sym 98061 UI_inst.LCD.tx_delay_value[12]
.sym 98081 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 98085 $abc$29714$new_n2519_
.sym 98093 UI_inst.LCD.tx_delay_value[15]
.sym 98096 $abc$29714$new_n2519_
.sym 98111 UI_inst.LCD.tx_delay_value[11]
.sym 98113 $abc$29714$new_n2519_
.sym 98129 UI_inst.LCD.tx_delay_value[12]
.sym 98132 $abc$29714$new_n2519_
.sym 98133 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27597
.sym 98134 CLK36_$glb_clk
.sym 98492 CLK36_$glb_clk
.sym 98497 wdata[0]
.sym 98498 wdata[1]
.sym 98499 wdata[3]
.sym 98500 wdata[14]
.sym 98502 wdata[10]
.sym 98503 wdata[13]
.sym 98504 wdata[6]
.sym 98505 wdata[0]
.sym 98506 wdata[1]
.sym 98507 wdata[12]
.sym 98508 wdata[9]
.sym 98509 wdata[3]
.sym 98510 wdata[6]
.sym 98512 wdata[11]
.sym 98513 wdata[4]
.sym 98514 wdata[5]
.sym 98516 wdata[8]
.sym 98518 wdata[7]
.sym 98521 wdata[4]
.sym 98522 wdata[5]
.sym 98524 wdata[2]
.sym 98526 wdata[7]
.sym 98527 wdata[2]
.sym 98528 wdata[15]
.sym 98529 wdata[0]
.sym 98530 wdata[8]
.sym 98531 wdata[0]
.sym 98532 wdata[1]
.sym 98533 wdata[9]
.sym 98534 wdata[1]
.sym 98535 wdata[2]
.sym 98536 wdata[10]
.sym 98537 wdata[2]
.sym 98538 wdata[3]
.sym 98539 wdata[11]
.sym 98540 wdata[3]
.sym 98541 wdata[4]
.sym 98542 wdata[12]
.sym 98543 wdata[4]
.sym 98544 wdata[5]
.sym 98545 wdata[13]
.sym 98546 wdata[5]
.sym 98547 wdata[6]
.sym 98548 wdata[14]
.sym 98549 wdata[6]
.sym 98550 wdata[7]
.sym 98551 wdata[15]
.sym 98552 wdata[7]
.sym 98600 SRAM.rdata_3[0]
.sym 98601 SRAM.rdata_3[1]
.sym 98602 SRAM.rdata_3[2]
.sym 98603 SRAM.rdata_3[3]
.sym 98604 SRAM.rdata_3[4]
.sym 98605 SRAM.rdata_3[5]
.sym 98606 SRAM.rdata_3[6]
.sym 98607 SRAM.rdata_3[7]
.sym 98636 SRAM.rdata_3[0]
.sym 98638 wdata[3]
.sym 98640 SRAM.rdata_3[1]
.sym 98641 wdata[9]
.sym 98642 wdata[3]
.sym 98643 wdata[10]
.sym 98645 wdata[11]
.sym 98647 wdata[1]
.sym 98696 CLK36_$glb_clk
.sym 98702 addr[4]
.sym 98703 addr[1]
.sym 98704 addr[9]
.sym 98705 addr[8]
.sym 98706 wdata[14]
.sym 98707 addr[0]
.sym 98711 addr[1]
.sym 98712 wdata[9]
.sym 98713 addr[0]
.sym 98714 wdata[13]
.sym 98716 wdata[15]
.sym 98718 addr[11]
.sym 98719 addr[12]
.sym 98720 addr[13]
.sym 98721 addr[10]
.sym 98722 addr[2]
.sym 98723 wdata[11]
.sym 98724 wdata[10]
.sym 98725 wdata[8]
.sym 98726 addr[3]
.sym 98728 addr[5]
.sym 98729 wdata[12]
.sym 98731 addr[6]
.sym 98732 addr[7]
.sym 98733 addr[8]
.sym 98734 addr[0]
.sym 98735 wdata[8]
.sym 98736 addr[9]
.sym 98737 addr[1]
.sym 98738 wdata[9]
.sym 98739 addr[10]
.sym 98740 addr[2]
.sym 98741 wdata[10]
.sym 98742 addr[11]
.sym 98743 addr[3]
.sym 98744 wdata[11]
.sym 98745 addr[12]
.sym 98746 addr[4]
.sym 98747 wdata[12]
.sym 98748 addr[13]
.sym 98749 addr[5]
.sym 98750 wdata[13]
.sym 98751 addr[0]
.sym 98752 addr[6]
.sym 98753 wdata[14]
.sym 98754 addr[1]
.sym 98755 addr[7]
.sym 98756 wdata[15]
.sym 98796 SRAM.rdata_3[8]
.sym 98797 SRAM.rdata_3[9]
.sym 98798 SRAM.rdata_3[10]
.sym 98799 SRAM.rdata_3[11]
.sym 98800 SRAM.rdata_3[12]
.sym 98801 SRAM.rdata_3[13]
.sym 98802 SRAM.rdata_3[14]
.sym 98803 SRAM.rdata_3[15]
.sym 98810 addr[1]
.sym 98815 wdata[13]
.sym 98873 $PACKER_VCC_NET
.sym 98875 addr[9]
.sym 98876 addr[6]
.sym 98878 addr[4]
.sym 98880 addr[12]
.sym 98881 $PACKER_VCC_NET
.sym 98883 addr[8]
.sym 98886 addr[3]
.sym 98888 addr[11]
.sym 98889 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 98890 wen
.sym 98891 addr[13]
.sym 98892 addr[2]
.sym 98893 addr[7]
.sym 98897 addr[10]
.sym 98898 wen
.sym 98899 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:68$452_Y
.sym 98900 addr[5]
.sym 98905 $PACKER_VCC_NET
.sym 98906 addr[10]
.sym 98907 addr[2]
.sym 98908 $PACKER_VCC_NET
.sym 98909 addr[11]
.sym 98910 addr[3]
.sym 98911 $PACKER_VCC_NET
.sym 98912 addr[12]
.sym 98913 addr[4]
.sym 98914 $PACKER_VCC_NET
.sym 98915 addr[13]
.sym 98916 addr[5]
.sym 98917 $PACKER_VCC_NET
.sym 98918 wen
.sym 98919 addr[6]
.sym 98920 $PACKER_VCC_NET
.sym 98921 wen
.sym 98922 addr[7]
.sym 98923 $PACKER_VCC_NET
.sym 98924 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:68$452_Y
.sym 98925 addr[8]
.sym 98926 $PACKER_VCC_NET
.sym 98927 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 98928 addr[9]
.sym 98968 SRAM.rdata_2[0]
.sym 98969 SRAM.rdata_2[1]
.sym 98970 SRAM.rdata_2[2]
.sym 98971 SRAM.rdata_2[3]
.sym 98972 SRAM.rdata_2[4]
.sym 98973 SRAM.rdata_2[5]
.sym 98974 SRAM.rdata_2[6]
.sym 98975 SRAM.rdata_2[7]
.sym 98982 addr[8]
.sym 98984 addr[9]
.sym 98987 addr[4]
.sym 98990 $PACKER_VCC_NET
.sym 99052 $PACKER_GND_NET
.sym 99060 $PACKER_GND_NET
.sym 99068 $PACKER_VCC_NET
.sym 99076 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 SRAM.rdata_2[8]
.sym 99141 SRAM.rdata_2[9]
.sym 99142 SRAM.rdata_2[10]
.sym 99143 SRAM.rdata_2[11]
.sym 99144 SRAM.rdata_2[12]
.sym 99145 SRAM.rdata_2[13]
.sym 99146 SRAM.rdata_2[14]
.sym 99147 SRAM.rdata_2[15]
.sym 103399 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$442_Y[13]_new_
.sym 103400 SRAM.rdata_1[13]
.sym 103401 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 103407 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103408 SRAM.rdata_1[1]
.sym 103411 $abc$29714$new_n3291_
.sym 103412 $abc$29714$new_n3290_
.sym 103413 SRAM.rdata_0[1]
.sym 103414 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103415 $abc$29714$new_n3287_
.sym 103416 $abc$29714$new_n3286_
.sym 103417 SRAM.rdata_0[0]
.sym 103418 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103419 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103420 SRAM.rdata_1[0]
.sym 103423 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103424 SRAM.rdata_1[11]
.sym 103427 $abc$29714$new_n3331_
.sym 103428 $abc$29714$new_n3330_
.sym 103429 SRAM.rdata_0[11]
.sym 103430 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103431 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[0]_new_inv_
.sym 103432 cnt[11]
.sym 103435 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[11]_new_inv_
.sym 103436 cnt[11]
.sym 103439 $abc$29714$new_n3347_
.sym 103440 $abc$29714$new_n3346_
.sym 103441 SRAM.rdata_0[15]
.sym 103442 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103443 SRAM.rdata_0[13]
.sym 103444 $abc$29714$techmap\SRAM.$ternary$../sram16x16.v:21$443_Y[13]_new_
.sym 103445 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103446 cnt[11]
.sym 103447 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[1]_new_inv_
.sym 103448 cnt[11]
.sym 103451 $abc$29714$new_n3319_
.sym 103452 $abc$29714$new_n3318_
.sym 103453 SRAM.rdata_0[8]
.sym 103454 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103455 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103456 SRAM.rdata_1[15]
.sym 103459 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103460 SRAM.rdata_1[8]
.sym 103467 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[15]_new_
.sym 103468 cnt[11]
.sym 103471 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[8]_new_inv_
.sym 103472 cnt[11]
.sym 103487 $abc$29714$new_n3343_
.sym 103488 $abc$29714$new_n3342_
.sym 103489 SRAM.rdata_0[14]
.sym 103490 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 103491 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 103492 SRAM.rdata_1[14]
.sym 103507 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[14]_new_
.sym 103508 cnt[11]
.sym 103784 DAC1.acc[0]
.sym 103785 adcdata[0]
.sym 103788 DAC1.acc[1]
.sym 103789 adcdata[1]
.sym 103790 $auto$alumacc.cc:474:replace_alu$3166.C[1]
.sym 103792 DAC1.acc[2]
.sym 103793 adcdata[2]
.sym 103794 $auto$alumacc.cc:474:replace_alu$3166.C[2]
.sym 103796 DAC1.acc[3]
.sym 103797 adcdata[3]
.sym 103798 $auto$alumacc.cc:474:replace_alu$3166.C[3]
.sym 103800 DAC1.acc[4]
.sym 103801 adcdata[4]
.sym 103802 $auto$alumacc.cc:474:replace_alu$3166.C[4]
.sym 103804 DAC1.acc[5]
.sym 103805 adcdata[5]
.sym 103806 $auto$alumacc.cc:474:replace_alu$3166.C[5]
.sym 103808 DAC1.acc[6]
.sym 103809 adcdata[6]
.sym 103810 $auto$alumacc.cc:474:replace_alu$3166.C[6]
.sym 103812 DAC1.acc[7]
.sym 103813 adcdata[7]
.sym 103814 $auto$alumacc.cc:474:replace_alu$3166.C[7]
.sym 103816 DAC1.acc[8]
.sym 103817 adcdata[8]
.sym 103818 $auto$alumacc.cc:474:replace_alu$3166.C[8]
.sym 103820 DAC1.acc[9]
.sym 103821 adcdata[9]
.sym 103822 $auto$alumacc.cc:474:replace_alu$3166.C[9]
.sym 103824 DAC1.acc[10]
.sym 103825 adcdata[10]
.sym 103826 $auto$alumacc.cc:474:replace_alu$3166.C[10]
.sym 103828 DAC1.acc[11]
.sym 103829 adcdata[11]
.sym 103830 $auto$alumacc.cc:474:replace_alu$3166.C[11]
.sym 103832 DAC1.acc[12]
.sym 103833 adcdata[12]
.sym 103834 $auto$alumacc.cc:474:replace_alu$3166.C[12]
.sym 103836 DAC1.acc[13]
.sym 103837 adcdata[13]
.sym 103838 $auto$alumacc.cc:474:replace_alu$3166.C[13]
.sym 103840 DAC1.acc[14]
.sym 103841 adcdata[14]
.sym 103842 $auto$alumacc.cc:474:replace_alu$3166.C[14]
.sym 103844 DAC1.acc[15]
.sym 103845 DAC1.dac_val[15]
.sym 103846 $auto$alumacc.cc:474:replace_alu$3166.C[15]
.sym 103850 $auto$alumacc.cc:474:replace_alu$3166.C[16]
.sym 103851 adcdata[3]
.sym 103852 adcdata[2]
.sym 103853 adcdata[1]
.sym 103854 adcdata[0]
.sym 103859 adcdata[7]
.sym 103860 adcdata[6]
.sym 103861 adcdata[5]
.sym 103862 adcdata[4]
.sym 103863 adcdata[15]
.sym 103867 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[1]_new_inv_
.sym 103868 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[0]_new_inv_
.sym 103869 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[3]_new_inv_
.sym 103870 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3394[2]_new_inv_
.sym 103871 adcdata[11]
.sym 103872 adcdata[10]
.sym 103873 adcdata[9]
.sym 103874 adcdata[8]
.sym 103875 adcdata[15]
.sym 103876 adcdata[14]
.sym 103877 adcdata[13]
.sym 103878 adcdata[12]
.sym 103891 adc_host_hi.shiftdata[2]
.sym 104359 $abc$29714$new_n3311_
.sym 104360 $abc$29714$new_n3310_
.sym 104361 SRAM.rdata_0[6]
.sym 104362 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 104363 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 104364 SRAM.rdata_1[6]
.sym 104367 $abc$29714$new_n3323_
.sym 104368 $abc$29714$new_n3322_
.sym 104369 SRAM.rdata_0[9]
.sym 104370 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 104371 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 104372 SRAM.rdata_1[4]
.sym 104375 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 104376 SRAM.rdata_1[9]
.sym 104379 $abc$29714$new_n3303_
.sym 104380 $abc$29714$new_n3302_
.sym 104381 SRAM.rdata_0[4]
.sym 104382 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 104383 $abc$29714$new_n3315_
.sym 104384 $abc$29714$new_n3314_
.sym 104385 SRAM.rdata_0[7]
.sym 104386 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 104387 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 104388 SRAM.rdata_1[7]
.sym 104391 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[9]_new_inv_
.sym 104392 cnt[11]
.sym 104395 $abc$29714$new_n3299_
.sym 104396 $abc$29714$new_n3298_
.sym 104397 SRAM.rdata_0[3]
.sym 104398 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 104399 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 104400 SRAM.rdata_1[3]
.sym 104407 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[4]_new_inv_
.sym 104408 cnt[11]
.sym 104415 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[6]_new_inv_
.sym 104416 cnt[11]
.sym 104419 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[7]_new_inv_
.sym 104420 cnt[11]
.sym 104439 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[3]_new_inv_
.sym 104440 cnt[11]
.sym 104551 F2SRAM.poscount[2]
.sym 104552 F2SRAM.poscount[3]
.sym 104553 F2SRAM.poscount[4]
.sym 104554 F2SRAM.poscount[5]
.sym 104555 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 104556 F2SRAM.poscount[6]
.sym 104557 $abc$29714$auto$wreduce.cc:455:run$3026[6]
.sym 104558 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 104567 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 104568 F2SRAM.poscount[4]
.sym 104569 $abc$29714$auto$wreduce.cc:455:run$3026[4]
.sym 104570 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 104571 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 104572 F2SRAM.poscount[3]
.sym 104573 $abc$29714$auto$wreduce.cc:455:run$3026[3]
.sym 104574 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 104579 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 104580 F2SRAM.poscount[5]
.sym 104581 $abc$29714$auto$wreduce.cc:455:run$3026[5]
.sym 104582 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 104715 adc_host_hi.shiftdata[8]
.sym 104719 adc_host_hi.shiftdata[7]
.sym 104723 adc_host_hi.shiftdata[9]
.sym 104727 adc_host_hi.shiftdata[5]
.sym 104731 adc_host_hi.shiftdata[6]
.sym 104743 adc_host_hi.shiftdata[9]
.sym 104751 adc_host_hi.shiftdata[6]
.sym 104755 adc_host_hi.shiftdata[10]
.sym 104763 adc_host_hi.shiftdata[5]
.sym 104767 adc_host_hi.shiftdata[7]
.sym 104771 adc_host_hi.shiftdata[8]
.sym 104787 adc_host_hi.shiftdata[4]
.sym 104799 adc_host_hi.shiftdata[10]
.sym 104807 adc_host_hi.shiftdata[15]
.sym 104811 adc_host_hi.shiftdata[12]
.sym 104815 adc_host_hi.shiftdata[11]
.sym 104819 adc_host_hi.shiftdata[3]
.sym 104823 adc_host_hi.shiftdata[1]
.sym 104827 adc_host_hi.shiftdata[13]
.sym 104831 adc_host_hi.shiftdata[14]
.sym 104835 adc_host_hi.shiftdata[4]
.sym 104843 adc_host_hi.shiftdata[13]
.sym 104847 adc_host_hi.shiftdata[14]
.sym 104851 adc_host_hi.shiftdata[11]
.sym 104855 adc_host_hi.shiftdata[1]
.sym 104859 adc_host_hi.shiftdata[2]
.sym 104863 adc_host_hi.shiftdata[3]
.sym 104867 adc_host_hi.shiftdata[12]
.sym 105319 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 105320 SRAM.rdata_1[10]
.sym 105323 $abc$29714$new_n3335_
.sym 105324 $abc$29714$new_n3334_
.sym 105325 SRAM.rdata_0[12]
.sym 105326 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 105327 F2SRAM.f_byte[2]
.sym 105331 $abc$29714$new_n3327_
.sym 105332 $abc$29714$new_n3326_
.sym 105333 SRAM.rdata_0[10]
.sym 105334 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 105335 F2SRAM.f_byte[4]
.sym 105339 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 105340 SRAM.rdata_1[2]
.sym 105343 $abc$29714$new_n3295_
.sym 105344 $abc$29714$new_n3294_
.sym 105345 SRAM.rdata_0[2]
.sym 105346 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 105347 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 105348 SRAM.rdata_1[12]
.sym 105359 $abc$29714$new_n3307_
.sym 105360 $abc$29714$new_n3306_
.sym 105361 SRAM.rdata_0[5]
.sym 105362 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:19$437_Y
.sym 105363 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[2]_new_inv_
.sym 105364 cnt[11]
.sym 105367 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 105368 SRAM.rdata_1[5]
.sym 105371 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[12]_new_inv_
.sym 105372 cnt[11]
.sym 105375 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[10]_new_inv_
.sym 105376 cnt[11]
.sym 105407 $abc$29714$techmap\dds_core.$not$../dds.v:43$517_Y[5]_new_inv_
.sym 105408 cnt[11]
.sym 105419 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 105483 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105484 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105485 F2SRAM.poscount[1]
.sym 105495 F2SRAM.poscount[0]
.sym 105496 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105507 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 105508 F2SRAM.poscount[0]
.sym 105509 F2SRAM.poscount[1]
.sym 105510 $abc$29714$new_n3247_
.sym 105512 F2SRAM.poscount[0]
.sym 105517 F2SRAM.poscount[1]
.sym 105521 F2SRAM.poscount[2]
.sym 105522 $auto$alumacc.cc:474:replace_alu$3175.C[2]
.sym 105525 F2SRAM.poscount[3]
.sym 105526 $auto$alumacc.cc:474:replace_alu$3175.C[3]
.sym 105529 F2SRAM.poscount[4]
.sym 105530 $auto$alumacc.cc:474:replace_alu$3175.C[4]
.sym 105533 F2SRAM.poscount[5]
.sym 105534 $auto$alumacc.cc:474:replace_alu$3175.C[5]
.sym 105537 F2SRAM.poscount[6]
.sym 105538 $auto$alumacc.cc:474:replace_alu$3175.C[6]
.sym 105541 F2SRAM.poscount[7]
.sym 105542 $auto$alumacc.cc:474:replace_alu$3175.C[7]
.sym 105545 F2SRAM.poscount[8]
.sym 105546 $auto$alumacc.cc:474:replace_alu$3175.C[8]
.sym 105549 F2SRAM.poscount[9]
.sym 105550 $auto$alumacc.cc:474:replace_alu$3175.C[9]
.sym 105553 F2SRAM.poscount[10]
.sym 105554 $auto$alumacc.cc:474:replace_alu$3175.C[10]
.sym 105557 F2SRAM.poscount[11]
.sym 105558 $auto$alumacc.cc:474:replace_alu$3175.C[11]
.sym 105561 F2SRAM.poscount[12]
.sym 105562 $auto$alumacc.cc:474:replace_alu$3175.C[12]
.sym 105565 F2SRAM.poscount[13]
.sym 105566 $auto$alumacc.cc:474:replace_alu$3175.C[13]
.sym 105569 F2SRAM.poscount[14]
.sym 105570 $auto$alumacc.cc:474:replace_alu$3175.C[14]
.sym 105573 F2SRAM.poscount[15]
.sym 105574 $auto$alumacc.cc:474:replace_alu$3175.C[15]
.sym 105577 F2SRAM.poscount[16]
.sym 105578 $auto$alumacc.cc:474:replace_alu$3175.C[16]
.sym 105583 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105584 F2SRAM.poscount[16]
.sym 105585 $abc$29714$auto$wreduce.cc:455:run$3026[16]
.sym 105586 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105587 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105588 F2SRAM.poscount[9]
.sym 105589 $abc$29714$auto$wreduce.cc:455:run$3026[9]
.sym 105590 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105591 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105592 F2SRAM.poscount[14]
.sym 105593 $abc$29714$auto$wreduce.cc:455:run$3026[14]
.sym 105594 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105599 F2SRAM.poscount[9]
.sym 105600 F2SRAM.poscount[14]
.sym 105601 F2SRAM.poscount[15]
.sym 105602 F2SRAM.poscount[16]
.sym 105603 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105604 F2SRAM.poscount[15]
.sym 105605 $abc$29714$auto$wreduce.cc:455:run$3026[15]
.sym 105606 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 105671 cordicCORE.x[3]
.sym 105672 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 105673 $abc$29714$new_n3161_
.sym 105674 $abc$29714$new_n3155_
.sym 105675 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 105676 cordicCORE.x[9]
.sym 105677 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 105678 cordicCORE.x[6]
.sym 105679 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 105680 cordicCORE.x[4]
.sym 105683 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 105684 cordicCORE.x[8]
.sym 105685 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 105686 cordicCORE.x[3]
.sym 105691 cordicCORE.x[7]
.sym 105692 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 105693 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[2]_new_
.sym 105694 $abc$29714$new_n3150_
.sym 105695 $abc$29714$new_n3148_
.sym 105696 $abc$29714$new_n3151_
.sym 105697 $abc$29714$new_n3153_
.sym 105699 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 105700 cordicCORE.x[9]
.sym 105701 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 105702 cordicCORE.x[5]
.sym 105703 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 105704 cordicCORE.x[12]
.sym 105705 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 105706 cordicCORE.x[8]
.sym 105707 cordicCORE.x[10]
.sym 105708 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 105709 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 105710 cordicCORE.x[11]
.sym 105712 DAC1.acc[0]
.sym 105713 adcdata[0]
.sym 105715 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 105719 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 105720 cordicCORE.x[13]
.sym 105721 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 105722 cordicCORE.x[6]
.sym 105723 $abc$29714$new_n3171_
.sym 105724 $abc$29714$new_n3172_
.sym 105725 $abc$29714$new_n3173_
.sym 105726 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20584[1]_new_inv_
.sym 105727 cordicCORE.x[7]
.sym 105728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 105729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 105730 cordicCORE.x[9]
.sym 105731 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 105732 cordicCORE.x[10]
.sym 105733 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 105734 cordicCORE.x[5]
.sym 105735 cordicCORE.x[10]
.sym 105736 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 105737 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[3]_new_
.sym 105738 $abc$29714$new_n3156_
.sym 105743 cordicCORE.x[8]
.sym 105744 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 105745 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[3]_new_
.sym 105746 $abc$29714$new_n3158_
.sym 105747 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 105748 cordicCORE.x[11]
.sym 105749 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 105750 cordicCORE.x[7]
.sym 105759 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 105760 cordicCORE.x[4]
.sym 105763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 105764 cordicCORE.x[6]
.sym 105767 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 105768 cordicCORE.x[13]
.sym 105769 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 105770 cordicCORE.x[9]
.sym 105771 adc_host_hi.shiftdata[0]
.sym 105775 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 105776 cordicCORE.x[10]
.sym 105777 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 105778 cordicCORE.x[8]
.sym 105787 $abc$29714$new_n3187_
.sym 105788 $abc$29714$new_n3188_
.sym 105789 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20564[0]_new_inv_
.sym 105790 $abc$29714$new_n3191_
.sym 105795 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 105796 cordicCORE.x[12]
.sym 105797 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 105798 cordicCORE.x[11]
.sym 105823 adc_host_hi.shiftdata[0]
.sym 105827 SDO
.sym 105844 sinmod[0]
.sym 105845 Filter1.I0[0]
.sym 105863 L1
.sym 105875 Filter1.lasttick
.sym 105876 L1
.sym 106027 $PACKER_GND_NET
.sym 106035 $PACKER_GND_NET
.sym 106043 $PACKER_GND_NET
.sym 106055 F2SRAM.SPI_READER.shift_reg[8]
.sym 106056 F2SRAM.spi_addr[9]
.sym 106057 F2SRAM.spi_go
.sym 106059 F2SRAM.SPI_READER.shift_reg[10]
.sym 106060 F2SRAM.spi_addr[11]
.sym 106061 F2SRAM.spi_go
.sym 106075 F2SRAM.SPI_READER.shift_reg[7]
.sym 106076 F2SRAM.spi_addr[8]
.sym 106077 F2SRAM.spi_go
.sym 106079 F2SRAM.SPI_READER.shift_reg[9]
.sym 106080 F2SRAM.spi_addr[10]
.sym 106081 F2SRAM.spi_go
.sym 106159 $PACKER_VCC_NET
.sym 106167 $PACKER_GND_NET
.sym 106171 $PACKER_GND_NET
.sym 106183 F2SRAM.SPI_READER.shift_reg[20]
.sym 106184 F2SRAM.spi_addr[21]
.sym 106185 F2SRAM.spi_go
.sym 106195 F2SRAM.SPI_READER.shift_reg[19]
.sym 106196 F2SRAM.spi_addr[20]
.sym 106197 F2SRAM.spi_go
.sym 106203 F2SRAM.SPI_READER.shift_reg[21]
.sym 106204 F2SRAM.spi_addr[22]
.sym 106205 F2SRAM.spi_go
.sym 106279 F2SRAM.spi_data[2]
.sym 106303 F2SRAM.spi_data[4]
.sym 106319 F2SRAM.spi_data[1]
.sym 106343 F2SRAM.spi_data[1]
.sym 106344 F2SRAM.spi_addr[1]
.sym 106345 F2SRAM.spi_go
.sym 106347 F2SRAM.spi_data[4]
.sym 106348 F2SRAM.spi_addr[4]
.sym 106349 F2SRAM.spi_go
.sym 106351 F2SRAM.spi_data[0]
.sym 106352 F2SRAM.spi_addr[0]
.sym 106353 F2SRAM.spi_go
.sym 106355 F2SRAM.spi_data[2]
.sym 106356 F2SRAM.spi_addr[2]
.sym 106357 F2SRAM.spi_go
.sym 106363 F2SRAM.spi_data[5]
.sym 106364 F2SRAM.spi_addr[5]
.sym 106365 F2SRAM.spi_go
.sym 106371 F2SRAM.spi_data[3]
.sym 106372 F2SRAM.spi_addr[3]
.sym 106373 F2SRAM.spi_go
.sym 106375 $PACKER_GND_NET
.sym 106387 $PACKER_GND_NET
.sym 106391 $PACKER_GND_NET
.sym 106395 $PACKER_GND_NET
.sym 106399 $PACKER_GND_NET
.sym 106403 $PACKER_GND_NET
.sym 106443 $abc$29714$new_n3246_
.sym 106444 $abc$29714$new_n3248_
.sym 106445 $abc$29714$new_n3250_
.sym 106446 L0
.sym 106451 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106452 F2SRAM.poscount[0]
.sym 106453 $abc$29714$auto$wreduce.cc:455:run$3026[0]
.sym 106454 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106464 $PACKER_VCC_NET
.sym 106465 F2SRAM.poscount[0]
.sym 106479 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106480 F2SRAM.poscount[7]
.sym 106481 $abc$29714$auto$wreduce.cc:455:run$3026[7]
.sym 106482 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106491 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106492 F2SRAM.poscount[2]
.sym 106493 $abc$29714$auto$wreduce.cc:455:run$3026[2]
.sym 106494 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106495 F2SRAM.poscount[6]
.sym 106496 F2SRAM.poscount[7]
.sym 106497 F2SRAM.poscount[8]
.sym 106498 $abc$29714$new_n3249_
.sym 106503 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106504 F2SRAM.poscount[11]
.sym 106505 $abc$29714$auto$wreduce.cc:455:run$3026[11]
.sym 106506 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106511 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106512 F2SRAM.poscount[8]
.sym 106513 $abc$29714$auto$wreduce.cc:455:run$3026[8]
.sym 106514 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106515 F2SRAM.poscount[10]
.sym 106516 F2SRAM.poscount[11]
.sym 106517 F2SRAM.poscount[12]
.sym 106518 F2SRAM.poscount[13]
.sym 106519 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106520 F2SRAM.poscount[12]
.sym 106521 $abc$29714$auto$wreduce.cc:455:run$3026[12]
.sym 106522 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106523 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106524 F2SRAM.poscount[13]
.sym 106525 $abc$29714$auto$wreduce.cc:455:run$3026[13]
.sym 106526 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106531 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 106532 F2SRAM.poscount[10]
.sym 106533 $abc$29714$auto$wreduce.cc:455:run$3026[10]
.sym 106534 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 106599 cordicCORE.y[15]
.sym 106600 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 106601 $abc$29714$new_n3118_
.sym 106603 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 106604 cordicCORE.y[16]
.sym 106607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 106608 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 106609 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106610 cordicCORE.y[16]
.sym 106611 cordicCORE.y[14]
.sym 106612 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106613 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 106614 cordicCORE.y[15]
.sym 106619 cordicCORE.y[14]
.sym 106620 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106621 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 106622 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20185[1]_new_inv_
.sym 106627 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 106628 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[2]_new_inv_
.sym 106629 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20210[3]_new_inv_
.sym 106631 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106632 cordicCORE.x[9]
.sym 106633 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 106634 cordicCORE.x[8]
.sym 106635 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106636 cordicCORE.x[4]
.sym 106637 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12063_Y_new_inv_
.sym 106639 cordicCORE.iteration[3]
.sym 106640 cordicCORE.iteration[1]
.sym 106641 cordicCORE.iteration[0]
.sym 106642 cordicCORE.iteration[2]
.sym 106643 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106644 cordicCORE.x[5]
.sym 106645 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 106647 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106648 cordicCORE.x[2]
.sym 106649 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 106651 cordicCORE.iteration[0]
.sym 106652 cordicCORE.iteration[3]
.sym 106653 cordicCORE.iteration[2]
.sym 106654 cordicCORE.iteration[1]
.sym 106655 cordicCORE.x[6]
.sym 106656 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106657 $abc$29714$new_n3182_
.sym 106658 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20574[0]_new_inv_
.sym 106659 cordicCORE.iteration[3]
.sym 106660 $abc$29714$new_n4083_
.sym 106661 $abc$29714$new_n4082_
.sym 106662 $abc$29714$new_n4058_
.sym 106664 cordicCORE.iteration[0]
.sym 106669 cordicCORE.iteration[1]
.sym 106673 cordicCORE.iteration[2]
.sym 106674 $auto$alumacc.cc:474:replace_alu$3277.C[2]
.sym 106677 cordicCORE.iteration[3]
.sym 106678 $auto$alumacc.cc:474:replace_alu$3277.C[3]
.sym 106680 $PACKER_VCC_NET
.sym 106681 cordicCORE.iteration[0]
.sym 106683 cordicCORE.x[12]
.sym 106684 cordicCORE.x[10]
.sym 106685 cordicCORE.iteration[0]
.sym 106686 cordicCORE.iteration[1]
.sym 106687 cordicCORE.x[7]
.sym 106688 cordicCORE.x[11]
.sym 106689 cordicCORE.iteration[0]
.sym 106690 cordicCORE.iteration[2]
.sym 106691 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 106692 cordicCORE.x[14]
.sym 106693 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 106694 cordicCORE.x[13]
.sym 106695 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 106696 cordicCORE.x[11]
.sym 106697 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 106698 cordicCORE.x[8]
.sym 106699 cordicCORE.iteration[0]
.sym 106700 cordicCORE.iteration[1]
.sym 106701 cordicCORE.iteration[2]
.sym 106702 cordicCORE.iteration[3]
.sym 106703 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 106704 cordicCORE.x[9]
.sym 106705 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 106706 cordicCORE.x[5]
.sym 106707 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 106708 cordicCORE.x[10]
.sym 106709 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106710 cordicCORE.x[7]
.sym 106711 $abc$29714$new_n3164_
.sym 106712 $abc$29714$new_n3165_
.sym 106713 $abc$29714$new_n3166_
.sym 106714 $abc$29714$new_n3168_
.sym 106715 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 106716 cordicCORE.x[7]
.sym 106717 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12066_Y_new_inv_
.sym 106719 cordicCORE.iteration[0]
.sym 106720 cordicCORE.iteration[1]
.sym 106721 cordicCORE.iteration[2]
.sym 106722 cordicCORE.iteration[3]
.sym 106723 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 106724 cordicCORE.x[12]
.sym 106725 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 106726 cordicCORE.x[6]
.sym 106727 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 106728 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 106729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 106730 cordicCORE.x[16]
.sym 106735 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 106736 cordicCORE.x[14]
.sym 106739 $abc$29714$new_n3208_
.sym 106740 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[10]_new_
.sym 106741 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20534[3]_new_inv_
.sym 106742 $abc$29714$new_n3211_
.sym 106743 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 106744 cordicCORE.x[15]
.sym 106745 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106746 cordicCORE.x[13]
.sym 106747 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 106748 cordicCORE.x[12]
.sym 106749 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 106750 cordicCORE.x[11]
.sym 106755 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 106756 cordicCORE.x[15]
.sym 106757 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 106758 cordicCORE.x[14]
.sym 106759 cordicCORE.x[15]
.sym 106760 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 106761 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12056_Y[11]_new_
.sym 106762 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20524[3]_new_inv_
.sym 106767 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 106768 cordicCORE.x[14]
.sym 106787 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 106788 cordicCORE.x[13]
.sym 106789 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 106790 cordicCORE.x[12]
.sym 106792 sinmod[0]
.sym 106793 Filter1.I0[0]
.sym 106796 sinmod[1]
.sym 106797 Filter1.I0[1]
.sym 106798 $auto$alumacc.cc:474:replace_alu$3196.C[1]
.sym 106800 sinmod[2]
.sym 106801 Filter1.I0[2]
.sym 106802 $auto$alumacc.cc:474:replace_alu$3196.C[2]
.sym 106804 sinmod[3]
.sym 106805 Filter1.I0[3]
.sym 106806 $auto$alumacc.cc:474:replace_alu$3196.C[3]
.sym 106808 sinmod[4]
.sym 106809 Filter1.I0[4]
.sym 106810 $auto$alumacc.cc:474:replace_alu$3196.C[4]
.sym 106812 sinmod[5]
.sym 106813 Filter1.I0[5]
.sym 106814 $auto$alumacc.cc:474:replace_alu$3196.C[5]
.sym 106816 sinmod[6]
.sym 106817 Filter1.I0[6]
.sym 106818 $auto$alumacc.cc:474:replace_alu$3196.C[6]
.sym 106820 sinmod[7]
.sym 106821 Filter1.I0[7]
.sym 106822 $auto$alumacc.cc:474:replace_alu$3196.C[7]
.sym 106824 sinmod[8]
.sym 106825 Filter1.I0[8]
.sym 106826 $auto$alumacc.cc:474:replace_alu$3196.C[8]
.sym 106828 sinmod[9]
.sym 106829 Filter1.I0[9]
.sym 106830 $auto$alumacc.cc:474:replace_alu$3196.C[9]
.sym 106832 sinmod[10]
.sym 106833 Filter1.I0[10]
.sym 106834 $auto$alumacc.cc:474:replace_alu$3196.C[10]
.sym 106836 sinmod[11]
.sym 106837 Filter1.I0[11]
.sym 106838 $auto$alumacc.cc:474:replace_alu$3196.C[11]
.sym 106840 sinmod[12]
.sym 106841 Filter1.I0[12]
.sym 106842 $auto$alumacc.cc:474:replace_alu$3196.C[12]
.sym 106844 sinmod[13]
.sym 106845 Filter1.I0[13]
.sym 106846 $auto$alumacc.cc:474:replace_alu$3196.C[13]
.sym 106848 sinmod[14]
.sym 106849 Filter1.I0[14]
.sym 106850 $auto$alumacc.cc:474:replace_alu$3196.C[14]
.sym 106852 sinmod[15]
.sym 106853 Filter1.I0[15]
.sym 106854 $auto$alumacc.cc:474:replace_alu$3196.C[15]
.sym 106856 sinmod[16]
.sym 106857 Filter1.I0[16]
.sym 106858 $auto$alumacc.cc:474:replace_alu$3196.C[16]
.sym 106860 sinmod[17]
.sym 106861 Filter1.I0[17]
.sym 106862 $auto$alumacc.cc:474:replace_alu$3196.C[17]
.sym 106864 sinmod[18]
.sym 106865 Filter1.I0[18]
.sym 106866 $auto$alumacc.cc:474:replace_alu$3196.C[18]
.sym 106868 sinmod[19]
.sym 106869 Filter1.I0[19]
.sym 106870 $auto$alumacc.cc:474:replace_alu$3196.C[19]
.sym 106872 sinmod[20]
.sym 106873 Filter1.I0[20]
.sym 106874 $auto$alumacc.cc:474:replace_alu$3196.C[20]
.sym 106876 sinmod[21]
.sym 106877 Filter1.I0[21]
.sym 106878 $auto$alumacc.cc:474:replace_alu$3196.C[21]
.sym 106880 sinmod[22]
.sym 106881 Filter1.I0[22]
.sym 106882 $auto$alumacc.cc:474:replace_alu$3196.C[22]
.sym 106884 sinmod[23]
.sym 106885 Filter1.I0[23]
.sym 106886 $auto$alumacc.cc:474:replace_alu$3196.C[23]
.sym 106888 sinmod[24]
.sym 106889 Filter1.I0[24]
.sym 106890 $auto$alumacc.cc:474:replace_alu$3196.C[24]
.sym 106892 sinmod[25]
.sym 106893 Filter1.I0[25]
.sym 106894 $auto$alumacc.cc:474:replace_alu$3196.C[25]
.sym 106896 sinmod[26]
.sym 106897 Filter1.I0[26]
.sym 106898 $auto$alumacc.cc:474:replace_alu$3196.C[26]
.sym 106900 sinmod[27]
.sym 106901 Filter1.I0[27]
.sym 106902 $auto$alumacc.cc:474:replace_alu$3196.C[27]
.sym 106904 sinmod[28]
.sym 106905 Filter1.I0[28]
.sym 106906 $auto$alumacc.cc:474:replace_alu$3196.C[28]
.sym 106908 sinmod[29]
.sym 106909 Filter1.I0[29]
.sym 106910 $auto$alumacc.cc:474:replace_alu$3196.C[29]
.sym 106912 sinmod[30]
.sym 106913 Filter1.I0[30]
.sym 106914 $auto$alumacc.cc:474:replace_alu$3196.C[30]
.sym 106916 sinmod[31]
.sym 106917 Filter1.I0[31]
.sym 106918 $auto$alumacc.cc:474:replace_alu$3196.C[31]
.sym 106920 sinmod[31]
.sym 106921 Filter1.I0[32]
.sym 106922 $auto$alumacc.cc:474:replace_alu$3196.C[32]
.sym 106924 sinmod[31]
.sym 106925 Filter1.I0[33]
.sym 106926 $auto$alumacc.cc:474:replace_alu$3196.C[33]
.sym 106928 sinmod[31]
.sym 106929 Filter1.I0[34]
.sym 106930 $auto$alumacc.cc:474:replace_alu$3196.C[34]
.sym 106932 sinmod[31]
.sym 106933 Filter1.I0[35]
.sym 106934 $auto$alumacc.cc:474:replace_alu$3196.C[35]
.sym 106936 sinmod[31]
.sym 106937 Filter1.I0[36]
.sym 106938 $auto$alumacc.cc:474:replace_alu$3196.C[36]
.sym 106940 sinmod[31]
.sym 106941 Filter1.I0[37]
.sym 106942 $auto$alumacc.cc:474:replace_alu$3196.C[37]
.sym 106944 sinmod[31]
.sym 106945 Filter1.I0[38]
.sym 106946 $auto$alumacc.cc:474:replace_alu$3196.C[38]
.sym 106948 sinmod[31]
.sym 106949 Filter1.I0[39]
.sym 106950 $auto$alumacc.cc:474:replace_alu$3196.C[39]
.sym 106952 sinmod[31]
.sym 106953 Filter1.I0[40]
.sym 106954 $auto$alumacc.cc:474:replace_alu$3196.C[40]
.sym 106956 sinmod[31]
.sym 106957 Filter1.I0[41]
.sym 106958 $auto$alumacc.cc:474:replace_alu$3196.C[41]
.sym 106960 sinmod[31]
.sym 106961 Filter1.I0[42]
.sym 106962 $auto$alumacc.cc:474:replace_alu$3196.C[42]
.sym 106964 sinmod[31]
.sym 106965 Filter1.I0[43]
.sym 106966 $auto$alumacc.cc:474:replace_alu$3196.C[43]
.sym 106968 sinmod[31]
.sym 106969 Filter1.I0[44]
.sym 106970 $auto$alumacc.cc:474:replace_alu$3196.C[44]
.sym 106972 sinmod[31]
.sym 106973 Filter1.I0[45]
.sym 106974 $auto$alumacc.cc:474:replace_alu$3196.C[45]
.sym 106976 sinmod[31]
.sym 106977 Filter1.I0[46]
.sym 106978 $auto$alumacc.cc:474:replace_alu$3196.C[46]
.sym 106980 sinmod[31]
.sym 106981 Filter1.I0[47]
.sym 106982 $auto$alumacc.cc:474:replace_alu$3196.C[47]
.sym 106984 sinmod[31]
.sym 106985 Filter1.I0[48]
.sym 106986 $auto$alumacc.cc:474:replace_alu$3196.C[48]
.sym 107023 $PACKER_GND_NET
.sym 107051 F2SRAM.spi_go
.sym 107052 F2SRAM.SPI_READER.shift_reg[23]
.sym 107123 $PACKER_GND_NET
.sym 107143 F2SRAM.SPI_READER.shift_reg[22]
.sym 107144 F2SRAM.spi_addr[23]
.sym 107145 F2SRAM.spi_go
.sym 107239 F2SRAM.spi_data[4]
.sym 107243 F2SRAM.spi_data[3]
.sym 107247 F2SRAM.f_byte[3]
.sym 107255 F2SRAM.spi_data[2]
.sym 107259 F2SRAM.f_byte[1]
.sym 107263 F2SRAM.f_byte[5]
.sym 107267 F2SRAM.spi_data[5]
.sym 107287 F2SRAM.spi_data[5]
.sym 107291 F2SRAM.spi_data[3]
.sym 107295 F2SRAM.spi_data[1]
.sym 107311 loadlookup
.sym 107323 L0
.sym 107324 F2SRAM.laststart
.sym 107325 loadlookup
.sym 107335 $PACKER_VCC_NET
.sym 107355 loadlookup
.sym 107356 cnt[9]
.sym 107495 cordicCORE.y[10]
.sym 107496 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107497 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[10]_new_
.sym 107498 $abc$29714$new_n4051_
.sym 107507 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 107508 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 107509 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 107510 cordicCORE.y[16]
.sym 107511 $abc$29714$new_n4050_
.sym 107512 cinit
.sym 107513 $abc$29714$new_n3103_
.sym 107514 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20220[2]_new_inv_
.sym 107515 cordicCORE.y[13]
.sym 107516 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 107517 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107518 cordicCORE.y[14]
.sym 107519 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107520 cordicCORE.y[12]
.sym 107527 cordicCORE.y[13]
.sym 107528 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107529 $abc$29714$new_n3096_
.sym 107531 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 107532 cordicCORE.y[13]
.sym 107533 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107534 cordicCORE.y[9]
.sym 107535 cordicCORE.iteration[3]
.sym 107536 cordicCORE.iteration[2]
.sym 107537 cordicCORE.iteration[0]
.sym 107538 cordicCORE.iteration[1]
.sym 107539 cordicCORE.y[9]
.sym 107540 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107541 $abc$29714$new_n3095_
.sym 107542 $abc$29714$new_n3092_
.sym 107543 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 107544 cordicCORE.y[12]
.sym 107545 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107546 cordicCORE.y[11]
.sym 107547 cordicCORE.iteration[2]
.sym 107548 cordicCORE.iteration[1]
.sym 107549 cordicCORE.iteration[3]
.sym 107550 cordicCORE.iteration[0]
.sym 107551 $abc$29714$new_n3103_
.sym 107552 $abc$29714$new_n3094_
.sym 107553 cordicCORE.y[15]
.sym 107554 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 107555 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 107556 cordicCORE.y[14]
.sym 107557 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107558 cordicCORE.y[10]
.sym 107559 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107560 cordicCORE.y[13]
.sym 107561 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107562 cordicCORE.y[12]
.sym 107563 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107564 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107567 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107568 cordicCORE.y[12]
.sym 107569 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 107571 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20175[0]_new_
.sym 107572 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[3]_new_inv_
.sym 107573 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20200[2]_new_inv_
.sym 107575 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107576 cordicCORE.y[11]
.sym 107577 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12070_Y_new_inv_
.sym 107579 cordicCORE.y[15]
.sym 107580 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 107581 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107582 cordicCORE.y[16]
.sym 107583 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 107584 $abc$29714$new_n3007_
.sym 107587 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107588 cordicCORE.y[14]
.sym 107589 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107590 cordicCORE.y[13]
.sym 107591 cordicCORE.iteration[3]
.sym 107592 cordicCORE.iteration[0]
.sym 107593 cordicCORE.iteration[1]
.sym 107594 cordicCORE.iteration[2]
.sym 107595 $abc$29714$new_n4067_
.sym 107596 $abc$29714$new_n4066_
.sym 107597 $abc$29714$new_n4068_
.sym 107598 $abc$29714$new_n3123_
.sym 107599 cordicCORE.x[5]
.sym 107600 cordicCORE.x[1]
.sym 107601 cordicCORE.iteration[1]
.sym 107602 cordicCORE.iteration[2]
.sym 107603 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 107604 cordicCORE.x[7]
.sym 107605 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107606 cordicCORE.x[4]
.sym 107607 cordicCORE.iteration[1]
.sym 107608 cordicCORE.iteration[3]
.sym 107609 cordicCORE.iteration[2]
.sym 107610 cordicCORE.iteration[0]
.sym 107611 cordicCORE.iteration[0]
.sym 107612 cordicCORE.iteration[1]
.sym 107613 cordicCORE.iteration[3]
.sym 107614 cordicCORE.iteration[2]
.sym 107615 cordicCORE.x[3]
.sym 107616 cordicCORE.iteration[1]
.sym 107617 cordicCORE.iteration[3]
.sym 107618 cordicCORE.iteration[0]
.sym 107619 cordicCORE.y[16]
.sym 107620 cordicCORE.y[15]
.sym 107621 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107623 cordicCORE.x[8]
.sym 107624 cordicCORE.iteration[0]
.sym 107625 cordicCORE.iteration[1]
.sym 107626 cordicCORE.iteration[3]
.sym 107627 cordicCORE.iteration[1]
.sym 107631 cinit
.sym 107632 cordicCORE.iteration[0]
.sym 107635 $abc$29714$new_n4053_
.sym 107636 $abc$29714$new_n4054_
.sym 107637 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107638 cordicCORE.x[0]
.sym 107639 cordicCORE.x[7]
.sym 107640 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 107641 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107642 cordicCORE.x[5]
.sym 107643 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107644 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 107645 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 107647 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107648 cordicCORE.x[3]
.sym 107651 cordicCORE.x[9]
.sym 107652 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 107653 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12057_Y[1]_new_
.sym 107654 $abc$29714$new_n3141_
.sym 107655 cordicCORE.iteration[3]
.sym 107656 cordicCORE.iteration[2]
.sym 107657 cordicCORE.iteration[0]
.sym 107658 cordicCORE.iteration[1]
.sym 107663 cordicCORE.iteration[1]
.sym 107664 cordicCORE.iteration[3]
.sym 107665 cordicCORE.iteration[0]
.sym 107666 cordicCORE.iteration[2]
.sym 107667 cordicCORE.iteration[0]
.sym 107668 cordicCORE.iteration[1]
.sym 107669 cordicCORE.iteration[3]
.sym 107670 cordicCORE.iteration[2]
.sym 107671 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107672 cordicCORE.x[10]
.sym 107673 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12069_Y_new_inv_
.sym 107675 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107676 cordicCORE.x[12]
.sym 107677 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12071_Y_new_inv_
.sym 107679 cordicCORE.iteration[0]
.sym 107680 cordicCORE.iteration[3]
.sym 107681 cordicCORE.iteration[1]
.sym 107682 cordicCORE.iteration[2]
.sym 107683 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20479[0]_new_inv_
.sym 107684 cordicCORE.x[16]
.sym 107687 cordicCORE.U.y_i_s_pipe[8]
.sym 107691 cordicCORE.U.y_i_s_pipe[10]
.sym 107695 cordicCORE.U.y_i_s_pipe[15]
.sym 107699 cordicCORE.x[15]
.sym 107700 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 107701 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 107702 cordicCORE.x[16]
.sym 107703 cordicCORE.U.y_i_s_pipe[9]
.sym 107707 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 107708 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[2]_new_inv_
.sym 107709 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20514[3]_new_inv_
.sym 107711 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 107712 cordicCORE.x[14]
.sym 107713 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 107714 cordicCORE.x[13]
.sym 107715 cordicCORE.x[11]
.sym 107716 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 107717 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20489[0]_new_
.sym 107718 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20529[1]_new_inv_
.sym 107731 Filter1.outdat[1]
.sym 107752 Filter1.inaddr[0]
.sym 107757 Filter1.inaddr[1]
.sym 107761 Filter1.inaddr[2]
.sym 107762 $auto$alumacc.cc:474:replace_alu$3190.C[2]
.sym 107765 Filter1.inaddr[3]
.sym 107766 $auto$alumacc.cc:474:replace_alu$3190.C[3]
.sym 107769 Filter1.inaddr[4]
.sym 107770 $auto$alumacc.cc:474:replace_alu$3190.C[4]
.sym 107773 Filter1.inaddr[5]
.sym 107774 $auto$alumacc.cc:474:replace_alu$3190.C[5]
.sym 107777 Filter1.inaddr[6]
.sym 107778 $auto$alumacc.cc:474:replace_alu$3190.C[6]
.sym 107781 Filter1.inaddr[7]
.sym 107782 $auto$alumacc.cc:474:replace_alu$3190.C[7]
.sym 107791 Filter1.outdat[15]
.sym 107795 Filter1.inaddr[1]
.sym 107799 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 107800 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 107807 Filter1.outdat[9]
.sym 107811 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$23522
.sym 107812 Filter1.inaddr[0]
.sym 107847 Filter1.outdat[31]
.sym 107851 Filter1.outdat[27]
.sym 107867 Filter1.outdat[25]
.sym 107891 Filter1.outdat[32]
.sym 107899 Filter1.outdat[34]
.sym 107907 Filter1.outdat[33]
.sym 107911 Filter1.outdat[46]
.sym 107919 Filter1.outdat[45]
.sym 107935 $PACKER_GND_NET
.sym 107943 Filter1.outdat[48]
.sym 107956 Filter1.inaddr[0]
.sym 107957 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 107958 $PACKER_VCC_NET
.sym 107991 F2SRAM.spi_go
.sym 107992 F2SRAM.SPI_READER.shift_reg[24]
.sym 107995 F2SRAM.spi_go
.sym 107996 F2SRAM.SPI_READER.shift_reg[26]
.sym 107999 F2SRAM.spi_go
.sym 108000 F2SRAM.SPI_READER.shift_reg[25]
.sym 108039 $PACKER_GND_NET
.sym 108047 $PACKER_GND_NET
.sym 108051 $PACKER_GND_NET
.sym 108071 F2SRAM.SPI_READER.shift_reg[18]
.sym 108072 F2SRAM.spi_addr[19]
.sym 108073 F2SRAM.spi_go
.sym 108083 F2SRAM.SPI_READER.shift_reg[15]
.sym 108084 F2SRAM.spi_addr[16]
.sym 108085 F2SRAM.spi_go
.sym 108087 F2SRAM.SPI_READER.shift_reg[17]
.sym 108088 F2SRAM.spi_addr[18]
.sym 108089 F2SRAM.spi_go
.sym 108099 F2SRAM.SPI_READER.shift_reg[16]
.sym 108100 F2SRAM.spi_addr[17]
.sym 108101 F2SRAM.spi_go
.sym 108203 F2SRAM.nrst
.sym 108207 F2SRAM.spi_data[7]
.sym 108215 F2SRAM.spi_data[0]
.sym 108223 F2SRAM.f_byte[0]
.sym 108227 F2SRAM.f_byte[7]
.sym 108259 F2SRAM.spi_data[7]
.sym 108271 F2SRAM.spi_data[6]
.sym 108272 F2SRAM.spi_addr[6]
.sym 108273 F2SRAM.spi_go
.sym 108315 $PACKER_GND_NET
.sym 108319 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 108320 L0
.sym 108423 $abc$29714$new_n4040_
.sym 108424 cinit
.sym 108425 $abc$29714$new_n4041_
.sym 108426 $abc$29714$new_n3066_
.sym 108431 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 108432 cordicCORE.y[14]
.sym 108433 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 108434 cordicCORE.y[13]
.sym 108439 cordicCORE.y[7]
.sym 108440 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 108441 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 108442 cordicCORE.y[10]
.sym 108443 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 108444 cordicCORE.y[12]
.sym 108445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 108446 cordicCORE.y[9]
.sym 108451 cordicCORE.y[11]
.sym 108452 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 108453 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20260[0]_new_inv_
.sym 108454 $abc$29714$new_n3069_
.sym 108455 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 108456 cordicCORE.y[9]
.sym 108457 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 108458 cordicCORE.y[5]
.sym 108467 $abc$29714$new_n3035_
.sym 108468 $abc$29714$new_n3036_
.sym 108469 $abc$29714$new_n3037_
.sym 108470 $abc$29714$new_n3039_
.sym 108471 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 108472 cordicCORE.y[10]
.sym 108473 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 108474 cordicCORE.y[7]
.sym 108475 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 108476 cordicCORE.y[8]
.sym 108477 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 108478 cordicCORE.y[4]
.sym 108479 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 108480 cordicCORE.y[3]
.sym 108481 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 108482 cordicCORE.y[6]
.sym 108487 cordicCORE.y[10]
.sym 108488 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 108489 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 108490 cordicCORE.y[11]
.sym 108495 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 108496 cordicCORE.y[12]
.sym 108497 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 108498 cordicCORE.y[5]
.sym 108499 cordicCORE.y[9]
.sym 108500 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 108501 $abc$29714$new_n3050_
.sym 108502 $abc$29714$new_n3052_
.sym 108503 $abc$29714$new_n4085_
.sym 108504 cinit
.sym 108505 $abc$29714$new_n4086_
.sym 108506 $abc$29714$new_n3084_
.sym 108507 cordicCORE.iteration[0]
.sym 108508 cordicCORE.iteration[3]
.sym 108509 cordicCORE.iteration[1]
.sym 108510 cordicCORE.iteration[2]
.sym 108511 cordicCORE.y[8]
.sym 108512 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 108513 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 108514 cordicCORE.y[10]
.sym 108515 cordicCORE.iteration[0]
.sym 108516 cordicCORE.iteration[3]
.sym 108517 cordicCORE.iteration[1]
.sym 108518 cordicCORE.iteration[2]
.sym 108519 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 108520 cordicCORE.y[7]
.sym 108521 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 108522 cordicCORE.y[6]
.sym 108535 cordicCORE.y[8]
.sym 108536 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 108537 $abc$29714$new_n3054_
.sym 108539 cordicCORE.y[16]
.sym 108540 $abc$29714$new_n3007_
.sym 108541 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20190[3]_new_inv_
.sym 108543 cordicCORE.y[4]
.sym 108544 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 108545 $abc$29714$new_n3053_
.sym 108546 $abc$29714$new_n3049_
.sym 108547 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 108548 cordicCORE.y[15]
.sym 108549 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 108550 cordicCORE.y[14]
.sym 108551 cordicCORE.y[14]
.sym 108552 cordicCORE.y[10]
.sym 108553 cordicCORE.iteration[0]
.sym 108554 cordicCORE.iteration[2]
.sym 108555 cordicCORE.iteration[1]
.sym 108556 cordicCORE.iteration[3]
.sym 108557 $abc$29714$new_n4078_
.sym 108558 $abc$29714$new_n4079_
.sym 108559 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 108560 cordicCORE.x[8]
.sym 108561 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 108562 cordicCORE.x[4]
.sym 108563 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 108564 cordicCORE.y[13]
.sym 108565 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 108567 cordicCORE.y[15]
.sym 108568 cordicCORE.y[9]
.sym 108569 cordicCORE.iteration[0]
.sym 108570 cordicCORE.iteration[1]
.sym 108571 $abc$29714$new_n3140_
.sym 108572 $abc$29714$new_n3144_
.sym 108573 $abc$29714$new_n3145_
.sym 108575 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 108576 cordicCORE.x[6]
.sym 108577 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 108578 cordicCORE.x[2]
.sym 108579 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 108580 cordicCORE.y[2]
.sym 108581 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12061_Y_new_inv_
.sym 108583 cordicCORE.U.y_i_s_pipe[11]
.sym 108587 cordicCORE.x[6]
.sym 108588 cordicCORE.x[2]
.sym 108589 cordicCORE.iteration[1]
.sym 108590 cordicCORE.iteration[2]
.sym 108591 cordicCORE.U.y_i_s_pipe[12]
.sym 108595 cordicCORE.U.y_i_s_pipe[14]
.sym 108599 cordicCORE.U.y_i_s_pipe[4]
.sym 108603 cordicCORE.U.y_i_s_pipe[6]
.sym 108607 cordicCORE.U.y_i_s_pipe[13]
.sym 108611 cordicCORE.U.y_i_s_pipe[2]
.sym 108616 cordicCORE.x[0]
.sym 108617 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 108620 cordicCORE.x[1]
.sym 108621 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[1]
.sym 108622 $auto$alumacc.cc:474:replace_alu$3292.C[1]
.sym 108624 cordicCORE.x[2]
.sym 108625 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[2]
.sym 108626 $auto$alumacc.cc:474:replace_alu$3292.C[2]
.sym 108628 cordicCORE.x[3]
.sym 108629 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[3]
.sym 108630 $auto$alumacc.cc:474:replace_alu$3292.C[3]
.sym 108632 cordicCORE.x[4]
.sym 108633 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[4]
.sym 108634 $auto$alumacc.cc:474:replace_alu$3292.C[4]
.sym 108636 cordicCORE.x[5]
.sym 108637 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[5]
.sym 108638 $auto$alumacc.cc:474:replace_alu$3292.C[5]
.sym 108640 cordicCORE.x[6]
.sym 108641 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[6]
.sym 108642 $auto$alumacc.cc:474:replace_alu$3292.C[6]
.sym 108644 cordicCORE.x[7]
.sym 108645 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[7]
.sym 108646 $auto$alumacc.cc:474:replace_alu$3292.C[7]
.sym 108648 cordicCORE.x[8]
.sym 108649 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[8]
.sym 108650 $auto$alumacc.cc:474:replace_alu$3292.C[8]
.sym 108652 cordicCORE.x[9]
.sym 108653 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[9]
.sym 108654 $auto$alumacc.cc:474:replace_alu$3292.C[9]
.sym 108656 cordicCORE.x[10]
.sym 108657 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[10]
.sym 108658 $auto$alumacc.cc:474:replace_alu$3292.C[10]
.sym 108660 cordicCORE.x[11]
.sym 108661 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[11]
.sym 108662 $auto$alumacc.cc:474:replace_alu$3292.C[11]
.sym 108664 cordicCORE.x[12]
.sym 108665 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[12]
.sym 108666 $auto$alumacc.cc:474:replace_alu$3292.C[12]
.sym 108668 cordicCORE.x[13]
.sym 108669 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[13]
.sym 108670 $auto$alumacc.cc:474:replace_alu$3292.C[13]
.sym 108672 cordicCORE.x[14]
.sym 108673 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[14]
.sym 108674 $auto$alumacc.cc:474:replace_alu$3292.C[14]
.sym 108676 cordicCORE.x[15]
.sym 108677 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[15]
.sym 108678 $auto$alumacc.cc:474:replace_alu$3292.C[15]
.sym 108680 cordicCORE.x[16]
.sym 108681 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[16]
.sym 108682 $auto$alumacc.cc:474:replace_alu$3292.C[16]
.sym 108691 adc_host_hi.acq
.sym 108692 CLK36
.sym 108703 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 108704 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 108705 cordicCORE.x[16]
.sym 108706 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[2]_new_inv_
.sym 108707 cordicCORE.x[12]
.sym 108708 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 108709 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 108710 cordicCORE.x[13]
.sym 108711 Filter1.outdat[0]
.sym 108715 Filter1.outdat[7]
.sym 108719 Filter1.outdat[5]
.sym 108723 Filter1.outdat[4]
.sym 108727 Filter1.outdat[3]
.sym 108731 Filter1.outdat[8]
.sym 108735 Filter1.outdat[2]
.sym 108739 Filter1.outdat[6]
.sym 108743 Filter1.outdat[13]
.sym 108751 Filter1.outdat[11]
.sym 108755 Filter1.outdat[14]
.sym 108759 Filter1.outdat[12]
.sym 108772 $PACKER_VCC_NET
.sym 108773 Filter1.inaddr[0]
.sym 108775 Filter1.outdat[20]
.sym 108779 Filter1.outdat[21]
.sym 108783 Filter1.outdat[29]
.sym 108787 Filter1.outdat[19]
.sym 108791 Filter1.outdat[16]
.sym 108795 F2SRAM.spi_go
.sym 108796 F2SRAM.SPI_READER.shift_reg[27]
.sym 108799 Filter1.outdat[18]
.sym 108803 Filter1.outdat[22]
.sym 108807 Filter1.outdat[28]
.sym 108819 Filter1.outdat[30]
.sym 108839 Filter1.outdat[35]
.sym 108843 Filter1.outdat[39]
.sym 108847 Filter1.outdat[43]
.sym 108855 Filter1.outdat[44]
.sym 108859 Filter1.outdat[36]
.sym 108863 Filter1.outdat[37]
.sym 108867 Filter1.outdat[38]
.sym 108871 F2SRAM.spi_data[7]
.sym 108872 F2SRAM.spi_addr[7]
.sym 108873 F2SRAM.spi_go
.sym 108875 TC[1]
.sym 108876 TC[3]
.sym 108877 TC[0]
.sym 108878 TC[2]
.sym 108879 TC[3]
.sym 108880 TC[0]
.sym 108881 TC[1]
.sym 108882 TC[2]
.sym 108883 Filter1.outdat[40]
.sym 108887 Filter1.outdat[41]
.sym 108891 Filter1.outdat[42]
.sym 108899 Filter1.outdat[47]
.sym 108904 Filter1.inaddr[0]
.sym 108905 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[0]
.sym 108908 Filter1.inaddr[1]
.sym 108909 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[1]
.sym 108910 $auto$alumacc.cc:474:replace_alu$3199.C[1]
.sym 108912 Filter1.inaddr[2]
.sym 108913 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[2]
.sym 108914 $auto$alumacc.cc:474:replace_alu$3199.C[2]
.sym 108916 Filter1.inaddr[3]
.sym 108917 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[3]
.sym 108918 $auto$alumacc.cc:474:replace_alu$3199.C[3]
.sym 108920 Filter1.inaddr[4]
.sym 108921 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[4]
.sym 108922 $auto$alumacc.cc:474:replace_alu$3199.C[4]
.sym 108924 Filter1.inaddr[5]
.sym 108925 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[5]
.sym 108926 $auto$alumacc.cc:474:replace_alu$3199.C[5]
.sym 108928 Filter1.inaddr[6]
.sym 108929 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[6]
.sym 108930 $auto$alumacc.cc:474:replace_alu$3199.C[6]
.sym 108932 Filter1.inaddr[7]
.sym 108933 $abc$29714$auto$alumacc.cc:474:replace_alu$3199.BB[7]
.sym 108934 $auto$alumacc.cc:474:replace_alu$3199.C[7]
.sym 108935 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 108951 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 108971 $PACKER_GND_NET
.sym 108983 $PACKER_GND_NET
.sym 108995 $PACKER_GND_NET
.sym 109003 F2SRAM.SPI_READER.shift_reg[12]
.sym 109004 F2SRAM.spi_addr[13]
.sym 109005 F2SRAM.spi_go
.sym 109007 F2SRAM.SPI_READER.shift_reg[14]
.sym 109008 F2SRAM.spi_addr[15]
.sym 109009 F2SRAM.spi_go
.sym 109011 F2SRAM.SPI_READER.shift_reg[13]
.sym 109012 F2SRAM.spi_addr[14]
.sym 109013 F2SRAM.spi_go
.sym 109019 F2SRAM.SPI_READER.shift_reg[11]
.sym 109020 F2SRAM.spi_addr[12]
.sym 109021 F2SRAM.spi_go
.sym 109043 $PACKER_GND_NET
.sym 109055 $PACKER_GND_NET
.sym 109163 F2SRAM.spi_data[0]
.sym 109227 cnt[1]
.sym 109255 dds_core.lastgo
.sym 109256 cnt[2]
.sym 109272 $PACKER_VCC_NET
.sym 109273 cnt[0]
.sym 109279 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$23269[0]
.sym 109280 dds_core.iscos
.sym 109283 cnt[2]
.sym 109383 $abc$29714$new_n4036_
.sym 109384 cinit
.sym 109385 $abc$29714$new_n3043_
.sym 109386 $abc$29714$new_n3045_
.sym 109395 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 109396 cordicCORE.y[8]
.sym 109397 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 109398 cordicCORE.y[7]
.sym 109403 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 109404 cordicCORE.y[9]
.sym 109405 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 109406 cordicCORE.y[4]
.sym 109407 cordicCORE.y[6]
.sym 109408 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 109409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 109410 cordicCORE.y[5]
.sym 109411 cordicCORE.y[3]
.sym 109412 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 109413 $abc$29714$new_n4037_
.sym 109414 $abc$29714$new_n4038_
.sym 109415 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 109416 cordicCORE.y[13]
.sym 109417 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 109418 cordicCORE.y[11]
.sym 109419 cordicCORE.y_o[15]
.sym 109420 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 109421 cordicCORE.y_o[11]
.sym 109422 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 109423 cordicCORE.y_o[11]
.sym 109424 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 109425 cordicCORE.y_o[10]
.sym 109426 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 109427 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 109428 cordicCORE.y[5]
.sym 109429 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12064_Y_new_inv_
.sym 109431 cordicCORE.y[6]
.sym 109432 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 109433 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 109434 cordicCORE.y[9]
.sym 109435 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 109436 cordicCORE.y[10]
.sym 109437 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 109438 cordicCORE.y[8]
.sym 109439 $abc$29714$new_n3057_
.sym 109440 $abc$29714$new_n3058_
.sym 109441 $abc$29714$new_n3059_
.sym 109442 $abc$29714$new_n3061_
.sym 109443 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 109444 cordicCORE.y[12]
.sym 109445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 109446 cordicCORE.y[7]
.sym 109447 cordicCORE.iteration[0]
.sym 109448 cordicCORE.iteration[2]
.sym 109449 cordicCORE.iteration[3]
.sym 109450 cordicCORE.iteration[1]
.sym 109451 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 109455 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 109459 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 109463 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 109467 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 109471 cordicCORE.iteration[0]
.sym 109472 cordicCORE.iteration[1]
.sym 109473 cordicCORE.iteration[3]
.sym 109474 cordicCORE.iteration[2]
.sym 109475 cordicCORE.iteration[0]
.sym 109476 cordicCORE.iteration[3]
.sym 109477 cordicCORE.iteration[1]
.sym 109478 cordicCORE.iteration[2]
.sym 109479 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 109480 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 109483 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 109484 cordicCORE.U.tangle[14]
.sym 109487 cordicCORE.U.tangle[14]
.sym 109491 cordicCORE.iteration[0]
.sym 109492 cordicCORE.iteration[3]
.sym 109493 cordicCORE.iteration[1]
.sym 109494 cordicCORE.iteration[2]
.sym 109495 cordicCORE.y_o[16]
.sym 109499 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 109503 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 109507 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 109515 $abc$29714$new_n4077_
.sym 109516 $abc$29714$new_n4080_
.sym 109517 $abc$29714$new_n3080_
.sym 109519 cordicCORE.y[7]
.sym 109520 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 109521 cinit
.sym 109522 $abc$29714$new_n4046_
.sym 109527 cordicCORE.y[8]
.sym 109528 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 109529 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 109530 cordicCORE.y[11]
.sym 109531 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 109532 cordicCORE.x[1]
.sym 109533 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 109535 cordicCORE.U.y_i_s_pipe[16]
.sym 109539 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 109540 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 109541 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 109543 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[5]
.sym 109544 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[5]
.sym 109545 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 109547 Mag[5]
.sym 109548 X[20]
.sym 109549 cinit
.sym 109551 X[20]
.sym 109552 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[5]_new_
.sym 109553 cinit
.sym 109555 cordicCORE.U.y_i_s_pipe[0]
.sym 109559 cordicCORE.U.y_i_s_pipe[5]
.sym 109563 cordicCORE.U.y_i_s_pipe[3]
.sym 109567 cordicCORE.U.y_i_s_pipe[7]
.sym 109571 cordicCORE.U.y_i_s_pipe[1]
.sym 109576 cordicCORE.U.y_i_s_pipe[0]
.sym 109577 cordicCORE.x[0]
.sym 109580 cordicCORE.U.y_i_s_pipe[1]
.sym 109581 cordicCORE.x[1]
.sym 109582 $auto$alumacc.cc:474:replace_alu$3280.C[1]
.sym 109584 cordicCORE.U.y_i_s_pipe[2]
.sym 109585 cordicCORE.x[2]
.sym 109586 $auto$alumacc.cc:474:replace_alu$3280.C[2]
.sym 109588 cordicCORE.U.y_i_s_pipe[3]
.sym 109589 cordicCORE.x[3]
.sym 109590 $auto$alumacc.cc:474:replace_alu$3280.C[3]
.sym 109592 cordicCORE.U.y_i_s_pipe[4]
.sym 109593 cordicCORE.x[4]
.sym 109594 $auto$alumacc.cc:474:replace_alu$3280.C[4]
.sym 109596 cordicCORE.U.y_i_s_pipe[5]
.sym 109597 cordicCORE.x[5]
.sym 109598 $auto$alumacc.cc:474:replace_alu$3280.C[5]
.sym 109600 cordicCORE.U.y_i_s_pipe[6]
.sym 109601 cordicCORE.x[6]
.sym 109602 $auto$alumacc.cc:474:replace_alu$3280.C[6]
.sym 109604 cordicCORE.U.y_i_s_pipe[7]
.sym 109605 cordicCORE.x[7]
.sym 109606 $auto$alumacc.cc:474:replace_alu$3280.C[7]
.sym 109608 cordicCORE.U.y_i_s_pipe[8]
.sym 109609 cordicCORE.x[8]
.sym 109610 $auto$alumacc.cc:474:replace_alu$3280.C[8]
.sym 109612 cordicCORE.U.y_i_s_pipe[9]
.sym 109613 cordicCORE.x[9]
.sym 109614 $auto$alumacc.cc:474:replace_alu$3280.C[9]
.sym 109616 cordicCORE.U.y_i_s_pipe[10]
.sym 109617 cordicCORE.x[10]
.sym 109618 $auto$alumacc.cc:474:replace_alu$3280.C[10]
.sym 109620 cordicCORE.U.y_i_s_pipe[11]
.sym 109621 cordicCORE.x[11]
.sym 109622 $auto$alumacc.cc:474:replace_alu$3280.C[11]
.sym 109624 cordicCORE.U.y_i_s_pipe[12]
.sym 109625 cordicCORE.x[12]
.sym 109626 $auto$alumacc.cc:474:replace_alu$3280.C[12]
.sym 109628 cordicCORE.U.y_i_s_pipe[13]
.sym 109629 cordicCORE.x[13]
.sym 109630 $auto$alumacc.cc:474:replace_alu$3280.C[13]
.sym 109632 cordicCORE.U.y_i_s_pipe[14]
.sym 109633 cordicCORE.x[14]
.sym 109634 $auto$alumacc.cc:474:replace_alu$3280.C[14]
.sym 109636 cordicCORE.U.y_i_s_pipe[15]
.sym 109637 cordicCORE.x[15]
.sym 109638 $auto$alumacc.cc:474:replace_alu$3280.C[15]
.sym 109640 cordicCORE.U.y_i_s_pipe[16]
.sym 109641 cordicCORE.x[16]
.sym 109642 $auto$alumacc.cc:474:replace_alu$3280.C[16]
.sym 109643 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[9]
.sym 109644 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[9]
.sym 109645 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 109647 Mag[14]
.sym 109648 X[29]
.sym 109649 cinit
.sym 109651 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[16]
.sym 109652 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[16]
.sym 109653 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 109655 X[29]
.sym 109656 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[14]_new_
.sym 109657 cinit
.sym 109659 X[24]
.sym 109660 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[9]_new_
.sym 109661 cinit
.sym 109663 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[14]
.sym 109664 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[14]
.sym 109665 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 109667 Mag[9]
.sym 109668 X[24]
.sym 109669 cinit
.sym 109672 Filter1.I0[0]
.sym 109673 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 109676 Filter1.I0[1]
.sym 109677 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[1]
.sym 109678 $auto$alumacc.cc:474:replace_alu$3202.C[1]
.sym 109680 Filter1.I0[2]
.sym 109681 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[2]
.sym 109682 $auto$alumacc.cc:474:replace_alu$3202.C[2]
.sym 109684 Filter1.I0[3]
.sym 109685 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[3]
.sym 109686 $auto$alumacc.cc:474:replace_alu$3202.C[3]
.sym 109688 Filter1.I0[4]
.sym 109689 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[4]
.sym 109690 $auto$alumacc.cc:474:replace_alu$3202.C[4]
.sym 109692 Filter1.I0[5]
.sym 109693 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[5]
.sym 109694 $auto$alumacc.cc:474:replace_alu$3202.C[5]
.sym 109696 Filter1.I0[6]
.sym 109697 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[6]
.sym 109698 $auto$alumacc.cc:474:replace_alu$3202.C[6]
.sym 109700 Filter1.I0[7]
.sym 109701 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[7]
.sym 109702 $auto$alumacc.cc:474:replace_alu$3202.C[7]
.sym 109704 Filter1.I0[8]
.sym 109705 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[8]
.sym 109706 $auto$alumacc.cc:474:replace_alu$3202.C[8]
.sym 109708 Filter1.I0[9]
.sym 109709 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[9]
.sym 109710 $auto$alumacc.cc:474:replace_alu$3202.C[9]
.sym 109712 Filter1.I0[10]
.sym 109713 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[10]
.sym 109714 $auto$alumacc.cc:474:replace_alu$3202.C[10]
.sym 109716 Filter1.I0[11]
.sym 109717 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[11]
.sym 109718 $auto$alumacc.cc:474:replace_alu$3202.C[11]
.sym 109720 Filter1.I0[12]
.sym 109721 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[12]
.sym 109722 $auto$alumacc.cc:474:replace_alu$3202.C[12]
.sym 109724 Filter1.I0[13]
.sym 109725 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[13]
.sym 109726 $auto$alumacc.cc:474:replace_alu$3202.C[13]
.sym 109728 Filter1.I0[14]
.sym 109729 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[14]
.sym 109730 $auto$alumacc.cc:474:replace_alu$3202.C[14]
.sym 109732 Filter1.I0[15]
.sym 109733 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[15]
.sym 109734 $auto$alumacc.cc:474:replace_alu$3202.C[15]
.sym 109736 Filter1.I0[16]
.sym 109737 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[16]
.sym 109738 $auto$alumacc.cc:474:replace_alu$3202.C[16]
.sym 109740 Filter1.I0[17]
.sym 109741 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[17]
.sym 109742 $auto$alumacc.cc:474:replace_alu$3202.C[17]
.sym 109744 Filter1.I0[18]
.sym 109745 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[18]
.sym 109746 $auto$alumacc.cc:474:replace_alu$3202.C[18]
.sym 109748 Filter1.I0[19]
.sym 109749 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[19]
.sym 109750 $auto$alumacc.cc:474:replace_alu$3202.C[19]
.sym 109752 Filter1.I0[20]
.sym 109753 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[20]
.sym 109754 $auto$alumacc.cc:474:replace_alu$3202.C[20]
.sym 109756 Filter1.I0[21]
.sym 109757 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[21]
.sym 109758 $auto$alumacc.cc:474:replace_alu$3202.C[21]
.sym 109760 Filter1.I0[22]
.sym 109761 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[22]
.sym 109762 $auto$alumacc.cc:474:replace_alu$3202.C[22]
.sym 109764 Filter1.I0[23]
.sym 109765 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[23]
.sym 109766 $auto$alumacc.cc:474:replace_alu$3202.C[23]
.sym 109768 Filter1.I0[24]
.sym 109769 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[24]
.sym 109770 $auto$alumacc.cc:474:replace_alu$3202.C[24]
.sym 109772 Filter1.I0[25]
.sym 109773 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[25]
.sym 109774 $auto$alumacc.cc:474:replace_alu$3202.C[25]
.sym 109776 Filter1.I0[26]
.sym 109777 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[26]
.sym 109778 $auto$alumacc.cc:474:replace_alu$3202.C[26]
.sym 109780 Filter1.I0[27]
.sym 109781 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[27]
.sym 109782 $auto$alumacc.cc:474:replace_alu$3202.C[27]
.sym 109784 Filter1.I0[28]
.sym 109785 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[28]
.sym 109786 $auto$alumacc.cc:474:replace_alu$3202.C[28]
.sym 109788 Filter1.I0[29]
.sym 109789 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[29]
.sym 109790 $auto$alumacc.cc:474:replace_alu$3202.C[29]
.sym 109792 Filter1.I0[30]
.sym 109793 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[30]
.sym 109794 $auto$alumacc.cc:474:replace_alu$3202.C[30]
.sym 109796 Filter1.I0[31]
.sym 109797 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[31]
.sym 109798 $auto$alumacc.cc:474:replace_alu$3202.C[31]
.sym 109800 Filter1.I0[32]
.sym 109801 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[32]
.sym 109802 $auto$alumacc.cc:474:replace_alu$3202.C[32]
.sym 109804 Filter1.I0[33]
.sym 109805 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[33]
.sym 109806 $auto$alumacc.cc:474:replace_alu$3202.C[33]
.sym 109808 Filter1.I0[34]
.sym 109809 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[34]
.sym 109810 $auto$alumacc.cc:474:replace_alu$3202.C[34]
.sym 109812 Filter1.I0[35]
.sym 109813 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[35]
.sym 109814 $auto$alumacc.cc:474:replace_alu$3202.C[35]
.sym 109816 Filter1.I0[36]
.sym 109817 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[36]
.sym 109818 $auto$alumacc.cc:474:replace_alu$3202.C[36]
.sym 109820 Filter1.I0[37]
.sym 109821 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[37]
.sym 109822 $auto$alumacc.cc:474:replace_alu$3202.C[37]
.sym 109824 Filter1.I0[38]
.sym 109825 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[38]
.sym 109826 $auto$alumacc.cc:474:replace_alu$3202.C[38]
.sym 109828 Filter1.I0[39]
.sym 109829 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[39]
.sym 109830 $auto$alumacc.cc:474:replace_alu$3202.C[39]
.sym 109832 Filter1.I0[40]
.sym 109833 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[40]
.sym 109834 $auto$alumacc.cc:474:replace_alu$3202.C[40]
.sym 109836 Filter1.I0[41]
.sym 109837 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[41]
.sym 109838 $auto$alumacc.cc:474:replace_alu$3202.C[41]
.sym 109840 Filter1.I0[42]
.sym 109841 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[42]
.sym 109842 $auto$alumacc.cc:474:replace_alu$3202.C[42]
.sym 109844 Filter1.I0[43]
.sym 109845 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[43]
.sym 109846 $auto$alumacc.cc:474:replace_alu$3202.C[43]
.sym 109848 Filter1.I0[44]
.sym 109849 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[44]
.sym 109850 $auto$alumacc.cc:474:replace_alu$3202.C[44]
.sym 109852 Filter1.I0[45]
.sym 109853 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[45]
.sym 109854 $auto$alumacc.cc:474:replace_alu$3202.C[45]
.sym 109856 Filter1.I0[46]
.sym 109857 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[46]
.sym 109858 $auto$alumacc.cc:474:replace_alu$3202.C[46]
.sym 109860 Filter1.I0[47]
.sym 109861 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[47]
.sym 109862 $auto$alumacc.cc:474:replace_alu$3202.C[47]
.sym 109864 Filter1.I0[48]
.sym 109865 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[48]
.sym 109866 $auto$alumacc.cc:474:replace_alu$3202.C[48]
.sym 109867 TC[0]
.sym 109868 TC[3]
.sym 109869 TC[2]
.sym 109870 TC[1]
.sym 109871 TC[1]
.sym 109872 TC[0]
.sym 109873 TC[3]
.sym 109874 TC[2]
.sym 109875 TC[1]
.sym 109876 TC[3]
.sym 109877 TC[2]
.sym 109878 TC[0]
.sym 109879 TC[1]
.sym 109880 TC[0]
.sym 109881 TC[3]
.sym 109882 TC[2]
.sym 109887 TC[3]
.sym 109888 TC[2]
.sym 109889 TC[1]
.sym 109890 TC[0]
.sym 109891 TC[0]
.sym 109892 TC[3]
.sym 109893 TC[1]
.sym 109894 TC[2]
.sym 110123 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110139 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110159 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110167 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110171 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110172 cnt[8]
.sym 110179 addr_r[14]
.sym 110180 addr_w[14]
.sym 110181 L0
.sym 110182 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 110183 cnt[3]
.sym 110184 cnt[2]
.sym 110185 cnt[1]
.sym 110186 cnt[0]
.sym 110187 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110188 cnt[0]
.sym 110191 addr_r[8]
.sym 110192 addr_w[8]
.sym 110193 L0
.sym 110195 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110196 cnt[1]
.sym 110199 dds_core.iscos
.sym 110200 cnt[10]
.sym 110203 addr_r[9]
.sym 110204 addr_w[9]
.sym 110205 L0
.sym 110207 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110208 cnt[3]
.sym 110211 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 110212 cnt[2]
.sym 110216 cnt[0]
.sym 110221 cnt[1]
.sym 110225 cnt[2]
.sym 110226 $auto$alumacc.cc:474:replace_alu$3163.C[2]
.sym 110229 cnt[3]
.sym 110230 $auto$alumacc.cc:474:replace_alu$3163.C[3]
.sym 110233 cnt[4]
.sym 110234 $auto$alumacc.cc:474:replace_alu$3163.C[4]
.sym 110237 cnt[5]
.sym 110238 $auto$alumacc.cc:474:replace_alu$3163.C[5]
.sym 110241 cnt[6]
.sym 110242 $auto$alumacc.cc:474:replace_alu$3163.C[6]
.sym 110245 cnt[7]
.sym 110246 $auto$alumacc.cc:474:replace_alu$3163.C[7]
.sym 110249 cnt[8]
.sym 110250 $auto$alumacc.cc:474:replace_alu$3163.C[8]
.sym 110253 cnt[9]
.sym 110254 $auto$alumacc.cc:474:replace_alu$3163.C[9]
.sym 110257 cnt[10]
.sym 110258 $auto$alumacc.cc:474:replace_alu$3163.C[10]
.sym 110261 cnt[11]
.sym 110262 $auto$alumacc.cc:474:replace_alu$3163.C[11]
.sym 110265 cnt[12]
.sym 110266 $auto$alumacc.cc:474:replace_alu$3163.C[12]
.sym 110269 cnt[13]
.sym 110270 $auto$alumacc.cc:474:replace_alu$3163.C[13]
.sym 110273 cnt[14]
.sym 110274 $auto$alumacc.cc:474:replace_alu$3163.C[14]
.sym 110277 cnt[15]
.sym 110278 $auto$alumacc.cc:474:replace_alu$3163.C[15]
.sym 110281 cnt[16]
.sym 110282 $auto$alumacc.cc:474:replace_alu$3163.C[16]
.sym 110285 cnt[17]
.sym 110286 $auto$alumacc.cc:474:replace_alu$3163.C[17]
.sym 110289 cnt[18]
.sym 110290 $auto$alumacc.cc:474:replace_alu$3163.C[18]
.sym 110293 cnt[19]
.sym 110294 $auto$alumacc.cc:474:replace_alu$3163.C[19]
.sym 110297 cnt[20]
.sym 110298 $auto$alumacc.cc:474:replace_alu$3163.C[20]
.sym 110301 cnt[21]
.sym 110302 $auto$alumacc.cc:474:replace_alu$3163.C[21]
.sym 110305 L3
.sym 110306 $auto$alumacc.cc:474:replace_alu$3163.C[22]
.sym 110343 cordicCORE.y[4]
.sym 110344 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 110345 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 110346 cordicCORE.y[2]
.sym 110347 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 110348 cordicCORE.y[9]
.sym 110349 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110350 cordicCORE.y[7]
.sym 110351 cordicCORE.y[6]
.sym 110352 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 110353 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 110354 cordicCORE.y[3]
.sym 110355 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 110356 cordicCORE.y[8]
.sym 110357 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 110358 cordicCORE.y[5]
.sym 110359 cordicCORE.y[6]
.sym 110360 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110361 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 110362 cordicCORE.y[3]
.sym 110363 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 110364 cordicCORE.y[8]
.sym 110365 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 110366 cordicCORE.y[7]
.sym 110367 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 110368 cordicCORE.y[1]
.sym 110369 $abc$29714$techmap$techmap\cordicCORE.U.y_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12060_Y_new_inv_
.sym 110371 $abc$29714$new_n3028_
.sym 110372 $abc$29714$new_n3029_
.sym 110373 $abc$29714$new_n3030_
.sym 110374 $abc$29714$new_n3031_
.sym 110375 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 110379 cordicCORE.y_o[16]
.sym 110380 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 110381 cordicCORE.y_o[11]
.sym 110382 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 110383 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110384 cordicCORE.y_o[14]
.sym 110385 $abc$29714$new_n4048_
.sym 110386 $abc$29714$new_n4063_
.sym 110388 cordicCORE.z[0]
.sym 110389 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 110390 $PACKER_VCC_NET
.sym 110391 cordicCORE.y_o[15]
.sym 110392 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 110393 cordicCORE.y_o[12]
.sym 110394 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 110395 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 110399 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110400 cordicCORE.y_o[13]
.sym 110401 cordicCORE.y_o[12]
.sym 110402 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 110403 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 110408 cordicCORE.z[0]
.sym 110409 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[0]
.sym 110412 cordicCORE.z[1]
.sym 110413 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[1]
.sym 110414 $auto$alumacc.cc:474:replace_alu$3295.C[1]
.sym 110416 cordicCORE.z[2]
.sym 110417 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[2]
.sym 110418 $auto$alumacc.cc:474:replace_alu$3295.C[2]
.sym 110420 cordicCORE.z[3]
.sym 110421 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[3]
.sym 110422 $auto$alumacc.cc:474:replace_alu$3295.C[3]
.sym 110424 cordicCORE.z[4]
.sym 110425 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[4]
.sym 110426 $auto$alumacc.cc:474:replace_alu$3295.C[4]
.sym 110428 cordicCORE.z[5]
.sym 110429 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[5]
.sym 110430 $auto$alumacc.cc:474:replace_alu$3295.C[5]
.sym 110432 cordicCORE.z[6]
.sym 110433 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[6]
.sym 110434 $auto$alumacc.cc:474:replace_alu$3295.C[6]
.sym 110436 cordicCORE.z[7]
.sym 110437 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[7]
.sym 110438 $auto$alumacc.cc:474:replace_alu$3295.C[7]
.sym 110440 cordicCORE.z[8]
.sym 110441 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 110442 $auto$alumacc.cc:474:replace_alu$3295.C[8]
.sym 110444 cordicCORE.z[9]
.sym 110445 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 110446 $auto$alumacc.cc:474:replace_alu$3295.C[9]
.sym 110448 cordicCORE.z[10]
.sym 110449 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[10]
.sym 110450 $auto$alumacc.cc:474:replace_alu$3295.C[10]
.sym 110452 cordicCORE.z[11]
.sym 110453 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 110454 $auto$alumacc.cc:474:replace_alu$3295.C[11]
.sym 110456 cordicCORE.z[12]
.sym 110457 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[12]
.sym 110458 $auto$alumacc.cc:474:replace_alu$3295.C[12]
.sym 110460 cordicCORE.z[13]
.sym 110461 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[13]
.sym 110462 $auto$alumacc.cc:474:replace_alu$3295.C[13]
.sym 110464 cordicCORE.z[14]
.sym 110465 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[14]
.sym 110466 $auto$alumacc.cc:474:replace_alu$3295.C[14]
.sym 110468 cordicCORE.z[15]
.sym 110469 $PACKER_VCC_NET
.sym 110470 $auto$alumacc.cc:474:replace_alu$3295.C[15]
.sym 110472 cordicCORE.z[16]
.sym 110473 $PACKER_VCC_NET
.sym 110474 $auto$alumacc.cc:474:replace_alu$3295.C[16]
.sym 110475 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[8]
.sym 110479 cinit
.sym 110480 Ang[11]
.sym 110483 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[11]
.sym 110484 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[11]
.sym 110485 cinit
.sym 110486 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110487 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 110488 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110489 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 110491 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[9]
.sym 110495 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[10]
.sym 110496 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[10]
.sym 110497 cinit
.sym 110498 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110499 $abc$29714$auto$alumacc.cc:474:replace_alu$3295.BB[11]
.sym 110503 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 110504 cordicCORE.x[14]
.sym 110505 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12073_Y_new_inv_
.sym 110507 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 110508 cordicCORE.x[13]
.sym 110509 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12072_Y_new_inv_
.sym 110511 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 110512 $abc$29714$new_n3007_
.sym 110513 cordicCORE.x[16]
.sym 110514 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12058_Y[14]_new_
.sym 110515 cinit
.sym 110516 Ang[10]
.sym 110519 cordicCORE.x[16]
.sym 110520 $abc$29714$new_n3007_
.sym 110521 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20504[3]_new_inv_
.sym 110527 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 110528 cordicCORE.x[15]
.sym 110529 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 110530 cordicCORE.x[14]
.sym 110531 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 110532 cordicCORE.x[15]
.sym 110535 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[6]
.sym 110536 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[6]
.sym 110537 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110539 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[4]
.sym 110540 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[4]
.sym 110541 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110543 Mag[4]
.sym 110544 X[19]
.sym 110545 cinit
.sym 110547 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[7]
.sym 110548 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[7]
.sym 110549 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110551 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[1]
.sym 110552 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[1]
.sym 110553 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110555 X[16]
.sym 110556 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[1]_new_
.sym 110557 cinit
.sym 110559 Mag[1]
.sym 110560 X[16]
.sym 110561 cinit
.sym 110563 X[19]
.sym 110564 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[4]_new_
.sym 110565 cinit
.sym 110567 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[8]
.sym 110568 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[8]
.sym 110569 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110571 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[12]
.sym 110572 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[12]
.sym 110573 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110575 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[11]
.sym 110576 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[11]
.sym 110577 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110579 Mag[6]
.sym 110580 X[21]
.sym 110581 cinit
.sym 110583 X[31]
.sym 110584 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[16]_new_
.sym 110585 cinit
.sym 110587 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[10]
.sym 110588 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[10]
.sym 110589 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110591 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[15]
.sym 110592 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[15]
.sym 110593 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 110595 X[21]
.sym 110596 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[6]_new_
.sym 110597 cinit
.sym 110599 cordicCORE.x[9]
.sym 110600 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 110601 $abc$29714$new_n3204_
.sym 110602 $abc$29714$new_n3201_
.sym 110603 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 110604 cordicCORE.x[14]
.sym 110607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 110608 cordicCORE.x[11]
.sym 110609 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 110610 cordicCORE.x[10]
.sym 110611 cordicCORE.x[15]
.sym 110612 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110613 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12054_Y[9]_new_
.sym 110614 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20544[3]_new_inv_
.sym 110615 cordicCORE.x[9]
.sym 110616 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 110617 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12055_Y[8]_new_
.sym 110618 $abc$29714$new_n3197_
.sym 110619 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[3]_new_
.sym 110620 cordicCORE.x[16]
.sym 110621 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14785[6]_new_
.sym 110622 cordicCORE.x[11]
.sym 110623 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 110624 cordicCORE.x[12]
.sym 110627 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14893[4]_new_
.sym 110628 cordicCORE.x[14]
.sym 110631 Filter1.OUTpipe[1]
.sym 110632 Filter1.OUTpipe[0]
.sym 110633 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110635 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 110640 Filter1.I0[0]
.sym 110641 $abc$29714$auto$alumacc.cc:474:replace_alu$3202.BB[0]
.sym 110642 $PACKER_VCC_NET
.sym 110643 Filter1.OUTpipe[4]
.sym 110644 Filter1.OUTpipe[5]
.sym 110645 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110647 Filter1.OUTpipe[3]
.sym 110648 Filter1.OUTpipe[4]
.sym 110649 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110651 Filter1.OUTpipe[2]
.sym 110652 Filter1.OUTpipe[3]
.sym 110653 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110655 Filter1.outdat[10]
.sym 110659 Filter1.OUTpipe[2]
.sym 110660 Filter1.OUTpipe[1]
.sym 110661 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110663 Filter1.OUTpipe[8]
.sym 110664 Filter1.OUTpipe[9]
.sym 110665 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110667 Filter1.OUTpipe[6]
.sym 110668 Filter1.OUTpipe[7]
.sym 110669 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110671 Filter1.OUTpipe[9]
.sym 110672 Filter1.OUTpipe[10]
.sym 110673 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110675 Filter1.OUTpipe[10]
.sym 110676 Filter1.OUTpipe[11]
.sym 110677 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110679 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 110680 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 110681 TC[1]
.sym 110682 TC[2]
.sym 110683 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][1]_new_
.sym 110684 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][3]_new_inv_
.sym 110685 TC[1]
.sym 110686 TC[2]
.sym 110687 Filter1.OUTpipe[5]
.sym 110688 Filter1.OUTpipe[6]
.sym 110689 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110691 Filter1.OUTpipe[7]
.sym 110692 Filter1.OUTpipe[8]
.sym 110693 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110695 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 110696 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][5]_new_inv_
.sym 110697 TC[1]
.sym 110699 Filter1.OUTpipe[16]
.sym 110700 Filter1.OUTpipe[17]
.sym 110701 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110703 Filter1.outdat[23]
.sym 110707 Filter1.OUTpipe[12]
.sym 110708 Filter1.OUTpipe[13]
.sym 110709 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110711 Filter1.outdat[17]
.sym 110715 Filter1.outdat[26]
.sym 110719 Filter1.outdat[24]
.sym 110723 Filter1.OUTpipe[18]
.sym 110724 Filter1.OUTpipe[19]
.sym 110725 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110727 Filter1.OUTpipe[20]
.sym 110728 Filter1.OUTpipe[21]
.sym 110729 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110731 Filter1.OUTpipe[28]
.sym 110732 Filter1.OUTpipe[29]
.sym 110733 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110735 Filter1.OUTpipe[24]
.sym 110736 Filter1.OUTpipe[25]
.sym 110737 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110739 Filter1.OUTpipe[19]
.sym 110740 Filter1.OUTpipe[20]
.sym 110741 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110743 Filter1.OUTpipe[26]
.sym 110744 Filter1.OUTpipe[27]
.sym 110745 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110747 Filter1.OUTpipe[22]
.sym 110748 Filter1.OUTpipe[23]
.sym 110749 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110751 Filter1.OUTpipe[27]
.sym 110752 Filter1.OUTpipe[28]
.sym 110753 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110755 Filter1.OUTpipe[14]
.sym 110756 Filter1.OUTpipe[15]
.sym 110757 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110759 Filter1.OUTpipe[23]
.sym 110760 Filter1.OUTpipe[24]
.sym 110761 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110763 Filter1.OUTpipe[25]
.sym 110764 Filter1.OUTpipe[26]
.sym 110765 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110767 Filter1.OUTpipe[11]
.sym 110768 Filter1.OUTpipe[12]
.sym 110769 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110771 Filter1.OUTpipe[32]
.sym 110772 Filter1.OUTpipe[33]
.sym 110773 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110775 Filter1.OUTpipe[33]
.sym 110776 Filter1.OUTpipe[34]
.sym 110777 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110779 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 110780 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 110781 TC[1]
.sym 110787 Filter1.OUTpipe[31]
.sym 110788 Filter1.OUTpipe[32]
.sym 110789 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110791 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][23]_new_inv_
.sym 110792 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 110793 TC[1]
.sym 110795 Filter1.OUTpipe[13]
.sym 110796 Filter1.OUTpipe[14]
.sym 110797 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110799 Filter1.OUTpipe[37]
.sym 110800 Filter1.OUTpipe[38]
.sym 110801 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110803 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 110804 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][7]_new_inv_
.sym 110805 TC[1]
.sym 110807 Filter1.OUTpipe[15]
.sym 110808 Filter1.OUTpipe[16]
.sym 110809 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110811 Filter1.OUTpipe[21]
.sym 110812 Filter1.OUTpipe[22]
.sym 110813 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110815 Filter1.OUTpipe[17]
.sym 110816 Filter1.OUTpipe[18]
.sym 110817 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 110819 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 110820 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][9]_new_inv_
.sym 110821 TC[1]
.sym 110823 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 110824 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][21]_new_inv_
.sym 110825 TC[1]
.sym 110827 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][11]_new_inv_
.sym 110828 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 110829 TC[1]
.sym 110831 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][19]_new_inv_
.sym 110832 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 110833 TC[1]
.sym 110835 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][17]_new_inv_
.sym 110836 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 110837 TC[1]
.sym 110839 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 110840 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 110841 TC[3]
.sym 110842 TC[2]
.sym 110843 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][15]_new_inv_
.sym 110844 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][13]_new_inv_
.sym 110845 TC[1]
.sym 110847 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 110848 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 110849 TC[3]
.sym 110850 TC[2]
.sym 110851 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][7]_new_inv_
.sym 110852 $abc$29714$new_n3655_
.sym 110853 TC[3]
.sym 110854 TC[2]
.sym 110855 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 110856 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 110857 TC[2]
.sym 110858 TC[3]
.sym 110859 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 110860 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 110861 TC[2]
.sym 110867 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 110868 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 110869 TC[3]
.sym 110870 TC[2]
.sym 110871 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 110872 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 110873 TC[3]
.sym 110874 TC[2]
.sym 110875 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][19]_new_inv_
.sym 110876 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][23]_new_inv_
.sym 110877 TC[2]
.sym 110883 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][11]_new_inv_
.sym 110884 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][15]_new_inv_
.sym 110885 TC[3]
.sym 110886 TC[2]
.sym 111099 F2SRAM.spi_data[6]
.sym 111103 addr_r[2]
.sym 111104 addr_w[2]
.sym 111105 L0
.sym 111107 F2SRAM.f_byte[6]
.sym 111111 addr_r[7]
.sym 111112 addr_w[7]
.sym 111113 L0
.sym 111119 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111120 addr_w[7]
.sym 111121 $abc$29714$auto$wreduce.cc:455:run$3025[7]
.sym 111122 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111123 addr_r[5]
.sym 111124 addr_w[5]
.sym 111125 L0
.sym 111127 addr_r[6]
.sym 111128 addr_w[6]
.sym 111129 L0
.sym 111131 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111132 addr_w[6]
.sym 111133 $abc$29714$auto$wreduce.cc:455:run$3025[6]
.sym 111134 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111135 addr_r[1]
.sym 111136 addr_w[1]
.sym 111137 L0
.sym 111139 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111140 addr_w[2]
.sym 111141 $abc$29714$auto$wreduce.cc:455:run$3025[2]
.sym 111142 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111143 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111144 addr_w[8]
.sym 111145 $abc$29714$auto$wreduce.cc:455:run$3025[8]
.sym 111146 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111147 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111148 addr_w[14]
.sym 111149 $abc$29714$auto$wreduce.cc:455:run$3025[14]
.sym 111150 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111151 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111152 addr_w[10]
.sym 111153 $abc$29714$auto$wreduce.cc:455:run$3025[10]
.sym 111154 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111155 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111156 addr_w[13]
.sym 111157 $abc$29714$auto$wreduce.cc:455:run$3025[13]
.sym 111158 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111159 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111160 addr_w[9]
.sym 111161 $abc$29714$auto$wreduce.cc:455:run$3025[9]
.sym 111162 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111163 addr_r[13]
.sym 111164 addr_w[13]
.sym 111165 L0
.sym 111167 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 111168 addr_w[11]
.sym 111169 $abc$29714$auto$wreduce.cc:455:run$3025[11]
.sym 111170 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 111171 addr_r[11]
.sym 111172 addr_w[11]
.sym 111173 L0
.sym 111175 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 111176 cnt[6]
.sym 111179 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 111180 cnt[4]
.sym 111187 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 111188 cnt[7]
.sym 111191 cnt[9]
.sym 111192 cnt[8]
.sym 111193 cnt[7]
.sym 111194 cnt[6]
.sym 111195 addr_r[10]
.sym 111196 addr_w[10]
.sym 111197 L0
.sym 111199 $abc$29714$new_n2740_
.sym 111200 cnt[5]
.sym 111201 cnt[4]
.sym 111203 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 111204 cnt[5]
.sym 111279 cordicCORE.y[5]
.sym 111291 cordicCORE.y[9]
.sym 111295 cordicCORE.y[1]
.sym 111303 cordicCORE.y[15]
.sym 111307 cordicCORE.y[10]
.sym 111311 cordicCORE.y_o[5]
.sym 111312 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 111313 cordicCORE.y_o[4]
.sym 111314 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14731[5]_new_
.sym 111315 $abc$29714$new_n4033_
.sym 111316 $abc$29714$new_n4074_
.sym 111317 cinit
.sym 111318 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20320[0]_new_inv_
.sym 111319 cordicCORE.y[14]
.sym 111323 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 111324 cordicCORE.y_o[8]
.sym 111325 cordicCORE.y_o[6]
.sym 111326 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 111327 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 111328 cordicCORE.y[0]
.sym 111329 $abc$29714$new_n4075_
.sym 111330 $abc$29714$new_n3017_
.sym 111331 cordicCORE.y_o[2]
.sym 111332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 111333 cordicCORE.y_o[1]
.sym 111334 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14973[3]_new_
.sym 111335 cinit
.sym 111336 Ang[0]
.sym 111339 cinit
.sym 111340 Ang[3]
.sym 111343 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[3]
.sym 111344 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[3]
.sym 111345 cinit
.sym 111346 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111347 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[0]
.sym 111348 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[0]
.sym 111349 cinit
.sym 111350 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111351 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[5]
.sym 111352 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[5]
.sym 111353 cinit
.sym 111354 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111355 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[1]
.sym 111356 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[1]
.sym 111357 cinit
.sym 111358 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111360 cordicCORE.U.tangle[0]
.sym 111361 cordicCORE.z[0]
.sym 111363 cinit
.sym 111364 Ang[5]
.sym 111368 cordicCORE.U.tangle[0]
.sym 111369 cordicCORE.z[0]
.sym 111372 cordicCORE.U.tangle[1]
.sym 111373 cordicCORE.z[1]
.sym 111374 $auto$alumacc.cc:474:replace_alu$3283.C[1]
.sym 111376 cordicCORE.U.tangle[2]
.sym 111377 cordicCORE.z[2]
.sym 111378 $auto$alumacc.cc:474:replace_alu$3283.C[2]
.sym 111380 cordicCORE.U.tangle[3]
.sym 111381 cordicCORE.z[3]
.sym 111382 $auto$alumacc.cc:474:replace_alu$3283.C[3]
.sym 111384 cordicCORE.U.tangle[4]
.sym 111385 cordicCORE.z[4]
.sym 111386 $auto$alumacc.cc:474:replace_alu$3283.C[4]
.sym 111388 cordicCORE.U.tangle[5]
.sym 111389 cordicCORE.z[5]
.sym 111390 $auto$alumacc.cc:474:replace_alu$3283.C[5]
.sym 111392 cordicCORE.U.tangle[6]
.sym 111393 cordicCORE.z[6]
.sym 111394 $auto$alumacc.cc:474:replace_alu$3283.C[6]
.sym 111396 cordicCORE.U.tangle[7]
.sym 111397 cordicCORE.z[7]
.sym 111398 $auto$alumacc.cc:474:replace_alu$3283.C[7]
.sym 111400 cordicCORE.U.tangle[8]
.sym 111401 cordicCORE.z[8]
.sym 111402 $auto$alumacc.cc:474:replace_alu$3283.C[8]
.sym 111404 cordicCORE.U.tangle[9]
.sym 111405 cordicCORE.z[9]
.sym 111406 $auto$alumacc.cc:474:replace_alu$3283.C[9]
.sym 111408 cordicCORE.U.tangle[10]
.sym 111409 cordicCORE.z[10]
.sym 111410 $auto$alumacc.cc:474:replace_alu$3283.C[10]
.sym 111412 cordicCORE.U.tangle[11]
.sym 111413 cordicCORE.z[11]
.sym 111414 $auto$alumacc.cc:474:replace_alu$3283.C[11]
.sym 111416 cordicCORE.U.tangle[12]
.sym 111417 cordicCORE.z[12]
.sym 111418 $auto$alumacc.cc:474:replace_alu$3283.C[12]
.sym 111420 cordicCORE.U.tangle[13]
.sym 111421 cordicCORE.z[13]
.sym 111422 $auto$alumacc.cc:474:replace_alu$3283.C[13]
.sym 111424 cordicCORE.U.tangle[14]
.sym 111425 cordicCORE.z[14]
.sym 111426 $auto$alumacc.cc:474:replace_alu$3283.C[14]
.sym 111429 cordicCORE.z[15]
.sym 111430 $auto$alumacc.cc:474:replace_alu$3283.C[15]
.sym 111433 cordicCORE.z[16]
.sym 111434 $auto$alumacc.cc:474:replace_alu$3283.C[16]
.sym 111435 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[16]
.sym 111436 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[16]
.sym 111437 cinit
.sym 111438 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111439 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[15]
.sym 111440 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[15]
.sym 111441 cinit
.sym 111442 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111443 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[8]
.sym 111444 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[8]
.sym 111445 cinit
.sym 111446 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111447 cinit
.sym 111448 Ang[14]
.sym 111451 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[12]
.sym 111452 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[12]
.sym 111453 cinit
.sym 111454 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111455 cinit
.sym 111456 Ang[8]
.sym 111459 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[14]
.sym 111460 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[14]
.sym 111461 cinit
.sym 111462 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 111463 cordicCORE.x[16]
.sym 111464 cordicCORE.x[15]
.sym 111465 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 111467 Ang[15]
.sym 111468 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[15]_new_
.sym 111469 UI_inst.diplay_number.pos[4]
.sym 111470 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 111471 Ang[11]
.sym 111472 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[11]_new_
.sym 111473 UI_inst.diplay_number.pos[4]
.sym 111474 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 111475 cinit
.sym 111476 Ang[15]
.sym 111479 cinit
.sym 111480 Ang[16]
.sym 111483 cinit
.sym 111484 Ang[12]
.sym 111487 Ang[4]
.sym 111488 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[4]_new_
.sym 111489 UI_inst.diplay_number.pos[4]
.sym 111490 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 111491 cordicCORE.U.x_i_s_pipe[14]
.sym 111495 X[16]
.sym 111496 Mag[16]
.sym 111497 UI_inst.ismagphase
.sym 111499 Mag[7]
.sym 111500 X[22]
.sym 111501 cinit
.sym 111503 X[4]
.sym 111504 Mag[4]
.sym 111505 UI_inst.ismagphase
.sym 111507 X[22]
.sym 111508 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[7]_new_
.sym 111509 cinit
.sym 111511 X[7]
.sym 111512 Mag[7]
.sym 111513 UI_inst.ismagphase
.sym 111515 X[15]
.sym 111516 Mag[15]
.sym 111517 UI_inst.ismagphase
.sym 111519 X[1]
.sym 111520 Mag[1]
.sym 111521 UI_inst.ismagphase
.sym 111523 Ang[16]
.sym 111524 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[16]_new_
.sym 111525 UI_inst.diplay_number.pos[4]
.sym 111526 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 111527 X[23]
.sym 111528 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[8]_new_
.sym 111529 cinit
.sym 111531 Mag[8]
.sym 111532 X[23]
.sym 111533 cinit
.sym 111535 X[26]
.sym 111536 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[11]_new_
.sym 111537 cinit
.sym 111539 X[25]
.sym 111540 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[10]_new_
.sym 111541 cinit
.sym 111543 X[30]
.sym 111544 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[15]_new_
.sym 111545 cinit
.sym 111547 Mag[15]
.sym 111548 X[30]
.sym 111549 cinit
.sym 111551 Mag[12]
.sym 111552 X[27]
.sym 111553 cinit
.sym 111555 X[27]
.sym 111556 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[12]_new_
.sym 111557 cinit
.sym 111559 Mag[11]
.sym 111560 X[26]
.sym 111561 cinit
.sym 111563 X[11]
.sym 111564 Mag[11]
.sym 111565 UI_inst.ismagphase
.sym 111571 Mag[16]
.sym 111572 X[31]
.sym 111573 cinit
.sym 111579 cordicCORE.x[10]
.sym 111580 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14821[6]_new_
.sym 111581 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$and$/usr/local/bin/../share/yosys/techmap.v:434$12053_Y[8]_new_
.sym 111582 $abc$29714$new_n3194_
.sym 111583 cordicCORE.x[8]
.sym 111584 $abc$29714$techmap$techmap\cordicCORE.U.x_shifter.$procmux$2760.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12049_Y_new_inv_
.sym 111585 $abc$29714$new_n3196_
.sym 111586 $abc$29714$new_n3193_
.sym 111587 cordicCORE.x[13]
.sym 111588 $abc$29714$auto$simplemap.cc:309:simplemap_lut$3644_new_
.sym 111589 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$14875[4]_new_
.sym 111590 cordicCORE.x[15]
.sym 111623 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 111624 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 111625 TC[3]
.sym 111626 TC[2]
.sym 111627 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 111628 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 111629 TC[1]
.sym 111631 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][4]_new_inv_
.sym 111632 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][0]_new_
.sym 111633 TC[3]
.sym 111634 TC[2]
.sym 111635 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 111636 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][0]_new_
.sym 111637 TC[1]
.sym 111639 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 111640 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 111641 TC[1]
.sym 111643 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][4]_new_inv_
.sym 111644 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][2]_new_inv_
.sym 111645 TC[1]
.sym 111646 TC[2]
.sym 111647 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][6]_new_inv_
.sym 111648 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 111649 TC[1]
.sym 111651 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][10]_new_inv_
.sym 111652 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][8]_new_inv_
.sym 111653 TC[1]
.sym 111655 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 111656 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 111657 TC[2]
.sym 111658 TC[3]
.sym 111659 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 111660 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 111661 TC[1]
.sym 111663 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 111664 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 111665 TC[2]
.sym 111666 TC[3]
.sym 111667 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][18]_new_inv_
.sym 111668 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 111669 TC[1]
.sym 111671 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 111672 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][12]_new_inv_
.sym 111673 TC[1]
.sym 111675 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 111676 $abc$29714$new_n3614_
.sym 111677 TC[3]
.sym 111678 TC[2]
.sym 111679 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][16]_new_inv_
.sym 111680 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][14]_new_inv_
.sym 111681 TC[1]
.sym 111683 $abc$29714$new_n3663_
.sym 111684 $abc$29714$new_n3664_
.sym 111685 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 111686 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111687 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 111688 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 111689 TC[1]
.sym 111691 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 111692 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 111693 TC[1]
.sym 111695 Filter1.OUTpipe[30]
.sym 111696 Filter1.OUTpipe[31]
.sym 111697 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111699 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 111700 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][20]_new_inv_
.sym 111701 TC[1]
.sym 111703 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][26]_new_inv_
.sym 111704 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 111705 TC[1]
.sym 111707 Filter1.OUTpipe[29]
.sym 111708 Filter1.OUTpipe[30]
.sym 111709 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111711 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][30]_new_inv_
.sym 111712 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][28]_new_inv_
.sym 111713 TC[1]
.sym 111715 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][24]_new_inv_
.sym 111716 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][22]_new_inv_
.sym 111717 TC[1]
.sym 111719 Filter1.OUTpipe[35]
.sym 111720 Filter1.OUTpipe[36]
.sym 111721 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111723 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 111724 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 111725 TC[1]
.sym 111727 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 111728 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 111729 TC[1]
.sym 111731 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 111732 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][32]_new_inv_
.sym 111733 TC[1]
.sym 111737 TC[0]
.sym 111739 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][31]_new_inv_
.sym 111740 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][29]_new_inv_
.sym 111741 TC[1]
.sym 111743 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][27]_new_inv_
.sym 111744 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][25]_new_inv_
.sym 111745 TC[1]
.sym 111747 Filter1.OUTpipe[34]
.sym 111748 Filter1.OUTpipe[35]
.sym 111749 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111751 Filter1.OUTpipe[42]
.sym 111752 Filter1.OUTpipe[43]
.sym 111753 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111755 $abc$29714$new_n3613_
.sym 111756 $abc$29714$new_n3620_
.sym 111757 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 111758 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111759 Filter1.OUTpipe[41]
.sym 111760 Filter1.OUTpipe[42]
.sym 111761 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111763 Filter1.OUTpipe[39]
.sym 111764 Filter1.OUTpipe[40]
.sym 111765 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111767 Filter1.OUTpipe[40]
.sym 111768 Filter1.OUTpipe[41]
.sym 111769 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111771 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 111772 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][33]_new_inv_
.sym 111773 TC[1]
.sym 111775 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 111776 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 111777 TC[2]
.sym 111779 Filter1.OUTpipe[43]
.sym 111780 Filter1.OUTpipe[44]
.sym 111781 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 111783 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 111784 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 111785 TC[3]
.sym 111786 TC[2]
.sym 111787 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 111788 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 111789 TC[1]
.sym 111791 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 111792 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 111793 TC[2]
.sym 111794 TC[3]
.sym 111795 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 111796 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][39]_new_inv_
.sym 111797 TC[1]
.sym 111799 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 111800 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][13]_new_inv_
.sym 111801 TC[3]
.sym 111802 TC[2]
.sym 111803 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][9]_new_inv_
.sym 111804 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][5]_new_inv_
.sym 111805 TC[3]
.sym 111806 TC[2]
.sym 111807 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][17]_new_inv_
.sym 111808 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][21]_new_inv_
.sym 111809 TC[2]
.sym 111811 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][37]_new_inv_
.sym 111812 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][35]_new_inv_
.sym 111813 TC[1]
.sym 111815 $abc$29714$new_n3687_
.sym 111816 $abc$29714$new_n3688_
.sym 111817 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 111818 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111819 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][27]_new_inv_
.sym 111820 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 111821 TC[2]
.sym 111823 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][23]_new_inv_
.sym 111824 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111825 $abc$29714$new_n3775_
.sym 111827 $abc$29714$new_n3651_
.sym 111828 $abc$29714$new_n3654_
.sym 111829 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 111830 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111831 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 111832 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 111833 TC[2]
.sym 111835 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][35]_new_inv_
.sym 111836 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][31]_new_inv_
.sym 111837 TC[2]
.sym 111839 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 111840 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 111841 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111843 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111844 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][15]_new_inv_
.sym 111845 $abc$29714$new_n3740_
.sym 111847 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 111848 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 111849 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111850 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111851 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][19]_new_inv_
.sym 111852 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111853 $abc$29714$new_n3762_
.sym 111859 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 111860 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 111861 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111863 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 111864 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][11]_new_inv_
.sym 111865 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111867 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][35]_new_inv_
.sym 111868 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111869 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][27]_new_inv_
.sym 111870 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 111871 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 111872 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][11]_new_inv_
.sym 111873 $abc$29714$new_n3712_
.sym 111875 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][27]_new_inv_
.sym 111876 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][19]_new_inv_
.sym 111877 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112043 addr_r[3]
.sym 112044 addr_w[3]
.sym 112045 L0
.sym 112055 F2SRAM.spi_data[6]
.sym 112072 addr_w[0]
.sym 112077 addr_w[1]
.sym 112081 addr_w[2]
.sym 112082 $auto$alumacc.cc:474:replace_alu$3172.C[2]
.sym 112085 addr_w[3]
.sym 112086 $auto$alumacc.cc:474:replace_alu$3172.C[3]
.sym 112089 addr_w[4]
.sym 112090 $auto$alumacc.cc:474:replace_alu$3172.C[4]
.sym 112093 addr_w[5]
.sym 112094 $auto$alumacc.cc:474:replace_alu$3172.C[5]
.sym 112097 addr_w[6]
.sym 112098 $auto$alumacc.cc:474:replace_alu$3172.C[6]
.sym 112101 addr_w[7]
.sym 112102 $auto$alumacc.cc:474:replace_alu$3172.C[7]
.sym 112105 addr_w[8]
.sym 112106 $auto$alumacc.cc:474:replace_alu$3172.C[8]
.sym 112109 addr_w[9]
.sym 112110 $auto$alumacc.cc:474:replace_alu$3172.C[9]
.sym 112113 addr_w[10]
.sym 112114 $auto$alumacc.cc:474:replace_alu$3172.C[10]
.sym 112117 addr_w[11]
.sym 112118 $auto$alumacc.cc:474:replace_alu$3172.C[11]
.sym 112121 addr_w[12]
.sym 112122 $auto$alumacc.cc:474:replace_alu$3172.C[12]
.sym 112125 addr_w[13]
.sym 112126 $auto$alumacc.cc:474:replace_alu$3172.C[13]
.sym 112129 addr_w[14]
.sym 112130 $auto$alumacc.cc:474:replace_alu$3172.C[14]
.sym 112133 addr_w[15]
.sym 112134 $auto$alumacc.cc:474:replace_alu$3172.C[15]
.sym 112135 addr_r[12]
.sym 112136 addr_w[12]
.sym 112137 L0
.sym 112143 F2SRAM.busystop
.sym 112144 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 112145 $abc$29714$new_n3245_
.sym 112146 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 112148 $PACKER_VCC_NET
.sym 112149 addr_w[0]
.sym 112151 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 112152 addr_w[12]
.sym 112153 $abc$29714$auto$wreduce.cc:455:run$3025[12]
.sym 112154 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 112155 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 112156 addr_w[0]
.sym 112157 $abc$29714$auto$wreduce.cc:455:run$3025[0]
.sym 112158 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 112163 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 112164 addr_w[15]
.sym 112165 $abc$29714$auto$wreduce.cc:455:run$3025[15]
.sym 112166 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 112191 $PACKER_VCC_NET
.sym 112200 $auto$alumacc.cc:474:replace_alu$3147.C[1]
.sym 112205 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[1]
.sym 112209 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[2]
.sym 112213 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[3]
.sym 112217 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[4]
.sym 112221 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[5]
.sym 112225 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[6]
.sym 112229 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[7]
.sym 112233 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[8]
.sym 112237 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[9]
.sym 112241 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[10]
.sym 112245 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[11]
.sym 112249 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[12]
.sym 112253 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[13]
.sym 112257 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[14]
.sym 112261 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[15]
.sym 112264 $PACKER_VCC_NET
.sym 112266 $nextpnr_ICESTORM_LC_1$I3
.sym 112269 $abc$29714$auto$alumacc.cc:474:replace_alu$3147.BB[16]
.sym 112270 $nextpnr_ICESTORM_LC_1$COUT
.sym 112274 $nextpnr_ICESTORM_LC_2$I3
.sym 112275 cinit
.sym 112276 cordicCORE.y_o[9]
.sym 112279 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[4]
.sym 112280 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[4]
.sym 112281 cinit
.sym 112282 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112283 cordicCORE.y[16]
.sym 112287 cinit
.sym 112288 cordicCORE.y_o[1]
.sym 112291 cinit
.sym 112292 cordicCORE.y_o[5]
.sym 112295 cinit
.sym 112296 Ang[1]
.sym 112299 cinit
.sym 112300 cordicCORE.y_o[15]
.sym 112303 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[9]
.sym 112304 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[9]
.sym 112305 cinit
.sym 112306 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112307 cinit
.sym 112308 cordicCORE.y_o[10]
.sym 112311 $abc$29714$auto$alumacc.cc:415:extract_cmp_alu$3146[16]
.sym 112312 $abc$29714$auto$alumacc.cc:491:replace_alu$3149[16]
.sym 112313 $auto$alumacc.cc:474:replace_alu$3147.C[16]
.sym 112315 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[1]
.sym 112316 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[1]
.sym 112317 cinit
.sym 112318 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112319 cinit
.sym 112320 cordicCORE.y_o[14]
.sym 112323 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[5]
.sym 112324 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[5]
.sym 112325 cinit
.sym 112326 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112327 cinit
.sym 112328 Ang[6]
.sym 112331 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[2]
.sym 112332 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[2]
.sym 112333 cinit
.sym 112334 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112335 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[6]
.sym 112336 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[6]
.sym 112337 cinit
.sym 112338 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112339 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[4]
.sym 112340 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[4]
.sym 112341 cinit
.sym 112342 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112343 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[15]
.sym 112344 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[15]
.sym 112345 cinit
.sym 112346 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112347 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[7]
.sym 112348 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[7]
.sym 112349 cinit
.sym 112350 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112351 cinit
.sym 112352 Ang[2]
.sym 112355 cinit
.sym 112356 Ang[4]
.sym 112359 cordicCORE.U.x_i_s_pipe[4]
.sym 112363 cordicCORE.U.x_i_s_pipe[3]
.sym 112367 Ang[13]
.sym 112368 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[13]_new_
.sym 112369 UI_inst.diplay_number.pos[4]
.sym 112370 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 112371 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[9]
.sym 112372 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[9]
.sym 112373 cinit
.sym 112374 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112375 cordicCORE.U.x_i_s_pipe[2]
.sym 112379 cinit
.sym 112380 Ang[7]
.sym 112383 cinit
.sym 112384 Ang[13]
.sym 112387 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:263$98_Y[13]
.sym 112388 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:259$95_Y[13]
.sym 112389 cinit
.sym 112390 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112392 cordicCORE.U.x_i_s_pipe[0]
.sym 112393 cordicCORE.y[0]
.sym 112396 cordicCORE.U.x_i_s_pipe[1]
.sym 112397 cordicCORE.y[1]
.sym 112398 $auto$alumacc.cc:474:replace_alu$3286.C[1]
.sym 112400 cordicCORE.U.x_i_s_pipe[2]
.sym 112401 cordicCORE.y[2]
.sym 112402 $auto$alumacc.cc:474:replace_alu$3286.C[2]
.sym 112404 cordicCORE.U.x_i_s_pipe[3]
.sym 112405 cordicCORE.y[3]
.sym 112406 $auto$alumacc.cc:474:replace_alu$3286.C[3]
.sym 112408 cordicCORE.U.x_i_s_pipe[4]
.sym 112409 cordicCORE.y[4]
.sym 112410 $auto$alumacc.cc:474:replace_alu$3286.C[4]
.sym 112412 cordicCORE.U.x_i_s_pipe[5]
.sym 112413 cordicCORE.y[5]
.sym 112414 $auto$alumacc.cc:474:replace_alu$3286.C[5]
.sym 112416 cordicCORE.U.x_i_s_pipe[6]
.sym 112417 cordicCORE.y[6]
.sym 112418 $auto$alumacc.cc:474:replace_alu$3286.C[6]
.sym 112420 cordicCORE.U.x_i_s_pipe[7]
.sym 112421 cordicCORE.y[7]
.sym 112422 $auto$alumacc.cc:474:replace_alu$3286.C[7]
.sym 112424 cordicCORE.U.x_i_s_pipe[8]
.sym 112425 cordicCORE.y[8]
.sym 112426 $auto$alumacc.cc:474:replace_alu$3286.C[8]
.sym 112428 cordicCORE.U.x_i_s_pipe[9]
.sym 112429 cordicCORE.y[9]
.sym 112430 $auto$alumacc.cc:474:replace_alu$3286.C[9]
.sym 112432 cordicCORE.U.x_i_s_pipe[10]
.sym 112433 cordicCORE.y[10]
.sym 112434 $auto$alumacc.cc:474:replace_alu$3286.C[10]
.sym 112436 cordicCORE.U.x_i_s_pipe[11]
.sym 112437 cordicCORE.y[11]
.sym 112438 $auto$alumacc.cc:474:replace_alu$3286.C[11]
.sym 112440 cordicCORE.U.x_i_s_pipe[12]
.sym 112441 cordicCORE.y[12]
.sym 112442 $auto$alumacc.cc:474:replace_alu$3286.C[12]
.sym 112444 cordicCORE.U.x_i_s_pipe[13]
.sym 112445 cordicCORE.y[13]
.sym 112446 $auto$alumacc.cc:474:replace_alu$3286.C[13]
.sym 112448 cordicCORE.U.x_i_s_pipe[14]
.sym 112449 cordicCORE.y[14]
.sym 112450 $auto$alumacc.cc:474:replace_alu$3286.C[14]
.sym 112452 cordicCORE.U.x_i_s_pipe[15]
.sym 112453 cordicCORE.y[15]
.sym 112454 $auto$alumacc.cc:474:replace_alu$3286.C[15]
.sym 112456 cordicCORE.U.x_i_s_pipe[16]
.sym 112457 cordicCORE.y[16]
.sym 112458 $auto$alumacc.cc:474:replace_alu$3286.C[16]
.sym 112459 Mag[0]
.sym 112460 X[15]
.sym 112461 cinit
.sym 112464 cordicCORE.x[0]
.sym 112465 $abc$29714$auto$alumacc.cc:474:replace_alu$3292.BB[0]
.sym 112466 $PACKER_VCC_NET
.sym 112467 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[2]
.sym 112468 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[2]
.sym 112469 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112472 cordicCORE.U.y_i_s_pipe[0]
.sym 112473 cordicCORE.x[0]
.sym 112475 cordicCORE.x[16]
.sym 112479 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[3]
.sym 112480 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[3]
.sym 112481 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112483 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[0]
.sym 112484 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[0]
.sym 112485 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112487 X[15]
.sym 112488 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[0]_new_
.sym 112489 cinit
.sym 112491 X[18]
.sym 112492 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[3]_new_
.sym 112493 cinit
.sym 112495 X[28]
.sym 112496 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[13]_new_
.sym 112497 cinit
.sym 112499 Mag[3]
.sym 112500 X[18]
.sym 112501 cinit
.sym 112503 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:261$96_Y[13]
.sym 112504 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:257$93_Y[13]
.sym 112505 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 112507 Mag[13]
.sym 112508 X[28]
.sym 112509 cinit
.sym 112511 Mag[10]
.sym 112512 X[25]
.sym 112513 cinit
.sym 112515 X[3]
.sym 112516 Mag[3]
.sym 112517 UI_inst.ismagphase
.sym 112519 X[14]
.sym 112520 Mag[14]
.sym 112521 UI_inst.ismagphase
.sym 112523 F2SRAM.spi_go
.sym 112524 F2SRAM.SPI_READER.shift_reg[28]
.sym 112531 X[13]
.sym 112532 Mag[13]
.sym 112533 UI_inst.ismagphase
.sym 112583 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 112584 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 112585 TC[3]
.sym 112586 TC[2]
.sym 112587 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 112588 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 112589 TC[3]
.sym 112590 TC[2]
.sym 112591 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][10]_new_inv_
.sym 112592 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 112593 TC[3]
.sym 112594 TC[2]
.sym 112595 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][6]_new_inv_
.sym 112596 $abc$29714$new_n3640_
.sym 112597 TC[3]
.sym 112598 TC[2]
.sym 112599 UI_inst.count[1]
.sym 112607 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 112608 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 112609 TC[3]
.sym 112610 TC[2]
.sym 112611 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][8]_new_inv_
.sym 112612 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 112613 TC[3]
.sym 112614 TC[2]
.sym 112615 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 112616 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][12]_new_inv_
.sym 112617 TC[3]
.sym 112618 TC[2]
.sym 112619 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 112620 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][14]_new_inv_
.sym 112621 TC[3]
.sym 112622 TC[2]
.sym 112623 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][18]_new_inv_
.sym 112624 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 112625 TC[2]
.sym 112627 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 112628 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][14]_new_inv_
.sym 112629 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 112631 $abc$29714$new_n3679_
.sym 112632 $abc$29714$new_n3680_
.sym 112633 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 112634 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 112635 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][16]_new_inv_
.sym 112636 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 112637 TC[2]
.sym 112639 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112640 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 112641 $abc$29714$new_n3733_
.sym 112643 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 112644 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][14]_new_inv_
.sym 112645 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112647 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 112648 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 112649 TC[2]
.sym 112651 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 112652 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][22]_new_inv_
.sym 112653 TC[2]
.sym 112655 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 112656 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 112657 TC[2]
.sym 112659 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 112660 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][20]_new_inv_
.sym 112661 TC[2]
.sym 112663 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 112664 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 112665 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112667 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][26]_new_inv_
.sym 112668 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][30]_new_inv_
.sym 112669 TC[2]
.sym 112671 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][24]_new_inv_
.sym 112672 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][28]_new_inv_
.sym 112673 TC[2]
.sym 112675 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112676 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][12]_new_inv_
.sym 112677 $abc$29714$new_n3719_
.sym 112679 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 112680 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 112681 TC[1]
.sym 112683 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][38]_new_inv_
.sym 112684 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 112685 TC[1]
.sym 112687 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 112688 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][32]_new_inv_
.sym 112689 TC[2]
.sym 112691 Filter1.OUTpipe[38]
.sym 112692 Filter1.OUTpipe[39]
.sym 112693 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112695 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][36]_new_inv_
.sym 112696 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][34]_new_inv_
.sym 112697 TC[1]
.sym 112699 TC[1]
.sym 112700 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112701 Filter1.OUTpipe[48]
.sym 112703 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112704 Filter1.OUTpipe[48]
.sym 112705 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 112706 TC[1]
.sym 112707 Filter1.OUTpipe[36]
.sym 112708 Filter1.OUTpipe[37]
.sym 112709 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112711 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 112712 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][40]_new_inv_
.sym 112713 TC[1]
.sym 112715 Filter1.OUTpipe[46]
.sym 112716 Filter1.OUTpipe[47]
.sym 112717 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112719 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 112720 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][42]_new_inv_
.sym 112721 TC[1]
.sym 112723 Filter1.OUTpipe[47]
.sym 112724 Filter1.OUTpipe[48]
.sym 112725 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112727 Filter1.OUTpipe[44]
.sym 112728 Filter1.OUTpipe[45]
.sym 112729 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112731 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 112732 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 112733 TC[2]
.sym 112735 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][25]_new_inv_
.sym 112736 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][29]_new_inv_
.sym 112737 TC[2]
.sym 112739 Filter1.OUTpipe[45]
.sym 112740 Filter1.OUTpipe[46]
.sym 112741 $abc$29714$auto$wreduce.cc:455:run$3030[0]
.sym 112743 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 112744 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 112745 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112747 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112748 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][13]_new_inv_
.sym 112749 $abc$29714$new_n3726_
.sym 112751 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 112752 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][33]_new_inv_
.sym 112753 TC[2]
.sym 112755 $abc$29714$new_n3671_
.sym 112756 $abc$29714$new_n3672_
.sym 112757 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 112758 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 112759 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 112760 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][13]_new_inv_
.sym 112761 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 112763 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 112764 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 112765 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112767 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 112768 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 112769 TC[1]
.sym 112771 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][43]_new_inv_
.sym 112772 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][41]_new_inv_
.sym 112773 TC[1]
.sym 112779 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 112780 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][37]_new_inv_
.sym 112781 TC[2]
.sym 112783 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 112784 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][15]_new_inv_
.sym 112785 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 112787 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112788 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][9]_new_inv_
.sym 112789 $abc$29714$new_n3698_
.sym 112791 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 112792 $abc$29714$new_n3771_
.sym 112793 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 112794 $abc$29714$new_n3751_
.sym 112795 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 112796 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 112797 TC[2]
.sym 112799 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][43]_new_inv_
.sym 112800 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][39]_new_inv_
.sym 112801 TC[2]
.sym 112803 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][31]_new_inv_
.sym 112804 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][23]_new_inv_
.sym 112805 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 112875 $abc$29714$new_n2358_
.sym 112876 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[15]
.sym 112877 $abc$29714$new_n2406_
.sym 112878 UI_inst.LCD.tx_done
.sym 112879 $abc$29714$new_n2358_
.sym 112880 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[12]
.sym 112881 $abc$29714$new_n2412_
.sym 112882 UI_inst.LCD.tx_done
.sym 112883 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112884 UI_inst.LCD.pos[15]
.sym 112895 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112896 UI_inst.LCD.pos[12]
.sym 112903 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112904 UI_inst.LCD.pos[18]
.sym 112907 UI_inst.LCD.pos[17]
.sym 112908 UI_inst.LCD.pos[18]
.sym 112909 UI_inst.LCD.pos[19]
.sym 112910 UI_inst.LCD.pos[20]
.sym 112911 $abc$29714$new_n2358_
.sym 112912 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[20]
.sym 112913 $abc$29714$new_n2396_
.sym 112914 UI_inst.LCD.tx_done
.sym 112915 $abc$29714$new_n2358_
.sym 112916 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[17]
.sym 112917 $abc$29714$new_n2402_
.sym 112918 UI_inst.LCD.tx_done
.sym 112923 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112924 UI_inst.LCD.pos[20]
.sym 112927 $abc$29714$new_n2358_
.sym 112928 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[18]
.sym 112929 $abc$29714$new_n2400_
.sym 112930 UI_inst.LCD.tx_done
.sym 112931 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112932 UI_inst.LCD.pos[17]
.sym 112939 $abc$29714$new_n2358_
.sym 112940 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[25]
.sym 112941 $abc$29714$new_n2386_
.sym 112942 UI_inst.LCD.tx_done
.sym 112943 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112944 UI_inst.LCD.pos[28]
.sym 112951 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 112952 UI_inst.LCD.pos[25]
.sym 112959 $abc$29714$new_n2358_
.sym 112960 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[28]
.sym 112961 $abc$29714$new_n2380_
.sym 112962 UI_inst.LCD.tx_done
.sym 113039 addr_r[4]
.sym 113040 addr_w[4]
.sym 113041 L0
.sym 113047 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 113048 addr_w[3]
.sym 113049 $abc$29714$auto$wreduce.cc:455:run$3025[3]
.sym 113050 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 113055 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 113056 addr_w[5]
.sym 113057 $abc$29714$auto$wreduce.cc:455:run$3025[5]
.sym 113058 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 113059 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 113060 addr_w[4]
.sym 113061 $abc$29714$auto$wreduce.cc:455:run$3025[4]
.sym 113062 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 113067 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 113071 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 113075 addr_r[0]
.sym 113076 addr_w[0]
.sym 113077 L0
.sym 113079 $abc$29714$techmap\dds_core.$0\addr[15:0][5]
.sym 113080 cnt[9]
.sym 113091 addr_r[15]
.sym 113092 addr_w[15]
.sym 113093 L0
.sym 113119 addr_w[0]
.sym 113120 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 113123 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22404
.sym 113124 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$22752
.sym 113125 addr_w[1]
.sym 113163 cordicCORE.y[7]
.sym 113167 cordicCORE.y[3]
.sym 113187 cordicCORE.y[4]
.sym 113191 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[7]
.sym 113192 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[7]
.sym 113193 cinit
.sym 113194 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113195 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[3]
.sym 113196 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[3]
.sym 113197 cinit
.sym 113198 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113199 cinit
.sym 113200 cordicCORE.y_o[4]
.sym 113203 cordicCORE.y[0]
.sym 113207 cinit
.sym 113208 cordicCORE.y_o[3]
.sym 113211 cordicCORE.y[6]
.sym 113215 cinit
.sym 113216 cordicCORE.y_o[7]
.sym 113219 cordicCORE.y[2]
.sym 113223 cordicCORE.y[8]
.sym 113227 cinit
.sym 113228 cordicCORE.y_o[6]
.sym 113231 cordicCORE.y[13]
.sym 113235 cordicCORE.y[11]
.sym 113239 cordicCORE.y[12]
.sym 113243 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22372
.sym 113244 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3420[0]_new_
.sym 113247 cinit
.sym 113248 cordicCORE.y_o[2]
.sym 113251 cinit
.sym 113252 F2SRAM.nrst
.sym 113253 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113255 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[2]
.sym 113256 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[2]
.sym 113257 cinit
.sym 113258 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113259 cinit
.sym 113260 cordicCORE.y_o[11]
.sym 113263 cinit
.sym 113264 cordicCORE.y_o[12]
.sym 113267 cinit
.sym 113268 cordicCORE.y_o[16]
.sym 113271 Ang[3]
.sym 113272 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[3]_new_
.sym 113273 UI_inst.diplay_number.pos[4]
.sym 113274 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 113275 cinit
.sym 113276 cordicCORE.y_o[8]
.sym 113279 cinit
.sym 113280 cordicCORE.y_o[13]
.sym 113283 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[6]
.sym 113284 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[6]
.sym 113285 cinit
.sym 113286 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113287 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[10]
.sym 113288 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[10]
.sym 113289 cinit
.sym 113290 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113291 Ang[2]
.sym 113292 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[2]_new_
.sym 113293 UI_inst.diplay_number.pos[4]
.sym 113294 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 113295 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[14]
.sym 113296 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[14]
.sym 113297 cinit
.sym 113298 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113299 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[13]
.sym 113300 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[13]
.sym 113301 cinit
.sym 113302 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113303 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[11]
.sym 113304 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[11]
.sym 113305 cinit
.sym 113306 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113307 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[12]
.sym 113308 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[12]
.sym 113309 cinit
.sym 113310 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113311 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[8]
.sym 113312 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[8]
.sym 113313 cinit
.sym 113314 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113315 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[16]
.sym 113316 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[16]
.sym 113317 cinit
.sym 113318 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 113320 cordicCORE.y[0]
.sym 113321 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 113324 cordicCORE.y[1]
.sym 113325 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[1]
.sym 113326 $auto$alumacc.cc:474:replace_alu$3289.C[1]
.sym 113328 cordicCORE.y[2]
.sym 113329 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[2]
.sym 113330 $auto$alumacc.cc:474:replace_alu$3289.C[2]
.sym 113332 cordicCORE.y[3]
.sym 113333 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[3]
.sym 113334 $auto$alumacc.cc:474:replace_alu$3289.C[3]
.sym 113336 cordicCORE.y[4]
.sym 113337 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[4]
.sym 113338 $auto$alumacc.cc:474:replace_alu$3289.C[4]
.sym 113340 cordicCORE.y[5]
.sym 113341 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[5]
.sym 113342 $auto$alumacc.cc:474:replace_alu$3289.C[5]
.sym 113344 cordicCORE.y[6]
.sym 113345 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[6]
.sym 113346 $auto$alumacc.cc:474:replace_alu$3289.C[6]
.sym 113348 cordicCORE.y[7]
.sym 113349 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[7]
.sym 113350 $auto$alumacc.cc:474:replace_alu$3289.C[7]
.sym 113352 cordicCORE.y[8]
.sym 113353 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[8]
.sym 113354 $auto$alumacc.cc:474:replace_alu$3289.C[8]
.sym 113356 cordicCORE.y[9]
.sym 113357 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[9]
.sym 113358 $auto$alumacc.cc:474:replace_alu$3289.C[9]
.sym 113360 cordicCORE.y[10]
.sym 113361 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[10]
.sym 113362 $auto$alumacc.cc:474:replace_alu$3289.C[10]
.sym 113364 cordicCORE.y[11]
.sym 113365 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[11]
.sym 113366 $auto$alumacc.cc:474:replace_alu$3289.C[11]
.sym 113368 cordicCORE.y[12]
.sym 113369 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[12]
.sym 113370 $auto$alumacc.cc:474:replace_alu$3289.C[12]
.sym 113372 cordicCORE.y[13]
.sym 113373 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[13]
.sym 113374 $auto$alumacc.cc:474:replace_alu$3289.C[13]
.sym 113376 cordicCORE.y[14]
.sym 113377 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[14]
.sym 113378 $auto$alumacc.cc:474:replace_alu$3289.C[14]
.sym 113380 cordicCORE.y[15]
.sym 113381 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[15]
.sym 113382 $auto$alumacc.cc:474:replace_alu$3289.C[15]
.sym 113384 cordicCORE.y[16]
.sym 113385 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[16]
.sym 113386 $auto$alumacc.cc:474:replace_alu$3289.C[16]
.sym 113387 cordicCORE.U.x_i_s_pipe[15]
.sym 113391 cordicCORE.U.x_i_s_pipe[11]
.sym 113395 cordicCORE.U.x_i_s_pipe[12]
.sym 113399 Ang[10]
.sym 113400 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[10]_new_
.sym 113401 UI_inst.diplay_number.pos[4]
.sym 113402 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 113403 cordicCORE.U.x_i_s_pipe[13]
.sym 113407 cordicCORE.U.x_i_s_pipe[9]
.sym 113411 cordicCORE.U.x_i_s_pipe[8]
.sym 113415 Ang[8]
.sym 113416 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[8]_new_
.sym 113417 UI_inst.diplay_number.pos[4]
.sym 113418 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 113419 Mag[2]
.sym 113420 X[17]
.sym 113421 cinit
.sym 113423 X[5]
.sym 113424 Mag[5]
.sym 113425 UI_inst.ismagphase
.sym 113426 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 113427 X[17]
.sym 113428 $abc$29714$techmap\cordicCORE.U.$procmux$2733_Y[2]_new_
.sym 113429 cinit
.sym 113431 cordicCORE.U.x_i_s_pipe[7]
.sym 113435 cordicCORE.U.x_i_s_pipe[10]
.sym 113439 cordicCORE.U.x_i_s_pipe[16]
.sym 113443 X[2]
.sym 113444 Mag[2]
.sym 113445 UI_inst.ismagphase
.sym 113447 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 113451 X[6]
.sym 113452 Mag[6]
.sym 113453 UI_inst.ismagphase
.sym 113454 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 113455 X[10]
.sym 113456 Mag[10]
.sym 113457 UI_inst.ismagphase
.sym 113463 X[0]
.sym 113464 Mag[0]
.sym 113465 UI_inst.ismagphase
.sym 113467 X[12]
.sym 113468 Mag[12]
.sym 113469 UI_inst.ismagphase
.sym 113470 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 113475 X[8]
.sym 113476 Mag[8]
.sym 113477 UI_inst.ismagphase
.sym 113479 X[16]
.sym 113483 X[9]
.sym 113484 Mag[9]
.sym 113485 UI_inst.ismagphase
.sym 113487 X[19]
.sym 113491 X[22]
.sym 113504 DAC2.acc[0]
.sym 113505 outstuff[0]
.sym 113511 X[25]
.sym 113515 X[31]
.sym 113519 X[27]
.sym 113531 outstuff[15]
.sym 113535 X[26]
.sym 113543 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113544 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 113545 $abc$29714$new_n3705_
.sym 113547 $abc$29714$new_n3636_
.sym 113548 $abc$29714$new_n3639_
.sym 113549 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 113550 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113555 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 113556 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113557 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 113558 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113559 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][18]_new_inv_
.sym 113560 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113561 $abc$29714$new_n3758_
.sym 113567 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][26]_new_inv_
.sym 113568 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][10]_new_inv_
.sym 113569 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113571 $abc$29714$new_n3583_
.sym 113572 $abc$29714$new_n3590_
.sym 113573 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 113574 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113575 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 113576 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][10]_new_inv_
.sym 113577 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113579 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][16]_new_inv_
.sym 113580 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113581 $abc$29714$new_n3746_
.sym 113583 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][34]_new_inv_
.sym 113584 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 113585 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113586 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113587 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][22]_new_inv_
.sym 113588 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113589 $abc$29714$new_n3773_
.sym 113591 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][26]_new_inv_
.sym 113592 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][18]_new_inv_
.sym 113593 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113595 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 113596 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 113597 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113599 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 113600 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][8]_new_inv_
.sym 113601 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113603 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113604 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][8]_new_inv_
.sym 113605 $abc$29714$new_n3691_
.sym 113607 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 113608 $abc$29714$new_n3785_
.sym 113609 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][30]_new_inv_
.sym 113610 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113611 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 113612 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][34]_new_inv_
.sym 113613 TC[2]
.sym 113615 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 113616 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][20]_new_inv_
.sym 113617 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113619 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 113620 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][16]_new_inv_
.sym 113621 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113623 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 113624 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][22]_new_inv_
.sym 113625 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113627 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][20]_new_inv_
.sym 113628 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113629 $abc$29714$new_n3766_
.sym 113631 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 113632 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113633 $abc$29714$new_n3783_
.sym 113635 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][28]_new_inv_
.sym 113636 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][12]_new_inv_
.sym 113637 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113639 $abc$29714$new_n3751_
.sym 113640 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][28]_new_inv_
.sym 113641 $abc$29714$new_n3767_
.sym 113643 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 113644 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 113645 TC[2]
.sym 113647 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][42]_new_inv_
.sym 113648 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][38]_new_inv_
.sym 113649 TC[2]
.sym 113651 $abc$29714$new_n3751_
.sym 113652 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][24]_new_inv_
.sym 113653 $abc$29714$new_n3747_
.sym 113655 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 113656 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 113657 TC[2]
.sym 113658 $abc$29714$new_n3751_
.sym 113659 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][46]_new_inv_
.sym 113660 $abc$29714$new_n3771_
.sym 113661 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][30]_new_inv_
.sym 113662 $abc$29714$new_n3751_
.sym 113663 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][24]_new_inv_
.sym 113664 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113665 $abc$29714$new_n3777_
.sym 113667 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 113668 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][36]_new_inv_
.sym 113669 TC[2]
.sym 113671 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113672 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113675 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113676 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113679 $abc$29714$new_n3771_
.sym 113680 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 113681 $abc$29714$new_n3778_
.sym 113683 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][17]_new_inv_
.sym 113684 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113685 $abc$29714$new_n3753_
.sym 113687 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][48]_new_
.sym 113688 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 113689 TC[2]
.sym 113690 $abc$29714$new_n3748_
.sym 113691 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 113692 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 113693 TC[2]
.sym 113694 $abc$29714$new_n3748_
.sym 113695 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][44]_new_inv_
.sym 113696 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][40]_new_inv_
.sym 113697 TC[2]
.sym 113698 $abc$29714$new_n3751_
.sym 113699 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][46]_new_inv_
.sym 113700 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][44]_new_inv_
.sym 113701 TC[1]
.sym 113703 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 113704 $abc$29714$new_n3785_
.sym 113705 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][29]_new_inv_
.sym 113706 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113707 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 113708 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113709 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 113710 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113711 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 113712 TC[1]
.sym 113715 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 113716 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][17]_new_inv_
.sym 113717 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113719 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][47]_new_inv_
.sym 113720 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$1\buffer[48:0][45]_new_inv_
.sym 113721 TC[1]
.sym 113723 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 113724 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][21]_new_inv_
.sym 113725 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113727 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][21]_new_inv_
.sym 113728 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113729 $abc$29714$new_n3770_
.sym 113731 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][33]_new_inv_
.sym 113732 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][25]_new_inv_
.sym 113733 $abc$29714$auto$simplemap.cc:309:simplemap_lut$21329_new_inv_
.sym 113734 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113735 TC[3]
.sym 113736 TC[2]
.sym 113739 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][25]_new_inv_
.sym 113740 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][9]_new_inv_
.sym 113741 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113743 TC[3]
.sym 113744 TC[2]
.sym 113745 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113747 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][47]_new_
.sym 113748 $abc$29714$new_n3785_
.sym 113749 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$10\buffer[48:0][31]_new_inv_
.sym 113750 $abc$29714$auto$wreduce.cc:455:run$3030[4]
.sym 113755 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 113756 $abc$29714$new_n3771_
.sym 113757 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$11\buffer[48:0][29]_new_inv_
.sym 113758 $abc$29714$new_n3751_
.sym 113763 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][45]_new_inv_
.sym 113764 $abc$29714$techmap$techmap\Filter1.$shr$../filter/CIC.v:47$557.$4\buffer[48:0][41]_new_inv_
.sym 113765 TC[2]
.sym 113771 $abc$29714$new_n2358_
.sym 113772 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[4]
.sym 113773 $abc$29714$new_n2432_
.sym 113774 UI_inst.LCD.tx_done
.sym 113775 $abc$29714$new_n2358_
.sym 113776 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[7]
.sym 113777 $abc$29714$new_n2422_
.sym 113778 UI_inst.LCD.tx_done
.sym 113779 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 113780 UI_inst.LCD.pos[7]
.sym 113783 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 113784 UI_inst.LCD.pos[4]
.sym 113791 $abc$29714$new_n2358_
.sym 113792 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[5]
.sym 113793 $abc$29714$new_n2430_
.sym 113794 UI_inst.LCD.tx_done
.sym 113795 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 113796 UI_inst.LCD.pos[5]
.sym 113800 UI_inst.LCD.pos[0]
.sym 113805 UI_inst.LCD.pos[1]
.sym 113809 UI_inst.LCD.pos[2]
.sym 113810 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 113813 UI_inst.LCD.pos[3]
.sym 113814 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 113817 UI_inst.LCD.pos[4]
.sym 113818 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 113821 UI_inst.LCD.pos[5]
.sym 113822 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 113825 UI_inst.LCD.pos[6]
.sym 113826 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 113829 UI_inst.LCD.pos[7]
.sym 113830 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 113833 UI_inst.LCD.pos[8]
.sym 113834 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 113837 UI_inst.LCD.pos[9]
.sym 113838 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 113841 UI_inst.LCD.pos[10]
.sym 113842 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 113845 UI_inst.LCD.pos[11]
.sym 113846 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 113849 UI_inst.LCD.pos[12]
.sym 113850 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 113853 UI_inst.LCD.pos[13]
.sym 113854 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 113857 UI_inst.LCD.pos[14]
.sym 113858 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 113861 UI_inst.LCD.pos[15]
.sym 113862 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 113865 UI_inst.LCD.pos[16]
.sym 113866 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 113869 UI_inst.LCD.pos[17]
.sym 113870 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 113873 UI_inst.LCD.pos[18]
.sym 113874 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 113877 UI_inst.LCD.pos[19]
.sym 113878 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 113881 UI_inst.LCD.pos[20]
.sym 113882 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 113885 UI_inst.LCD.pos[21]
.sym 113886 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 113889 UI_inst.LCD.pos[22]
.sym 113890 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 113893 UI_inst.LCD.pos[23]
.sym 113894 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 113897 UI_inst.LCD.pos[24]
.sym 113898 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 113901 UI_inst.LCD.pos[25]
.sym 113902 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 113905 UI_inst.LCD.pos[26]
.sym 113906 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 113909 UI_inst.LCD.pos[27]
.sym 113910 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 113913 UI_inst.LCD.pos[28]
.sym 113914 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 113917 UI_inst.LCD.pos[29]
.sym 113918 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 113921 UI_inst.LCD.pos[30]
.sym 113922 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 113925 UI_inst.LCD.pos[31]
.sym 113926 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 113927 $abc$29714$new_n2358_
.sym 113928 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[24]
.sym 113929 $abc$29714$new_n2388_
.sym 113930 UI_inst.LCD.tx_done
.sym 113931 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 113932 UI_inst.LCD.pos[27]
.sym 113947 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 113948 UI_inst.LCD.pos[24]
.sym 113951 $abc$29714$new_n2358_
.sym 113952 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[27]
.sym 113953 $abc$29714$new_n2382_
.sym 113954 UI_inst.LCD.tx_done
.sym 113963 L0
.sym 113964 wen_w
.sym 113991 F2SRAM.second
.sym 114007 L0
.sym 114008 F2SRAM.spi_valid
.sym 114027 L0
.sym 114035 F2SRAM.spi_valid
.sym 114036 F2SRAM.second
.sym 114051 $abc$29714$techmap\F2SRAM.$procmux$674_Y
.sym 114195 cinit
.sym 114196 cordicCORE.y_o[0]
.sym 114207 $abc$29714$techmap\cordicCORE.U.$add$../cordic/cordic.v:262$97_Y[0]
.sym 114208 $abc$29714$techmap\cordicCORE.U.$sub$../cordic/cordic.v:258$94_Y[0]
.sym 114209 cinit
.sym 114210 $abc$29714$auto$rtlil.cc:1864:Xor$3153_new_
.sym 114216 cordicCORE.U.x_i_s_pipe[0]
.sym 114217 cordicCORE.y[0]
.sym 114219 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[3]
.sym 114220 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114221 $abc$29714$new_n2917_
.sym 114223 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[0]
.sym 114224 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114225 $abc$29714$new_n2905_
.sym 114228 cordicCORE.y[0]
.sym 114229 $abc$29714$auto$alumacc.cc:474:replace_alu$3289.BB[0]
.sym 114230 $PACKER_VCC_NET
.sym 114232 UI_inst.diplay_number.rest[0]
.sym 114233 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 114234 $PACKER_VCC_NET
.sym 114235 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114236 UI_inst.diplay_number.rest[0]
.sym 114237 $abc$29714$new_n2904_
.sym 114239 Ang[1]
.sym 114240 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[1]_new_
.sym 114241 UI_inst.diplay_number.pos[4]
.sym 114242 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114243 Ang[0]
.sym 114244 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[0]_new_
.sym 114245 UI_inst.diplay_number.pos[4]
.sym 114246 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114247 UI_inst.diplay_number.rest[6]
.sym 114248 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114249 $abc$29714$new_n2931_
.sym 114250 $abc$29714$new_n2930_
.sym 114251 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114252 UI_inst.diplay_number.rest[7]
.sym 114253 $abc$29714$new_n2933_
.sym 114255 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114256 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114259 Ang[6]
.sym 114260 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114261 UI_inst.diplay_number.pos[4]
.sym 114262 $abc$29714$new_n2929_
.sym 114263 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114264 UI_inst.diplay_number.rest[2]
.sym 114265 $abc$29714$new_n2912_
.sym 114267 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[2]
.sym 114268 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114269 $abc$29714$new_n2913_
.sym 114271 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114272 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[6]
.sym 114275 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[7]
.sym 114276 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114277 $abc$29714$new_n2934_
.sym 114279 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[9]
.sym 114280 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114281 $abc$29714$new_n2942_
.sym 114283 Ang[7]
.sym 114284 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[7]_new_
.sym 114285 UI_inst.diplay_number.pos[4]
.sym 114286 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114287 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[15]
.sym 114288 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114289 $abc$29714$new_n2966_
.sym 114291 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114292 UI_inst.diplay_number.rest[15]
.sym 114293 $abc$29714$new_n2965_
.sym 114295 cordicCORE.U.x_i_s_pipe[0]
.sym 114299 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114300 UI_inst.diplay_number.rest[9]
.sym 114301 $abc$29714$new_n2941_
.sym 114303 cinit
.sym 114304 Ang[9]
.sym 114307 Ang[9]
.sym 114308 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[9]_new_
.sym 114309 UI_inst.diplay_number.pos[4]
.sym 114310 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114311 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114312 UI_inst.diplay_number.rest[11]
.sym 114313 $abc$29714$new_n2949_
.sym 114315 cordicCORE.U.x_i_s_pipe[5]
.sym 114319 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[11]
.sym 114320 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114321 $abc$29714$new_n2950_
.sym 114323 Ang[14]
.sym 114324 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1498_Y[14]_new_
.sym 114325 UI_inst.diplay_number.pos[4]
.sym 114326 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114327 cordicCORE.U.x_i_s_pipe[6]
.sym 114331 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[10]
.sym 114332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114333 $abc$29714$new_n2946_
.sym 114335 cordicCORE.U.x_i_s_pipe[1]
.sym 114339 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114340 UI_inst.diplay_number.rest[10]
.sym 114341 $abc$29714$new_n2945_
.sym 114343 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114344 UI_inst.diplay_number.rest[25]
.sym 114345 $abc$29714$new_n2989_
.sym 114347 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[8]
.sym 114348 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114349 $abc$29714$new_n2938_
.sym 114351 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114352 UI_inst.diplay_number.rest[12]
.sym 114353 $abc$29714$new_n2953_
.sym 114355 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114356 UI_inst.diplay_number.rest[31]
.sym 114357 $abc$29714$new_n3002_
.sym 114359 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 114360 UI_inst.diplay_number.rest[8]
.sym 114361 $abc$29714$new_n2937_
.sym 114363 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[25]
.sym 114364 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114365 $abc$29714$new_n2990_
.sym 114367 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[12]
.sym 114368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114369 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$and$/usr/local/bin/../share/yosys/techmap.v:434$11556_Y[12]_new_
.sym 114370 $abc$29714$new_n2954_
.sym 114371 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114372 UI_inst.diplay_number.pos[4]
.sym 114373 Ang[12]
.sym 114375 UI_inst.ismagphase
.sym 114376 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 114377 X[25]
.sym 114379 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114380 UI_inst.diplay_number.rest[19]
.sym 114381 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[19]
.sym 114382 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 114395 UI_inst.diplay_number.pos[4]
.sym 114396 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 114403 UI_inst.ismagphase
.sym 114404 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 114405 X[19]
.sym 114406 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19907_new_inv_
.sym 114435 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 114440 DAC2.acc[0]
.sym 114441 outstuff[0]
.sym 114444 DAC2.acc[1]
.sym 114445 outstuff[1]
.sym 114446 $auto$alumacc.cc:474:replace_alu$3169.C[1]
.sym 114448 DAC2.acc[2]
.sym 114449 outstuff[2]
.sym 114450 $auto$alumacc.cc:474:replace_alu$3169.C[2]
.sym 114452 DAC2.acc[3]
.sym 114453 outstuff[3]
.sym 114454 $auto$alumacc.cc:474:replace_alu$3169.C[3]
.sym 114456 DAC2.acc[4]
.sym 114457 outstuff[4]
.sym 114458 $auto$alumacc.cc:474:replace_alu$3169.C[4]
.sym 114460 DAC2.acc[5]
.sym 114461 outstuff[5]
.sym 114462 $auto$alumacc.cc:474:replace_alu$3169.C[5]
.sym 114464 DAC2.acc[6]
.sym 114465 outstuff[6]
.sym 114466 $auto$alumacc.cc:474:replace_alu$3169.C[6]
.sym 114468 DAC2.acc[7]
.sym 114469 outstuff[7]
.sym 114470 $auto$alumacc.cc:474:replace_alu$3169.C[7]
.sym 114472 DAC2.acc[8]
.sym 114473 outstuff[8]
.sym 114474 $auto$alumacc.cc:474:replace_alu$3169.C[8]
.sym 114476 DAC2.acc[9]
.sym 114477 outstuff[9]
.sym 114478 $auto$alumacc.cc:474:replace_alu$3169.C[9]
.sym 114480 DAC2.acc[10]
.sym 114481 outstuff[10]
.sym 114482 $auto$alumacc.cc:474:replace_alu$3169.C[10]
.sym 114484 DAC2.acc[11]
.sym 114485 outstuff[11]
.sym 114486 $auto$alumacc.cc:474:replace_alu$3169.C[11]
.sym 114488 DAC2.acc[12]
.sym 114489 outstuff[12]
.sym 114490 $auto$alumacc.cc:474:replace_alu$3169.C[12]
.sym 114492 DAC2.acc[13]
.sym 114493 outstuff[13]
.sym 114494 $auto$alumacc.cc:474:replace_alu$3169.C[13]
.sym 114496 DAC2.acc[14]
.sym 114497 outstuff[14]
.sym 114498 $auto$alumacc.cc:474:replace_alu$3169.C[14]
.sym 114500 DAC2.acc[15]
.sym 114501 DAC2.dac_val[15]
.sym 114502 $auto$alumacc.cc:474:replace_alu$3169.C[15]
.sym 114506 $auto$alumacc.cc:474:replace_alu$3169.C[16]
.sym 114508 $PACKER_VCC_NET
.sym 114509 UI_inst.count[0]
.sym 114511 UI_inst.count[7]
.sym 114512 UI_inst.count[6]
.sym 114513 UI_inst.count[5]
.sym 114514 UI_inst.count[4]
.sym 114515 X[30]
.sym 114519 X[28]
.sym 114523 UI_inst.count[3]
.sym 114524 UI_inst.count[2]
.sym 114525 UI_inst.count[1]
.sym 114526 UI_inst.count[0]
.sym 114527 X[24]
.sym 114531 X[29]
.sym 114543 UI_inst.count[15]
.sym 114544 UI_inst.count[14]
.sym 114545 UI_inst.count[13]
.sym 114546 UI_inst.count[12]
.sym 114555 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[3]_new_
.sym 114556 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[2]_new_
.sym 114557 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[5]_new_
.sym 114558 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[4]_new_
.sym 114559 UI_inst.count[11]
.sym 114560 UI_inst.count[10]
.sym 114561 UI_inst.count[9]
.sym 114562 UI_inst.count[8]
.sym 114631 Filter1.tickcount[0]
.sym 114632 $abc$29714$auto$rtlil.cc:1836:ReduceOr$3162
.sym 114633 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 114635 Filter1.tickcount[4]
.sym 114636 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 114637 $abc$29714$new_n2702_
.sym 114638 $abc$29714$new_n2701_
.sym 114647 Filter1.tickcount[1]
.sym 114651 Filter1.tickcount[6]
.sym 114652 Filter1.tickcount[5]
.sym 114653 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$23507
.sym 114655 TC[3]
.sym 114656 TC[2]
.sym 114664 TC[2]
.sym 114669 TC[3]
.sym 114674 $auto$alumacc.cc:474:replace_alu$3193.C[4]
.sym 114688 $PACKER_VCC_NET
.sym 114689 Filter1.tickcount[0]
.sym 114759 $abc$29714$new_n2358_
.sym 114760 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[14]
.sym 114761 $abc$29714$new_n2408_
.sym 114762 UI_inst.LCD.tx_done
.sym 114767 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114768 UI_inst.LCD.pos[8]
.sym 114771 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114772 UI_inst.LCD.pos[14]
.sym 114775 $abc$29714$new_n2358_
.sym 114776 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[8]
.sym 114777 $abc$29714$new_n2420_
.sym 114778 UI_inst.LCD.tx_done
.sym 114783 UI_inst.LCD.pos[7]
.sym 114784 UI_inst.LCD.pos[4]
.sym 114785 UI_inst.LCD.pos[5]
.sym 114786 UI_inst.LCD.pos[8]
.sym 114787 UI_inst.LCD.pos[0]
.sym 114788 UI_inst.LCD.pos[1]
.sym 114789 UI_inst.LCD.pos[2]
.sym 114790 UI_inst.LCD.pos[3]
.sym 114791 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114792 UI_inst.LCD.pos[13]
.sym 114795 $abc$29714$new_n2358_
.sym 114796 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[9]
.sym 114797 $abc$29714$new_n2418_
.sym 114798 UI_inst.LCD.tx_done
.sym 114799 $abc$29714$new_n2358_
.sym 114800 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[13]
.sym 114801 $abc$29714$new_n2410_
.sym 114802 UI_inst.LCD.tx_done
.sym 114803 $abc$29714$new_n2358_
.sym 114804 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[11]
.sym 114805 $abc$29714$new_n2414_
.sym 114806 UI_inst.LCD.tx_done
.sym 114807 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114808 UI_inst.LCD.pos[11]
.sym 114811 UI_inst.LCD.pos[13]
.sym 114812 UI_inst.LCD.pos[14]
.sym 114813 UI_inst.LCD.pos[15]
.sym 114814 UI_inst.LCD.pos[16]
.sym 114815 UI_inst.LCD.pos[9]
.sym 114816 UI_inst.LCD.pos[10]
.sym 114817 UI_inst.LCD.pos[11]
.sym 114818 UI_inst.LCD.pos[12]
.sym 114819 $abc$29714$new_n2365_
.sym 114820 $abc$29714$new_n2366_
.sym 114821 $abc$29714$new_n2367_
.sym 114822 $abc$29714$new_n2368_
.sym 114823 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114824 UI_inst.LCD.pos[21]
.sym 114827 $abc$29714$new_n2361_
.sym 114828 $abc$29714$new_n2362_
.sym 114829 $abc$29714$new_n2363_
.sym 114831 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114832 UI_inst.LCD.pos[23]
.sym 114835 UI_inst.LCD.pos[21]
.sym 114836 UI_inst.LCD.pos[22]
.sym 114837 UI_inst.LCD.pos[23]
.sym 114838 UI_inst.LCD.pos[24]
.sym 114839 $abc$29714$new_n2358_
.sym 114840 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[23]
.sym 114841 $abc$29714$new_n2390_
.sym 114842 UI_inst.LCD.tx_done
.sym 114843 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114844 UI_inst.LCD.pos[10]
.sym 114847 $abc$29714$new_n2358_
.sym 114848 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[10]
.sym 114849 $abc$29714$new_n2416_
.sym 114850 UI_inst.LCD.tx_done
.sym 114851 $abc$29714$new_n2358_
.sym 114852 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[21]
.sym 114853 $abc$29714$new_n2394_
.sym 114854 UI_inst.LCD.tx_done
.sym 114855 $abc$29714$new_n2358_
.sym 114856 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[26]
.sym 114857 $abc$29714$new_n2384_
.sym 114858 UI_inst.LCD.tx_done
.sym 114859 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114860 UI_inst.LCD.pos[26]
.sym 114863 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114864 UI_inst.LCD.pos[30]
.sym 114867 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 114868 UI_inst.LCD.pos[29]
.sym 114871 UI_inst.LCD.pos[25]
.sym 114872 UI_inst.LCD.pos[26]
.sym 114873 UI_inst.LCD.pos[27]
.sym 114874 UI_inst.LCD.pos[28]
.sym 114875 $abc$29714$new_n2358_
.sym 114876 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[29]
.sym 114877 $abc$29714$new_n2378_
.sym 114878 UI_inst.LCD.tx_done
.sym 114879 $abc$29714$new_n2358_
.sym 114880 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[30]
.sym 114881 $abc$29714$new_n2376_
.sym 114882 UI_inst.LCD.tx_done
.sym 114883 UI_inst.LCD.pos[29]
.sym 114884 UI_inst.LCD.pos[30]
.sym 114885 UI_inst.LCD.pos[31]
.sym 115111 $abc$29714$new_n2752_
.sym 115112 UI_inst.diplay_number.lastacc[11]
.sym 115115 UI_inst.diplay_number.acc[11]
.sym 115119 $abc$29714$new_n2752_
.sym 115120 UI_inst.diplay_number.lastacc[15]
.sym 115123 UI_inst.diplay_number.acc[15]
.sym 115127 UI_inst.diplay_number.acc[15]
.sym 115131 UI_inst.diplay_number.acc[9]
.sym 115135 UI_inst.diplay_number.acc[1]
.sym 115139 UI_inst.diplay_number.acc[11]
.sym 115143 $abc$29714$new_n2752_
.sym 115144 UI_inst.diplay_number.lastacc[2]
.sym 115147 $abc$29714$new_n2752_
.sym 115148 UI_inst.diplay_number.lastacc[0]
.sym 115151 UI_inst.diplay_number.secondlastacc[11]
.sym 115155 UI_inst.diplay_number.acc[0]
.sym 115159 UI_inst.diplay_number.acc[0]
.sym 115163 UI_inst.diplay_number.acc[2]
.sym 115167 UI_inst.diplay_number.acc[4]
.sym 115171 UI_inst.diplay_number.acc[13]
.sym 115175 UI_inst.diplay_number.acc[2]
.sym 115179 Ang[5]
.sym 115180 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 115181 UI_inst.diplay_number.pos[4]
.sym 115182 $abc$29714$new_n2924_
.sym 115183 UI_inst.diplay_number.secondlastacc[0]
.sym 115187 UI_inst.diplay_number.acc[6]
.sym 115191 UI_inst.diplay_number.acc[3]
.sym 115195 UI_inst.diplay_number.secondlastacc[2]
.sym 115199 UI_inst.diplay_number.rest[5]
.sym 115200 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 115201 $abc$29714$new_n2926_
.sym 115202 $abc$29714$new_n2925_
.sym 115203 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 115204 UI_inst.diplay_number.rest[3]
.sym 115205 $abc$29714$new_n2916_
.sym 115208 UI_inst.diplay_number.rest[0]
.sym 115209 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[0]
.sym 115212 UI_inst.diplay_number.rest[1]
.sym 115213 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[1]
.sym 115216 UI_inst.diplay_number.rest[2]
.sym 115217 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[2]
.sym 115220 UI_inst.diplay_number.rest[3]
.sym 115221 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[3]
.sym 115224 UI_inst.diplay_number.rest[4]
.sym 115225 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[4]
.sym 115228 UI_inst.diplay_number.rest[5]
.sym 115229 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[5]
.sym 115232 UI_inst.diplay_number.rest[6]
.sym 115233 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[6]
.sym 115236 UI_inst.diplay_number.rest[7]
.sym 115237 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[7]
.sym 115240 UI_inst.diplay_number.rest[8]
.sym 115241 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[8]
.sym 115244 UI_inst.diplay_number.rest[9]
.sym 115245 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[9]
.sym 115248 UI_inst.diplay_number.rest[10]
.sym 115249 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[10]
.sym 115252 UI_inst.diplay_number.rest[11]
.sym 115253 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[11]
.sym 115256 UI_inst.diplay_number.rest[12]
.sym 115257 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[12]
.sym 115260 UI_inst.diplay_number.rest[13]
.sym 115261 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[13]
.sym 115264 UI_inst.diplay_number.rest[14]
.sym 115265 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[14]
.sym 115268 UI_inst.diplay_number.rest[15]
.sym 115269 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[15]
.sym 115272 UI_inst.diplay_number.rest[16]
.sym 115273 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[16]
.sym 115276 UI_inst.diplay_number.rest[17]
.sym 115277 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[17]
.sym 115280 UI_inst.diplay_number.rest[18]
.sym 115281 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[18]
.sym 115284 UI_inst.diplay_number.rest[19]
.sym 115285 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[19]
.sym 115288 UI_inst.diplay_number.rest[20]
.sym 115289 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[20]
.sym 115292 UI_inst.diplay_number.rest[21]
.sym 115293 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[21]
.sym 115296 UI_inst.diplay_number.rest[22]
.sym 115297 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[22]
.sym 115300 UI_inst.diplay_number.rest[23]
.sym 115301 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[23]
.sym 115304 UI_inst.diplay_number.rest[24]
.sym 115305 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[24]
.sym 115308 UI_inst.diplay_number.rest[25]
.sym 115309 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[25]
.sym 115312 UI_inst.diplay_number.rest[26]
.sym 115313 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[26]
.sym 115316 UI_inst.diplay_number.rest[27]
.sym 115317 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[27]
.sym 115320 UI_inst.diplay_number.rest[28]
.sym 115321 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[28]
.sym 115324 UI_inst.diplay_number.rest[29]
.sym 115325 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[29]
.sym 115328 UI_inst.diplay_number.rest[30]
.sym 115329 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[30]
.sym 115332 UI_inst.diplay_number.rest[31]
.sym 115333 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[31]
.sym 115337 $abc$29714$auto$alumacc.cc:474:replace_alu$3271.BB[32]
.sym 115338 $auto$alumacc.cc:474:replace_alu$3271.C[32]
.sym 115339 UI_inst.ismagphase
.sym 115340 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115341 X[24]
.sym 115342 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19887_new_inv_
.sym 115343 UI_inst.ismagphase
.sym 115344 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115345 X[30]
.sym 115346 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19863_new_inv_
.sym 115347 UI_inst.ismagphase
.sym 115348 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115349 X[28]
.sym 115350 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19871_new_inv_
.sym 115351 UI_inst.ismagphase
.sym 115352 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115353 X[22]
.sym 115354 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19895_new_inv_
.sym 115355 UI_inst.ismagphase
.sym 115356 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115357 X[17]
.sym 115358 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19915_new_inv_
.sym 115359 UI_inst.ismagphase
.sym 115360 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115361 X[27]
.sym 115362 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19875_new_inv_
.sym 115363 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[31]
.sym 115364 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 115365 $abc$29714$new_n3003_
.sym 115367 UI_inst.ismagphase
.sym 115368 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115369 X[20]
.sym 115370 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19903_new_inv_
.sym 115371 UI_inst.ismagphase
.sym 115372 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115373 X[21]
.sym 115374 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19899_new_inv_
.sym 115375 UI_inst.ismagphase
.sym 115376 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115377 X[18]
.sym 115378 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19911_new_inv_
.sym 115379 UI_inst.ismagphase
.sym 115380 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115381 X[31]
.sym 115383 UI_inst.ismagphase
.sym 115384 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115385 X[23]
.sym 115386 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19891_new_inv_
.sym 115387 UI_inst.ismagphase
.sym 115388 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115389 X[26]
.sym 115390 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19879_new_inv_
.sym 115395 UI_inst.ismagphase
.sym 115396 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1466.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11552_Y_new_inv_
.sym 115397 X[29]
.sym 115398 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19867_new_inv_
.sym 115399 X[20]
.sym 115403 X[21]
.sym 115407 X[17]
.sym 115415 X[18]
.sym 115419 X[23]
.sym 115464 UI_inst.count[0]
.sym 115469 UI_inst.count[1]
.sym 115473 UI_inst.count[2]
.sym 115474 $auto$alumacc.cc:474:replace_alu$3208.C[2]
.sym 115477 UI_inst.count[3]
.sym 115478 $auto$alumacc.cc:474:replace_alu$3208.C[3]
.sym 115481 UI_inst.count[4]
.sym 115482 $auto$alumacc.cc:474:replace_alu$3208.C[4]
.sym 115485 UI_inst.count[5]
.sym 115486 $auto$alumacc.cc:474:replace_alu$3208.C[5]
.sym 115489 UI_inst.count[6]
.sym 115490 $auto$alumacc.cc:474:replace_alu$3208.C[6]
.sym 115493 UI_inst.count[7]
.sym 115494 $auto$alumacc.cc:474:replace_alu$3208.C[7]
.sym 115497 UI_inst.count[8]
.sym 115498 $auto$alumacc.cc:474:replace_alu$3208.C[8]
.sym 115501 UI_inst.count[9]
.sym 115502 $auto$alumacc.cc:474:replace_alu$3208.C[9]
.sym 115505 UI_inst.count[10]
.sym 115506 $auto$alumacc.cc:474:replace_alu$3208.C[10]
.sym 115509 UI_inst.count[11]
.sym 115510 $auto$alumacc.cc:474:replace_alu$3208.C[11]
.sym 115513 UI_inst.count[12]
.sym 115514 $auto$alumacc.cc:474:replace_alu$3208.C[12]
.sym 115517 UI_inst.count[13]
.sym 115518 $auto$alumacc.cc:474:replace_alu$3208.C[13]
.sym 115521 UI_inst.count[14]
.sym 115522 $auto$alumacc.cc:474:replace_alu$3208.C[14]
.sym 115525 UI_inst.count[15]
.sym 115526 $auto$alumacc.cc:474:replace_alu$3208.C[15]
.sym 115529 UI_inst.count[16]
.sym 115530 $auto$alumacc.cc:474:replace_alu$3208.C[16]
.sym 115533 UI_inst.count[17]
.sym 115534 $auto$alumacc.cc:474:replace_alu$3208.C[17]
.sym 115537 UI_inst.count[18]
.sym 115538 $auto$alumacc.cc:474:replace_alu$3208.C[18]
.sym 115541 UI_inst.count[19]
.sym 115542 $auto$alumacc.cc:474:replace_alu$3208.C[19]
.sym 115545 UI_inst.count[20]
.sym 115546 $auto$alumacc.cc:474:replace_alu$3208.C[20]
.sym 115549 UI_inst.count[21]
.sym 115550 $auto$alumacc.cc:474:replace_alu$3208.C[21]
.sym 115553 UI_inst.count[22]
.sym 115554 $auto$alumacc.cc:474:replace_alu$3208.C[22]
.sym 115557 UI_inst.count[23]
.sym 115558 $auto$alumacc.cc:474:replace_alu$3208.C[23]
.sym 115591 Filter1.tickcount[6]
.sym 115595 Filter1.tickcount[6]
.sym 115596 Filter1.tickcount[5]
.sym 115597 Filter1.tickcount[4]
.sym 115598 Filter1.tickcount[0]
.sym 115599 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8448[0]_new_
.sym 115600 $abc$29714$new_n2696_
.sym 115601 $abc$29714$auto$alumacc.cc:491:replace_alu$3156[10]
.sym 115607 $abc$29714$new_n2697_
.sym 115608 Filter1.tickcount[3]
.sym 115609 Filter1.tickcount[2]
.sym 115610 Filter1.tickcount[1]
.sym 115611 Filter1.tickcount[5]
.sym 115615 Filter1.tickcount[4]
.sym 115619 Filter1.tickcount[0]
.sym 115620 Filter1.tickcount[3]
.sym 115621 Filter1.tickcount[2]
.sym 115622 Filter1.tickcount[1]
.sym 115624 Filter1.tickcount[0]
.sym 115629 Filter1.tickcount[1]
.sym 115633 Filter1.tickcount[2]
.sym 115634 $auto$alumacc.cc:474:replace_alu$3187.C[2]
.sym 115637 Filter1.tickcount[3]
.sym 115638 $auto$alumacc.cc:474:replace_alu$3187.C[3]
.sym 115641 Filter1.tickcount[4]
.sym 115642 $auto$alumacc.cc:474:replace_alu$3187.C[4]
.sym 115645 Filter1.tickcount[5]
.sym 115646 $auto$alumacc.cc:474:replace_alu$3187.C[5]
.sym 115649 Filter1.tickcount[6]
.sym 115650 $auto$alumacc.cc:474:replace_alu$3187.C[6]
.sym 115653 Filter1.tickcount[7]
.sym 115654 $auto$alumacc.cc:474:replace_alu$3187.C[7]
.sym 115657 Filter1.tickcount[8]
.sym 115658 $auto$alumacc.cc:474:replace_alu$3187.C[8]
.sym 115661 Filter1.tickcount[9]
.sym 115662 $auto$alumacc.cc:474:replace_alu$3187.C[9]
.sym 115665 Filter1.tickcount[10]
.sym 115666 $auto$alumacc.cc:474:replace_alu$3187.C[10]
.sym 115699 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 115700 UI_inst.LCD.tx_done
.sym 115703 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115704 $abc$29714$new_n2358_
.sym 115705 $abc$29714$new_n4016_
.sym 115706 $abc$29714$new_n2442_
.sym 115711 UI_inst.LCD.tx_done
.sym 115712 UI_inst.LCD.pos[0]
.sym 115713 UI_inst.LCD.pos[1]
.sym 115714 $abc$29714$new_n2442_
.sym 115719 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 115720 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[2]
.sym 115721 $abc$29714$new_n2425_
.sym 115722 UI_inst.LCD.tx_done
.sym 115723 UI_inst.LCD.pos[3]
.sym 115724 $abc$29714$new_n2436_
.sym 115725 $abc$29714$new_n2434_
.sym 115726 $abc$29714$new_n2435_
.sym 115727 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 115728 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[3]
.sym 115729 $abc$29714$new_n2425_
.sym 115730 UI_inst.LCD.tx_done
.sym 115731 $abc$29714$new_n2436_
.sym 115732 UI_inst.LCD.pos[0]
.sym 115733 $abc$29714$new_n2445_
.sym 115734 $abc$29714$new_n2446_
.sym 115735 UI_inst.LCD.pos[2]
.sym 115736 $abc$29714$new_n2436_
.sym 115737 $abc$29714$new_n2434_
.sym 115738 $abc$29714$new_n2438_
.sym 115739 $abc$29714$new_n2359_
.sym 115740 $abc$29714$new_n2425_
.sym 115741 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 115744 $PACKER_VCC_NET
.sym 115745 UI_inst.LCD.pos[0]
.sym 115747 $abc$29714$new_n2370_
.sym 115748 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[0]
.sym 115749 UI_inst.LCD.display_state[1]
.sym 115750 $abc$29714$new_n2442_
.sym 115751 $abc$29714$new_n2360_
.sym 115752 $abc$29714$new_n2364_
.sym 115753 $abc$29714$new_n2371_
.sym 115755 $abc$29714$new_n2360_
.sym 115756 $abc$29714$new_n2364_
.sym 115757 $abc$29714$new_n2371_
.sym 115758 UI_inst.LCD.tx_done
.sym 115759 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115760 UI_inst.LCD.pos[9]
.sym 115763 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 115764 UI_inst.LCD.pos[6]
.sym 115771 $abc$29714$new_n2360_
.sym 115772 $abc$29714$new_n2364_
.sym 115773 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 115774 $abc$29714$new_n2371_
.sym 115775 UI_inst.LCD.pos[6]
.sym 115776 $abc$29714$new_n2364_
.sym 115777 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9629[0]_new_inv_
.sym 115778 $abc$29714$new_n2360_
.sym 115779 $abc$29714$new_n2370_
.sym 115780 $abc$29714$new_n2359_
.sym 115781 UI_inst.LCD.display_state[1]
.sym 115782 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 115783 $abc$29714$new_n2358_
.sym 115784 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[22]
.sym 115785 $abc$29714$new_n2392_
.sym 115786 UI_inst.LCD.tx_done
.sym 115791 $abc$29714$new_n2358_
.sym 115792 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[19]
.sym 115793 $abc$29714$new_n2398_
.sym 115794 UI_inst.LCD.tx_done
.sym 115795 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115796 UI_inst.LCD.pos[19]
.sym 115799 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115800 UI_inst.LCD.pos[22]
.sym 115803 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115804 UI_inst.LCD.pos[16]
.sym 115811 $abc$29714$new_n2358_
.sym 115812 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[16]
.sym 115813 $abc$29714$new_n2404_
.sym 115814 UI_inst.LCD.tx_done
.sym 115831 $abc$29714$new_n2358_
.sym 115832 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[31]
.sym 115833 $abc$29714$new_n2374_
.sym 115834 UI_inst.LCD.tx_done
.sym 115843 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 115844 UI_inst.LCD.pos[31]
.sym 115915 UI_inst.cnt2[7]
.sym 115916 UI_inst.cnt2[6]
.sym 115917 UI_inst.cnt2[4]
.sym 115918 UI_inst.cnt2[1]
.sym 115919 UI_inst.btnt2
.sym 115920 PLUS
.sym 115923 UI_inst.btnt2
.sym 115924 PLUS
.sym 115927 UI_inst.cnt2[1]
.sym 115931 PLUS
.sym 115932 UI_inst.cnt2[0]
.sym 115933 UI_inst.btnt2
.sym 115935 UI_inst.cnt2[8]
.sym 115936 UI_inst.cnt2[5]
.sym 115937 UI_inst.cnt2[3]
.sym 115938 UI_inst.cnt2[2]
.sym 115955 $abc$29714$new_n3393_
.sym 115956 $abc$29714$new_n3398_
.sym 115957 $abc$29714$new_n3399_
.sym 115958 UI_inst.btnt2
.sym 115959 UI_inst.cnt2[16]
.sym 115960 UI_inst.cnt2[13]
.sym 115961 UI_inst.cnt2[11]
.sym 115962 UI_inst.cnt2[10]
.sym 115963 $abc$29714$new_n3394_
.sym 115964 $abc$29714$new_n3395_
.sym 115965 $abc$29714$new_n3396_
.sym 115966 $abc$29714$new_n3397_
.sym 115971 UI_inst.cnt2[15]
.sym 115972 UI_inst.cnt2[14]
.sym 115973 UI_inst.cnt2[12]
.sym 115974 UI_inst.cnt2[9]
.sym 115980 $PACKER_VCC_NET
.sym 115981 UI_inst.cnt2[0]
.sym 115983 UI_inst.cnt2[20]
.sym 115984 UI_inst.cnt2[19]
.sym 115985 UI_inst.cnt2[18]
.sym 115986 UI_inst.cnt2[17]
.sym 115999 UI_inst.cnt2[0]
.sym 116000 UI_inst.cnt2[23]
.sym 116001 UI_inst.cnt2[22]
.sym 116002 UI_inst.cnt2[21]
.sym 116039 UI_inst.diplay_number.acc[8]
.sym 116043 UI_inst.diplay_number.acc[7]
.sym 116047 UI_inst.diplay_number.acc[7]
.sym 116051 UI_inst.diplay_number.acc[5]
.sym 116055 UI_inst.diplay_number.acc[5]
.sym 116063 UI_inst.diplay_number.secondlastacc[7]
.sym 116067 $abc$29714$new_n2752_
.sym 116068 UI_inst.diplay_number.lastacc[7]
.sym 116071 $abc$29714$new_n2752_
.sym 116072 UI_inst.diplay_number.lastacc[9]
.sym 116075 UI_inst.diplay_number.secondlastacc[15]
.sym 116079 $abc$29714$new_n2752_
.sym 116080 UI_inst.diplay_number.lastacc[5]
.sym 116083 $abc$29714$new_n2752_
.sym 116084 UI_inst.diplay_number.lastacc[8]
.sym 116087 UI_inst.diplay_number.acc[8]
.sym 116091 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116092 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[11]
.sym 116093 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116095 UI_inst.diplay_number.acc[1]
.sym 116099 UI_inst.diplay_number.acc[9]
.sym 116103 $abc$29714$new_n2752_
.sym 116104 UI_inst.diplay_number.lastacc[13]
.sym 116107 UI_inst.diplay_number.secondlastacc[5]
.sym 116111 $abc$29714$new_n2752_
.sym 116112 UI_inst.diplay_number.lastacc[4]
.sym 116115 UI_inst.diplay_number.acc[4]
.sym 116119 $abc$29714$new_n2752_
.sym 116120 UI_inst.diplay_number.lastacc[1]
.sym 116123 UI_inst.diplay_number.acc[13]
.sym 116127 UI_inst.diplay_number.secondlastacc[8]
.sym 116131 UI_inst.diplay_number.secondlastacc[9]
.sym 116135 UI_inst.diplay_number.acc[14]
.sym 116139 UI_inst.diplay_number.secondlastacc[1]
.sym 116143 UI_inst.diplay_number.secondlastacc[13]
.sym 116147 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116148 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[5]
.sym 116151 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 116152 UI_inst.diplay_number.rest[1]
.sym 116153 $abc$29714$new_n2908_
.sym 116155 UI_inst.diplay_number.secondlastacc[4]
.sym 116159 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[1]
.sym 116160 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116161 $abc$29714$new_n2909_
.sym 116163 UI_inst.diplay_number.secondlastacc[6]
.sym 116168 UI_inst.diplay_number.rest[0]
.sym 116169 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[0]
.sym 116172 UI_inst.diplay_number.rest[1]
.sym 116173 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[1]
.sym 116174 $auto$alumacc.cc:474:replace_alu$3265.C[1]
.sym 116176 UI_inst.diplay_number.rest[2]
.sym 116177 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[2]
.sym 116178 $auto$alumacc.cc:474:replace_alu$3265.C[2]
.sym 116180 UI_inst.diplay_number.rest[3]
.sym 116181 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[3]
.sym 116182 $auto$alumacc.cc:474:replace_alu$3265.C[3]
.sym 116184 UI_inst.diplay_number.rest[4]
.sym 116185 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[4]
.sym 116186 $auto$alumacc.cc:474:replace_alu$3265.C[4]
.sym 116188 UI_inst.diplay_number.rest[5]
.sym 116189 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[5]
.sym 116190 $auto$alumacc.cc:474:replace_alu$3265.C[5]
.sym 116192 UI_inst.diplay_number.rest[6]
.sym 116193 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[6]
.sym 116194 $auto$alumacc.cc:474:replace_alu$3265.C[6]
.sym 116196 UI_inst.diplay_number.rest[7]
.sym 116197 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[7]
.sym 116198 $auto$alumacc.cc:474:replace_alu$3265.C[7]
.sym 116200 UI_inst.diplay_number.rest[8]
.sym 116201 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[8]
.sym 116202 $auto$alumacc.cc:474:replace_alu$3265.C[8]
.sym 116204 UI_inst.diplay_number.rest[9]
.sym 116205 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[9]
.sym 116206 $auto$alumacc.cc:474:replace_alu$3265.C[9]
.sym 116208 UI_inst.diplay_number.rest[10]
.sym 116209 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[10]
.sym 116210 $auto$alumacc.cc:474:replace_alu$3265.C[10]
.sym 116212 UI_inst.diplay_number.rest[11]
.sym 116213 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[11]
.sym 116214 $auto$alumacc.cc:474:replace_alu$3265.C[11]
.sym 116216 UI_inst.diplay_number.rest[12]
.sym 116217 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[12]
.sym 116218 $auto$alumacc.cc:474:replace_alu$3265.C[12]
.sym 116220 UI_inst.diplay_number.rest[13]
.sym 116221 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[13]
.sym 116222 $auto$alumacc.cc:474:replace_alu$3265.C[13]
.sym 116224 UI_inst.diplay_number.rest[14]
.sym 116225 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[14]
.sym 116226 $auto$alumacc.cc:474:replace_alu$3265.C[14]
.sym 116228 UI_inst.diplay_number.rest[15]
.sym 116229 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[15]
.sym 116230 $auto$alumacc.cc:474:replace_alu$3265.C[15]
.sym 116232 UI_inst.diplay_number.rest[16]
.sym 116233 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[16]
.sym 116234 $auto$alumacc.cc:474:replace_alu$3265.C[16]
.sym 116236 UI_inst.diplay_number.rest[17]
.sym 116237 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[17]
.sym 116238 $auto$alumacc.cc:474:replace_alu$3265.C[17]
.sym 116240 UI_inst.diplay_number.rest[18]
.sym 116241 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[18]
.sym 116242 $auto$alumacc.cc:474:replace_alu$3265.C[18]
.sym 116244 UI_inst.diplay_number.rest[19]
.sym 116245 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[19]
.sym 116246 $auto$alumacc.cc:474:replace_alu$3265.C[19]
.sym 116248 UI_inst.diplay_number.rest[20]
.sym 116249 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[20]
.sym 116250 $auto$alumacc.cc:474:replace_alu$3265.C[20]
.sym 116252 UI_inst.diplay_number.rest[21]
.sym 116253 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[21]
.sym 116254 $auto$alumacc.cc:474:replace_alu$3265.C[21]
.sym 116256 UI_inst.diplay_number.rest[22]
.sym 116257 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[22]
.sym 116258 $auto$alumacc.cc:474:replace_alu$3265.C[22]
.sym 116260 UI_inst.diplay_number.rest[23]
.sym 116261 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[23]
.sym 116262 $auto$alumacc.cc:474:replace_alu$3265.C[23]
.sym 116264 UI_inst.diplay_number.rest[24]
.sym 116265 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[24]
.sym 116266 $auto$alumacc.cc:474:replace_alu$3265.C[24]
.sym 116268 UI_inst.diplay_number.rest[25]
.sym 116269 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[25]
.sym 116270 $auto$alumacc.cc:474:replace_alu$3265.C[25]
.sym 116272 UI_inst.diplay_number.rest[26]
.sym 116273 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[26]
.sym 116274 $auto$alumacc.cc:474:replace_alu$3265.C[26]
.sym 116276 UI_inst.diplay_number.rest[27]
.sym 116277 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[27]
.sym 116278 $auto$alumacc.cc:474:replace_alu$3265.C[27]
.sym 116280 UI_inst.diplay_number.rest[28]
.sym 116281 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[28]
.sym 116282 $auto$alumacc.cc:474:replace_alu$3265.C[28]
.sym 116284 UI_inst.diplay_number.rest[29]
.sym 116285 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[29]
.sym 116286 $auto$alumacc.cc:474:replace_alu$3265.C[29]
.sym 116288 UI_inst.diplay_number.rest[30]
.sym 116289 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[30]
.sym 116290 $auto$alumacc.cc:474:replace_alu$3265.C[30]
.sym 116292 UI_inst.diplay_number.rest[31]
.sym 116293 $abc$29714$auto$alumacc.cc:474:replace_alu$3265.BB[31]
.sym 116294 $auto$alumacc.cc:474:replace_alu$3265.C[31]
.sym 116295 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116296 UI_inst.diplay_number.rest[28]
.sym 116297 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[28]
.sym 116298 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116299 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116300 UI_inst.diplay_number.rest[24]
.sym 116301 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[24]
.sym 116302 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116303 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116304 UI_inst.diplay_number.rest[29]
.sym 116305 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[29]
.sym 116306 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116307 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116308 UI_inst.diplay_number.rest[26]
.sym 116309 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[26]
.sym 116310 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116311 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116312 UI_inst.diplay_number.rest[17]
.sym 116313 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[17]
.sym 116314 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116315 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116316 UI_inst.diplay_number.rest[27]
.sym 116317 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[27]
.sym 116318 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116319 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116320 UI_inst.diplay_number.rest[22]
.sym 116321 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[22]
.sym 116322 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116323 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116324 UI_inst.diplay_number.rest[30]
.sym 116325 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[30]
.sym 116326 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116327 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116328 UI_inst.diplay_number.rest[23]
.sym 116329 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[23]
.sym 116330 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116335 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116336 UI_inst.diplay_number.rest[21]
.sym 116337 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[21]
.sym 116338 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116343 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116344 UI_inst.diplay_number.rest[18]
.sym 116345 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[18]
.sym 116346 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116351 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 116352 UI_inst.diplay_number.rest[20]
.sym 116353 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[20]
.sym 116354 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 116383 UI_inst.ismagphase
.sym 116463 UI_inst.btnt3
.sym 116464 MINUS
.sym 116467 MINUS
.sym 116468 UI_inst.cnt3[0]
.sym 116469 UI_inst.btnt3
.sym 116471 UI_inst.cnt3[8]
.sym 116472 UI_inst.cnt3[5]
.sym 116473 UI_inst.cnt3[3]
.sym 116474 UI_inst.cnt3[2]
.sym 116475 UI_inst.cnt3[1]
.sym 116479 UI_inst.btnt3
.sym 116480 MINUS
.sym 116483 UI_inst.cnt3[7]
.sym 116484 UI_inst.cnt3[6]
.sym 116485 UI_inst.cnt3[4]
.sym 116486 UI_inst.cnt3[1]
.sym 116491 $abc$29714$new_n3401_
.sym 116492 $abc$29714$new_n3406_
.sym 116493 $abc$29714$new_n3407_
.sym 116494 UI_inst.btnt3
.sym 116495 $abc$29714$new_n3402_
.sym 116496 $abc$29714$new_n3403_
.sym 116497 $abc$29714$new_n3404_
.sym 116498 $abc$29714$new_n3405_
.sym 116503 UI_inst.count[19]
.sym 116504 UI_inst.count[18]
.sym 116505 UI_inst.count[17]
.sym 116506 UI_inst.count[16]
.sym 116507 UI_inst.count[23]
.sym 116508 UI_inst.count[22]
.sym 116509 UI_inst.count[21]
.sym 116510 UI_inst.count[20]
.sym 116511 UI_inst.cnt3[15]
.sym 116512 UI_inst.cnt3[14]
.sym 116513 UI_inst.cnt3[12]
.sym 116514 UI_inst.cnt3[9]
.sym 116515 UI_inst.cnt3[16]
.sym 116516 UI_inst.cnt3[13]
.sym 116517 UI_inst.cnt3[11]
.sym 116518 UI_inst.cnt3[10]
.sym 116527 UI_inst.cnt3[20]
.sym 116528 UI_inst.cnt3[19]
.sym 116529 UI_inst.cnt3[18]
.sym 116530 UI_inst.cnt3[17]
.sym 116532 $PACKER_VCC_NET
.sym 116533 UI_inst.cnt3[0]
.sym 116539 UI_inst.cnt3[0]
.sym 116540 UI_inst.cnt3[23]
.sym 116541 UI_inst.cnt3[22]
.sym 116542 UI_inst.cnt3[21]
.sym 116552 $auto$alumacc.cc:474:replace_alu$3154.C[5]
.sym 116557 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[5]
.sym 116561 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[6]
.sym 116565 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[7]
.sym 116569 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[8]
.sym 116573 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[9]
.sym 116577 $abc$29714$auto$alumacc.cc:474:replace_alu$3154.BB[10]
.sym 116582 $nextpnr_ICESTORM_LC_29$I3
.sym 116587 Filter1.tickcount[7]
.sym 116595 Filter1.tickcount[10]
.sym 116596 Filter1.tickcount[9]
.sym 116597 Filter1.tickcount[8]
.sym 116598 Filter1.tickcount[7]
.sym 116599 Filter1.tickcount[10]
.sym 116603 Filter1.tickcount[9]
.sym 116607 Filter1.tickcount[8]
.sym 116683 $abc$29714$new_n2425_
.sym 116684 $abc$29714$techmap\UI_inst.LCD.$add$../UI/lcd_display.v:399$413_Y[6]
.sym 116685 $abc$29714$new_n2424_
.sym 116686 $abc$29714$new_n2428_
.sym 116691 UI_inst.LCD.display_state[1]
.sym 116692 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 116693 $abc$29714$new_n2359_
.sym 116694 UI_inst.LCD.tx_done
.sym 116695 UI_inst.LCD.tx_done
.sym 116696 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 116699 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 116700 UI_inst.LCD.display_state[0]
.sym 116703 UI_inst.LCD.pos[6]
.sym 116704 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 116705 UI_inst.LCD.tx_done
.sym 116706 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 116707 UI_inst.LCD.display_state[1]
.sym 116708 $abc$29714$new_n2359_
.sym 116709 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 116710 UI_inst.LCD.tx_done
.sym 116711 UI_inst.LCD.tx_done
.sym 116712 $abc$29714$new_n2359_
.sym 116713 UI_inst.LCD.display_state[1]
.sym 116714 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 116715 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 116716 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 116735 $abc$29714$new_n2466_
.sym 116736 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 116737 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 116738 $abc$29714$new_n2467_
.sym 116739 $abc$29714$new_n2495_
.sym 116740 UI_inst.LCD.display_state[0]
.sym 116741 $abc$29714$new_n2466_
.sym 116742 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8986_new_inv_
.sym 116872 UI_inst.cnt2[0]
.sym 116877 UI_inst.cnt2[1]
.sym 116881 UI_inst.cnt2[2]
.sym 116882 $auto$alumacc.cc:474:replace_alu$3232.C[2]
.sym 116885 UI_inst.cnt2[3]
.sym 116886 $auto$alumacc.cc:474:replace_alu$3232.C[3]
.sym 116889 UI_inst.cnt2[4]
.sym 116890 $auto$alumacc.cc:474:replace_alu$3232.C[4]
.sym 116893 UI_inst.cnt2[5]
.sym 116894 $auto$alumacc.cc:474:replace_alu$3232.C[5]
.sym 116897 UI_inst.cnt2[6]
.sym 116898 $auto$alumacc.cc:474:replace_alu$3232.C[6]
.sym 116901 UI_inst.cnt2[7]
.sym 116902 $auto$alumacc.cc:474:replace_alu$3232.C[7]
.sym 116905 UI_inst.cnt2[8]
.sym 116906 $auto$alumacc.cc:474:replace_alu$3232.C[8]
.sym 116909 UI_inst.cnt2[9]
.sym 116910 $auto$alumacc.cc:474:replace_alu$3232.C[9]
.sym 116913 UI_inst.cnt2[10]
.sym 116914 $auto$alumacc.cc:474:replace_alu$3232.C[10]
.sym 116917 UI_inst.cnt2[11]
.sym 116918 $auto$alumacc.cc:474:replace_alu$3232.C[11]
.sym 116921 UI_inst.cnt2[12]
.sym 116922 $auto$alumacc.cc:474:replace_alu$3232.C[12]
.sym 116925 UI_inst.cnt2[13]
.sym 116926 $auto$alumacc.cc:474:replace_alu$3232.C[13]
.sym 116929 UI_inst.cnt2[14]
.sym 116930 $auto$alumacc.cc:474:replace_alu$3232.C[14]
.sym 116933 UI_inst.cnt2[15]
.sym 116934 $auto$alumacc.cc:474:replace_alu$3232.C[15]
.sym 116937 UI_inst.cnt2[16]
.sym 116938 $auto$alumacc.cc:474:replace_alu$3232.C[16]
.sym 116941 UI_inst.cnt2[17]
.sym 116942 $auto$alumacc.cc:474:replace_alu$3232.C[17]
.sym 116945 UI_inst.cnt2[18]
.sym 116946 $auto$alumacc.cc:474:replace_alu$3232.C[18]
.sym 116949 UI_inst.cnt2[19]
.sym 116950 $auto$alumacc.cc:474:replace_alu$3232.C[19]
.sym 116953 UI_inst.cnt2[20]
.sym 116954 $auto$alumacc.cc:474:replace_alu$3232.C[20]
.sym 116957 UI_inst.cnt2[21]
.sym 116958 $auto$alumacc.cc:474:replace_alu$3232.C[21]
.sym 116961 UI_inst.cnt2[22]
.sym 116962 $auto$alumacc.cc:474:replace_alu$3232.C[22]
.sym 116965 UI_inst.cnt2[23]
.sym 116966 $auto$alumacc.cc:474:replace_alu$3232.C[23]
.sym 117000 UI_inst.diplay_number.summand[0]
.sym 117001 UI_inst.diplay_number.acc[0]
.sym 117007 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117008 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117009 $abc$29714$new_n2650_
.sym 117010 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[4]
.sym 117015 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117016 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117017 $abc$29714$new_n2654_
.sym 117018 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[2]
.sym 117019 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117020 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117021 $abc$29714$new_n2640_
.sym 117022 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[8]
.sym 117023 $abc$29714$new_n2652_
.sym 117024 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[3]
.sym 117025 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117027 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 117028 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[0]
.sym 117029 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117031 UI_inst.diplay_number.summand[14]
.sym 117032 $abc$29714$new_n2604_
.sym 117033 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117034 $abc$29714$new_n2624_
.sym 117039 UI_inst.diplay_number.summand[13]
.sym 117040 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117041 $abc$29714$new_n2626_
.sym 117043 UI_inst.diplay_number.summand[22]
.sym 117044 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117045 $abc$29714$new_n2587_
.sym 117047 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117048 UI_inst.diplay_number.summand[24]
.sym 117049 $abc$29714$new_n2587_
.sym 117050 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117051 $abc$29714$new_n2580_
.sym 117052 UI_inst.diplay_number.summand[31]
.sym 117055 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117056 UI_inst.diplay_number.summand[23]
.sym 117057 $abc$29714$new_n2592_
.sym 117058 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117059 UI_inst.diplay_number.summand[18]
.sym 117060 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117061 $abc$29714$new_n2604_
.sym 117063 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[18]
.sym 117064 $abc$29714$new_n2624_
.sym 117065 $abc$29714$new_n2882_
.sym 117067 UI_inst.diplay_number.acc[18]
.sym 117071 $abc$29714$new_n2599_
.sym 117072 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[22]
.sym 117073 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117074 $abc$29714$new_n2587_
.sym 117075 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117076 $abc$29714$new_n2604_
.sym 117079 UI_inst.diplay_number.acc[18]
.sym 117083 $abc$29714$new_n2608_
.sym 117084 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117087 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[14]
.sym 117088 $abc$29714$new_n2624_
.sym 117089 $abc$29714$new_n2882_
.sym 117090 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117091 $abc$29714$new_n2599_
.sym 117092 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[21]
.sym 117093 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 117094 $abc$29714$new_n2587_
.sym 117095 UI_inst.diplay_number.acc[3]
.sym 117099 UI_inst.diplay_number.secondlastacc[3]
.sym 117103 $abc$29714$new_n2752_
.sym 117104 UI_inst.diplay_number.lastacc[3]
.sym 117107 UI_inst.diplay_number.acc[14]
.sym 117111 $abc$29714$new_n2752_
.sym 117112 UI_inst.diplay_number.lastacc[14]
.sym 117115 UI_inst.diplay_number.acc[6]
.sym 117119 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117120 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[19]
.sym 117121 $abc$29714$new_n2602_
.sym 117123 $abc$29714$new_n2752_
.sym 117124 UI_inst.diplay_number.lastacc[6]
.sym 117127 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[4]
.sym 117128 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 117129 $abc$29714$new_n2921_
.sym 117131 UI_inst.diplay_number.acc[21]
.sym 117135 UI_inst.diplay_number.acc[32]
.sym 117139 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117140 UI_inst.diplay_number.rest[4]
.sym 117141 $abc$29714$new_n2920_
.sym 117143 UI_inst.diplay_number.secondlastacc[14]
.sym 117147 $abc$29714$new_n2752_
.sym 117148 UI_inst.diplay_number.lastacc[18]
.sym 117151 UI_inst.diplay_number.acc[21]
.sym 117155 $abc$29714$new_n2752_
.sym 117156 UI_inst.diplay_number.lastacc[21]
.sym 117159 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117160 UI_inst.diplay_number.rest[14]
.sym 117161 $abc$29714$new_n2961_
.sym 117163 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[14]
.sym 117164 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 117165 $abc$29714$new_n2962_
.sym 117167 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[13]
.sym 117168 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 117169 $abc$29714$new_n2958_
.sym 117171 UI_inst.diplay_number.secondlastacc[19]
.sym 117175 UI_inst.diplay_number.secondlastacc[21]
.sym 117179 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 117180 UI_inst.diplay_number.rest[13]
.sym 117181 $abc$29714$new_n2957_
.sym 117183 UI_inst.diplay_number.secondlastacc[18]
.sym 117187 UI_inst.diplay_number.secondlastacc[10]
.sym 117191 UI_inst.diplay_number.secondlastacc[22]
.sym 117195 UI_inst.diplay_number.secondlastacc[20]
.sym 117199 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19919_new_inv_
.sym 117200 $abc$29714$new_n2970_
.sym 117203 UI_inst.diplay_number.acc[19]
.sym 117207 UI_inst.diplay_number.secondlastacc[17]
.sym 117211 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117212 UI_inst.diplay_number.rest[16]
.sym 117213 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:113$228_Y[16]
.sym 117214 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 117215 $abc$29714$new_n2752_
.sym 117216 UI_inst.diplay_number.lastacc[22]
.sym 117219 UI_inst.diplay_number.acc[22]
.sym 117223 UI_inst.diplay_number.acc[25]
.sym 117227 UI_inst.diplay_number.acc[28]
.sym 117231 UI_inst.diplay_number.acc[30]
.sym 117235 UI_inst.diplay_number.acc[24]
.sym 117239 $abc$29714$new_n2752_
.sym 117240 UI_inst.diplay_number.lastacc[30]
.sym 117243 UI_inst.diplay_number.acc[30]
.sym 117247 UI_inst.diplay_number.secondlastacc[30]
.sym 117251 UI_inst.diplay_number.acc[24]
.sym 117255 UI_inst.diplay_number.secondlastacc[24]
.sym 117259 UI_inst.diplay_number.secondlastacc[28]
.sym 117263 $abc$29714$new_n2752_
.sym 117264 UI_inst.diplay_number.lastacc[28]
.sym 117267 $abc$29714$new_n2752_
.sym 117268 UI_inst.diplay_number.lastacc[25]
.sym 117271 UI_inst.diplay_number.acc[28]
.sym 117275 UI_inst.diplay_number.secondlastacc[25]
.sym 117279 $abc$29714$new_n2752_
.sym 117280 UI_inst.diplay_number.lastacc[24]
.sym 117283 UI_inst.diplay_number.acc[25]
.sym 117323 UI_inst.btnt0
.sym 117324 MENU
.sym 117327 UI_inst.cnt0[8]
.sym 117328 UI_inst.cnt0[5]
.sym 117329 UI_inst.cnt0[3]
.sym 117330 UI_inst.cnt0[2]
.sym 117331 UI_inst.btnt0
.sym 117332 MENU
.sym 117339 UI_inst.cnt0[1]
.sym 117343 MENU
.sym 117344 UI_inst.cnt0[0]
.sym 117345 UI_inst.btnt0
.sym 117347 UI_inst.cnt0[7]
.sym 117348 UI_inst.cnt0[6]
.sym 117349 UI_inst.cnt0[4]
.sym 117350 UI_inst.cnt0[1]
.sym 117355 UI_inst.cnt0[15]
.sym 117356 UI_inst.cnt0[14]
.sym 117357 UI_inst.cnt0[12]
.sym 117358 UI_inst.cnt0[9]
.sym 117363 $abc$29714$new_n3377_
.sym 117364 $abc$29714$new_n3382_
.sym 117365 $abc$29714$new_n3383_
.sym 117366 UI_inst.btnt0
.sym 117375 UI_inst.cnt0[16]
.sym 117376 UI_inst.cnt0[13]
.sym 117377 UI_inst.cnt0[11]
.sym 117378 UI_inst.cnt0[10]
.sym 117379 $abc$29714$new_n3378_
.sym 117380 $abc$29714$new_n3379_
.sym 117381 $abc$29714$new_n3380_
.sym 117382 $abc$29714$new_n3381_
.sym 117387 UI_inst.cnt0[20]
.sym 117388 UI_inst.cnt0[19]
.sym 117389 UI_inst.cnt0[18]
.sym 117390 UI_inst.cnt0[17]
.sym 117391 UI_inst.cnt0[0]
.sym 117392 UI_inst.cnt0[23]
.sym 117393 UI_inst.cnt0[22]
.sym 117394 UI_inst.cnt0[21]
.sym 117400 $PACKER_VCC_NET
.sym 117401 UI_inst.cnt0[0]
.sym 117416 UI_inst.cnt3[0]
.sym 117421 UI_inst.cnt3[1]
.sym 117425 UI_inst.cnt3[2]
.sym 117426 $auto$alumacc.cc:474:replace_alu$3205.C[2]
.sym 117429 UI_inst.cnt3[3]
.sym 117430 $auto$alumacc.cc:474:replace_alu$3205.C[3]
.sym 117433 UI_inst.cnt3[4]
.sym 117434 $auto$alumacc.cc:474:replace_alu$3205.C[4]
.sym 117437 UI_inst.cnt3[5]
.sym 117438 $auto$alumacc.cc:474:replace_alu$3205.C[5]
.sym 117441 UI_inst.cnt3[6]
.sym 117442 $auto$alumacc.cc:474:replace_alu$3205.C[6]
.sym 117445 UI_inst.cnt3[7]
.sym 117446 $auto$alumacc.cc:474:replace_alu$3205.C[7]
.sym 117449 UI_inst.cnt3[8]
.sym 117450 $auto$alumacc.cc:474:replace_alu$3205.C[8]
.sym 117453 UI_inst.cnt3[9]
.sym 117454 $auto$alumacc.cc:474:replace_alu$3205.C[9]
.sym 117457 UI_inst.cnt3[10]
.sym 117458 $auto$alumacc.cc:474:replace_alu$3205.C[10]
.sym 117461 UI_inst.cnt3[11]
.sym 117462 $auto$alumacc.cc:474:replace_alu$3205.C[11]
.sym 117465 UI_inst.cnt3[12]
.sym 117466 $auto$alumacc.cc:474:replace_alu$3205.C[12]
.sym 117469 UI_inst.cnt3[13]
.sym 117470 $auto$alumacc.cc:474:replace_alu$3205.C[13]
.sym 117473 UI_inst.cnt3[14]
.sym 117474 $auto$alumacc.cc:474:replace_alu$3205.C[14]
.sym 117477 UI_inst.cnt3[15]
.sym 117478 $auto$alumacc.cc:474:replace_alu$3205.C[15]
.sym 117481 UI_inst.cnt3[16]
.sym 117482 $auto$alumacc.cc:474:replace_alu$3205.C[16]
.sym 117485 UI_inst.cnt3[17]
.sym 117486 $auto$alumacc.cc:474:replace_alu$3205.C[17]
.sym 117489 UI_inst.cnt3[18]
.sym 117490 $auto$alumacc.cc:474:replace_alu$3205.C[18]
.sym 117493 UI_inst.cnt3[19]
.sym 117494 $auto$alumacc.cc:474:replace_alu$3205.C[19]
.sym 117497 UI_inst.cnt3[20]
.sym 117498 $auto$alumacc.cc:474:replace_alu$3205.C[20]
.sym 117501 UI_inst.cnt3[21]
.sym 117502 $auto$alumacc.cc:474:replace_alu$3205.C[21]
.sym 117505 UI_inst.cnt3[22]
.sym 117506 $auto$alumacc.cc:474:replace_alu$3205.C[22]
.sym 117509 UI_inst.cnt3[23]
.sym 117510 $auto$alumacc.cc:474:replace_alu$3205.C[23]
.sym 117511 UI_inst.btnt1
.sym 117512 SET
.sym 117515 $abc$29714$new_n3385_
.sym 117516 $abc$29714$new_n3390_
.sym 117517 $abc$29714$new_n3391_
.sym 117518 UI_inst.btnt1
.sym 117519 UI_inst.cnt1[0]
.sym 117520 UI_inst.cnt1[23]
.sym 117521 UI_inst.cnt1[22]
.sym 117522 UI_inst.cnt1[21]
.sym 117523 UI_inst.cnt1[20]
.sym 117524 UI_inst.cnt1[19]
.sym 117525 UI_inst.cnt1[18]
.sym 117526 UI_inst.cnt1[17]
.sym 117527 SET
.sym 117528 UI_inst.cnt1[0]
.sym 117529 UI_inst.btnt1
.sym 117535 UI_inst.btnt1
.sym 117536 SET
.sym 117607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 117608 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 117609 UI_inst.LCD.tx_done
.sym 117611 UI_inst.LCD.display_state[1]
.sym 117612 UI_inst.LCD.ramdat[6]
.sym 117613 UI_inst.LCD.display_state[0]
.sym 117614 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 117615 $abc$29714$new_n2484_
.sym 117616 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9170_Y[1]_new_
.sym 117617 $abc$29714$new_n2486_
.sym 117618 $abc$29714$new_n2487_
.sym 117619 UI_inst.LCD.display_state[0]
.sym 117620 UI_inst.LCD.display_state[2]
.sym 117621 $abc$29714$new_n2134_
.sym 117622 UI_inst.LCD.display_state[1]
.sym 117623 $abc$29714$new_n2471_
.sym 117624 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 117627 UI_inst.LCD.display_state[2]
.sym 117628 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 117629 UI_inst.LCD.display_state[4]
.sym 117631 $abc$29714$auto$wreduce.cc:455:run$3059[1]_new_
.sym 117632 $abc$29714$new_n2471_
.sym 117633 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 117634 $abc$29714$new_n2470_
.sym 117635 UI_inst.LCD.display_state[2]
.sym 117636 UI_inst.LCD.display_state[1]
.sym 117637 UI_inst.LCD.display_state[3]
.sym 117638 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 117639 $abc$29714$new_n2434_
.sym 117640 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 117641 $abc$29714$new_n4018_
.sym 117642 $abc$29714$new_n4019_
.sym 117643 $abc$29714$new_n2476_
.sym 117644 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 117647 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 117648 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 117649 UI_inst.LCD.display_state[2]
.sym 117650 $abc$29714$new_n2158_
.sym 117651 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 117652 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 117653 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 117654 $abc$29714$new_n2158_
.sym 117655 $abc$29714$new_n2159_
.sym 117656 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 117659 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 117660 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 117661 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16904[0]_new_inv_
.sym 117662 $abc$29714$new_n2469_
.sym 117663 $abc$29714$new_n2141_
.sym 117664 $abc$29714$new_n2138_
.sym 117665 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9345_new_inv_
.sym 117666 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9168_Y[0]_new_
.sym 117667 UI_inst.LCD.tx_done
.sym 117668 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 117669 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 117671 $abc$29714$new_n2138_
.sym 117672 $abc$29714$new_n2141_
.sym 117673 UI_inst.LCD.display_state[4]
.sym 117674 UI_inst.LCD.display_state[0]
.sym 117675 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9164_Y[0]_new_
.sym 117676 $abc$29714$new_n2494_
.sym 117677 $abc$29714$new_n4023_
.sym 117678 $abc$29714$new_n2499_
.sym 117679 $abc$29714$new_n4022_
.sym 117680 $abc$29714$new_n4021_
.sym 117681 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$937.$and$/usr/local/bin/../share/yosys/techmap.v:434$9178_Y[0]_new_
.sym 117682 $abc$29714$new_n2492_
.sym 117683 UI_inst.LCD.display_state[2]
.sym 117684 UI_inst.LCD.display_state[3]
.sym 117685 UI_inst.LCD.display_state[1]
.sym 117687 $abc$29714$new_n2141_
.sym 117688 $abc$29714$new_n2138_
.sym 117689 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 117691 $abc$29714$new_n2141_
.sym 117692 $abc$29714$new_n2138_
.sym 117693 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$8950_new_inv_
.sym 117695 UI_inst.LCD.display_state[2]
.sym 117696 UI_inst.LCD.display_state[3]
.sym 117697 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 117698 UI_inst.LCD.display_state[4]
.sym 117699 UI_inst.LCD.display_state[2]
.sym 117700 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 117701 $abc$29714$new_n2158_
.sym 117703 $abc$29714$new_n2159_
.sym 117704 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9273_new_inv_
.sym 117707 $abc$29714$new_n2141_
.sym 117708 $abc$29714$new_n2138_
.sym 117709 $abc$29714$new_n2497_
.sym 117710 $abc$29714$new_n2496_
.sym 117711 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 117715 UI_inst.LCD.LCD_E1
.sym 117716 UI_inst.LCD.LCD_E0
.sym 117717 UI_inst.LCD.display_state[4]
.sym 117719 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 117720 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 117721 $abc$29714$new_n2508_
.sym 117723 UI_inst.LCD.display_state[1]
.sym 117724 UI_inst.LCD.tx_done
.sym 117725 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 117727 UI_inst.LCD.display_state[0]
.sym 117728 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 117729 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 117731 UI_inst.LCD.display_state[1]
.sym 117732 UI_inst.LCD.display_state[0]
.sym 117927 $abc$29714$new_n2580_
.sym 117928 UI_inst.diplay_number.summand[29]
.sym 117929 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117931 UI_inst.diplay_number.summand[3]
.sym 117932 $abc$29714$new_n2652_
.sym 117933 $abc$29714$new_n2580_
.sym 117939 $abc$29714$new_n2580_
.sym 117940 UI_inst.diplay_number.summand[30]
.sym 117943 UI_inst.diplay_number.summand[4]
.sym 117944 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 117945 $abc$29714$new_n2650_
.sym 117947 UI_inst.diplay_number.summand[0]
.sym 117948 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2982_new_
.sym 117949 $abc$29714$new_n2580_
.sym 117951 $abc$29714$new_n2580_
.sym 117952 UI_inst.diplay_number.summand[11]
.sym 117953 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 117960 UI_inst.diplay_number.summand[0]
.sym 117961 UI_inst.diplay_number.acc[0]
.sym 117964 UI_inst.diplay_number.summand[1]
.sym 117965 UI_inst.diplay_number.acc[1]
.sym 117966 $auto$alumacc.cc:474:replace_alu$3259.C[1]
.sym 117968 UI_inst.diplay_number.summand[2]
.sym 117969 UI_inst.diplay_number.acc[2]
.sym 117970 $auto$alumacc.cc:474:replace_alu$3259.C[2]
.sym 117972 UI_inst.diplay_number.summand[3]
.sym 117973 UI_inst.diplay_number.acc[3]
.sym 117974 $auto$alumacc.cc:474:replace_alu$3259.C[3]
.sym 117976 UI_inst.diplay_number.summand[4]
.sym 117977 UI_inst.diplay_number.acc[4]
.sym 117978 $auto$alumacc.cc:474:replace_alu$3259.C[4]
.sym 117980 UI_inst.diplay_number.summand[5]
.sym 117981 UI_inst.diplay_number.acc[5]
.sym 117982 $auto$alumacc.cc:474:replace_alu$3259.C[5]
.sym 117984 UI_inst.diplay_number.summand[6]
.sym 117985 UI_inst.diplay_number.acc[6]
.sym 117986 $auto$alumacc.cc:474:replace_alu$3259.C[6]
.sym 117988 UI_inst.diplay_number.summand[7]
.sym 117989 UI_inst.diplay_number.acc[7]
.sym 117990 $auto$alumacc.cc:474:replace_alu$3259.C[7]
.sym 117992 UI_inst.diplay_number.summand[8]
.sym 117993 UI_inst.diplay_number.acc[8]
.sym 117994 $auto$alumacc.cc:474:replace_alu$3259.C[8]
.sym 117996 UI_inst.diplay_number.summand[9]
.sym 117997 UI_inst.diplay_number.acc[9]
.sym 117998 $auto$alumacc.cc:474:replace_alu$3259.C[9]
.sym 118000 UI_inst.diplay_number.summand[10]
.sym 118001 UI_inst.diplay_number.acc[10]
.sym 118002 $auto$alumacc.cc:474:replace_alu$3259.C[10]
.sym 118004 UI_inst.diplay_number.summand[11]
.sym 118005 UI_inst.diplay_number.acc[11]
.sym 118006 $auto$alumacc.cc:474:replace_alu$3259.C[11]
.sym 118008 UI_inst.diplay_number.summand[12]
.sym 118009 UI_inst.diplay_number.acc[12]
.sym 118010 $auto$alumacc.cc:474:replace_alu$3259.C[12]
.sym 118012 UI_inst.diplay_number.summand[13]
.sym 118013 UI_inst.diplay_number.acc[13]
.sym 118014 $auto$alumacc.cc:474:replace_alu$3259.C[13]
.sym 118016 UI_inst.diplay_number.summand[14]
.sym 118017 UI_inst.diplay_number.acc[14]
.sym 118018 $auto$alumacc.cc:474:replace_alu$3259.C[14]
.sym 118020 UI_inst.diplay_number.summand[15]
.sym 118021 UI_inst.diplay_number.acc[15]
.sym 118022 $auto$alumacc.cc:474:replace_alu$3259.C[15]
.sym 118024 UI_inst.diplay_number.summand[16]
.sym 118025 UI_inst.diplay_number.acc[16]
.sym 118026 $auto$alumacc.cc:474:replace_alu$3259.C[16]
.sym 118028 UI_inst.diplay_number.summand[17]
.sym 118029 UI_inst.diplay_number.acc[17]
.sym 118030 $auto$alumacc.cc:474:replace_alu$3259.C[17]
.sym 118032 UI_inst.diplay_number.summand[18]
.sym 118033 UI_inst.diplay_number.acc[18]
.sym 118034 $auto$alumacc.cc:474:replace_alu$3259.C[18]
.sym 118036 UI_inst.diplay_number.summand[19]
.sym 118037 UI_inst.diplay_number.acc[19]
.sym 118038 $auto$alumacc.cc:474:replace_alu$3259.C[19]
.sym 118040 UI_inst.diplay_number.summand[20]
.sym 118041 UI_inst.diplay_number.acc[20]
.sym 118042 $auto$alumacc.cc:474:replace_alu$3259.C[20]
.sym 118044 UI_inst.diplay_number.summand[21]
.sym 118045 UI_inst.diplay_number.acc[21]
.sym 118046 $auto$alumacc.cc:474:replace_alu$3259.C[21]
.sym 118048 UI_inst.diplay_number.summand[22]
.sym 118049 UI_inst.diplay_number.acc[22]
.sym 118050 $auto$alumacc.cc:474:replace_alu$3259.C[22]
.sym 118052 UI_inst.diplay_number.summand[23]
.sym 118053 UI_inst.diplay_number.acc[23]
.sym 118054 $auto$alumacc.cc:474:replace_alu$3259.C[23]
.sym 118056 UI_inst.diplay_number.summand[24]
.sym 118057 UI_inst.diplay_number.acc[24]
.sym 118058 $auto$alumacc.cc:474:replace_alu$3259.C[24]
.sym 118060 UI_inst.diplay_number.summand[25]
.sym 118061 UI_inst.diplay_number.acc[25]
.sym 118062 $auto$alumacc.cc:474:replace_alu$3259.C[25]
.sym 118064 UI_inst.diplay_number.summand[26]
.sym 118065 UI_inst.diplay_number.acc[26]
.sym 118066 $auto$alumacc.cc:474:replace_alu$3259.C[26]
.sym 118068 UI_inst.diplay_number.summand[27]
.sym 118069 UI_inst.diplay_number.acc[27]
.sym 118070 $auto$alumacc.cc:474:replace_alu$3259.C[27]
.sym 118072 UI_inst.diplay_number.summand[28]
.sym 118073 UI_inst.diplay_number.acc[28]
.sym 118074 $auto$alumacc.cc:474:replace_alu$3259.C[28]
.sym 118076 UI_inst.diplay_number.summand[29]
.sym 118077 UI_inst.diplay_number.acc[29]
.sym 118078 $auto$alumacc.cc:474:replace_alu$3259.C[29]
.sym 118080 UI_inst.diplay_number.summand[30]
.sym 118081 UI_inst.diplay_number.acc[30]
.sym 118082 $auto$alumacc.cc:474:replace_alu$3259.C[30]
.sym 118084 UI_inst.diplay_number.summand[31]
.sym 118085 UI_inst.diplay_number.acc[31]
.sym 118086 $auto$alumacc.cc:474:replace_alu$3259.C[31]
.sym 118089 UI_inst.diplay_number.acc[32]
.sym 118090 $auto$alumacc.cc:474:replace_alu$3259.C[32]
.sym 118091 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 118092 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[30]
.sym 118095 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 118096 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[27]
.sym 118097 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118099 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 118100 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[29]
.sym 118101 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118103 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 118104 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[31]
.sym 118107 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 118108 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[25]
.sym 118109 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118111 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 118112 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[32]
.sym 118115 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19847_new_
.sym 118116 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[28]
.sym 118117 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118119 UI_inst.diplay_number.acc[10]
.sym 118123 $abc$29714$new_n2752_
.sym 118124 UI_inst.diplay_number.lastacc[10]
.sym 118127 UI_inst.diplay_number.acc[19]
.sym 118131 $abc$29714$new_n2752_
.sym 118132 UI_inst.diplay_number.lastacc[19]
.sym 118135 UI_inst.diplay_number.acc[10]
.sym 118139 UI_inst.diplay_number.secondlastacc[12]
.sym 118143 UI_inst.diplay_number.acc[12]
.sym 118147 UI_inst.diplay_number.acc[16]
.sym 118151 UI_inst.diplay_number.acc[23]
.sym 118155 $abc$29714$new_n2752_
.sym 118156 UI_inst.diplay_number.lastacc[17]
.sym 118159 $abc$29714$new_n2752_
.sym 118160 UI_inst.diplay_number.lastacc[20]
.sym 118163 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 118164 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118167 UI_inst.diplay_number.acc[20]
.sym 118171 UI_inst.diplay_number.acc[17]
.sym 118175 UI_inst.diplay_number.acc[17]
.sym 118179 UI_inst.diplay_number.acc[20]
.sym 118183 UI_inst.diplay_number.acc[27]
.sym 118187 $abc$29714$new_n2752_
.sym 118188 UI_inst.diplay_number.lastacc[27]
.sym 118191 UI_inst.diplay_number.acc[27]
.sym 118195 UI_inst.diplay_number.acc[31]
.sym 118199 UI_inst.diplay_number.acc[26]
.sym 118203 UI_inst.diplay_number.acc[29]
.sym 118207 UI_inst.diplay_number.secondlastacc[27]
.sym 118211 UI_inst.diplay_number.secondlastacc[26]
.sym 118223 UI_inst.diplay_number.acc[26]
.sym 118239 $abc$29714$new_n2752_
.sym 118240 UI_inst.diplay_number.lastacc[26]
.sym 118280 UI_inst.cnt0[0]
.sym 118285 UI_inst.cnt0[1]
.sym 118289 UI_inst.cnt0[2]
.sym 118290 $auto$alumacc.cc:474:replace_alu$3226.C[2]
.sym 118293 UI_inst.cnt0[3]
.sym 118294 $auto$alumacc.cc:474:replace_alu$3226.C[3]
.sym 118297 UI_inst.cnt0[4]
.sym 118298 $auto$alumacc.cc:474:replace_alu$3226.C[4]
.sym 118301 UI_inst.cnt0[5]
.sym 118302 $auto$alumacc.cc:474:replace_alu$3226.C[5]
.sym 118305 UI_inst.cnt0[6]
.sym 118306 $auto$alumacc.cc:474:replace_alu$3226.C[6]
.sym 118309 UI_inst.cnt0[7]
.sym 118310 $auto$alumacc.cc:474:replace_alu$3226.C[7]
.sym 118313 UI_inst.cnt0[8]
.sym 118314 $auto$alumacc.cc:474:replace_alu$3226.C[8]
.sym 118317 UI_inst.cnt0[9]
.sym 118318 $auto$alumacc.cc:474:replace_alu$3226.C[9]
.sym 118321 UI_inst.cnt0[10]
.sym 118322 $auto$alumacc.cc:474:replace_alu$3226.C[10]
.sym 118325 UI_inst.cnt0[11]
.sym 118326 $auto$alumacc.cc:474:replace_alu$3226.C[11]
.sym 118329 UI_inst.cnt0[12]
.sym 118330 $auto$alumacc.cc:474:replace_alu$3226.C[12]
.sym 118333 UI_inst.cnt0[13]
.sym 118334 $auto$alumacc.cc:474:replace_alu$3226.C[13]
.sym 118337 UI_inst.cnt0[14]
.sym 118338 $auto$alumacc.cc:474:replace_alu$3226.C[14]
.sym 118341 UI_inst.cnt0[15]
.sym 118342 $auto$alumacc.cc:474:replace_alu$3226.C[15]
.sym 118345 UI_inst.cnt0[16]
.sym 118346 $auto$alumacc.cc:474:replace_alu$3226.C[16]
.sym 118349 UI_inst.cnt0[17]
.sym 118350 $auto$alumacc.cc:474:replace_alu$3226.C[17]
.sym 118353 UI_inst.cnt0[18]
.sym 118354 $auto$alumacc.cc:474:replace_alu$3226.C[18]
.sym 118357 UI_inst.cnt0[19]
.sym 118358 $auto$alumacc.cc:474:replace_alu$3226.C[19]
.sym 118361 UI_inst.cnt0[20]
.sym 118362 $auto$alumacc.cc:474:replace_alu$3226.C[20]
.sym 118365 UI_inst.cnt0[21]
.sym 118366 $auto$alumacc.cc:474:replace_alu$3226.C[21]
.sym 118369 UI_inst.cnt0[22]
.sym 118370 $auto$alumacc.cc:474:replace_alu$3226.C[22]
.sym 118373 UI_inst.cnt0[23]
.sym 118374 $auto$alumacc.cc:474:replace_alu$3226.C[23]
.sym 118379 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[0]_new_
.sym 118380 $abc$29714$new_n3414_
.sym 118381 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7675[1]_new_
.sym 118382 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$25657
.sym 118391 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24900[0]
.sym 118399 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25132[0]
.sym 118408 UI_inst.cnt1[0]
.sym 118413 UI_inst.cnt1[1]
.sym 118417 UI_inst.cnt1[2]
.sym 118418 $auto$alumacc.cc:474:replace_alu$3229.C[2]
.sym 118421 UI_inst.cnt1[3]
.sym 118422 $auto$alumacc.cc:474:replace_alu$3229.C[3]
.sym 118425 UI_inst.cnt1[4]
.sym 118426 $auto$alumacc.cc:474:replace_alu$3229.C[4]
.sym 118429 UI_inst.cnt1[5]
.sym 118430 $auto$alumacc.cc:474:replace_alu$3229.C[5]
.sym 118433 UI_inst.cnt1[6]
.sym 118434 $auto$alumacc.cc:474:replace_alu$3229.C[6]
.sym 118437 UI_inst.cnt1[7]
.sym 118438 $auto$alumacc.cc:474:replace_alu$3229.C[7]
.sym 118441 UI_inst.cnt1[8]
.sym 118442 $auto$alumacc.cc:474:replace_alu$3229.C[8]
.sym 118445 UI_inst.cnt1[9]
.sym 118446 $auto$alumacc.cc:474:replace_alu$3229.C[9]
.sym 118449 UI_inst.cnt1[10]
.sym 118450 $auto$alumacc.cc:474:replace_alu$3229.C[10]
.sym 118453 UI_inst.cnt1[11]
.sym 118454 $auto$alumacc.cc:474:replace_alu$3229.C[11]
.sym 118457 UI_inst.cnt1[12]
.sym 118458 $auto$alumacc.cc:474:replace_alu$3229.C[12]
.sym 118461 UI_inst.cnt1[13]
.sym 118462 $auto$alumacc.cc:474:replace_alu$3229.C[13]
.sym 118465 UI_inst.cnt1[14]
.sym 118466 $auto$alumacc.cc:474:replace_alu$3229.C[14]
.sym 118469 UI_inst.cnt1[15]
.sym 118470 $auto$alumacc.cc:474:replace_alu$3229.C[15]
.sym 118473 UI_inst.cnt1[16]
.sym 118474 $auto$alumacc.cc:474:replace_alu$3229.C[16]
.sym 118477 UI_inst.cnt1[17]
.sym 118478 $auto$alumacc.cc:474:replace_alu$3229.C[17]
.sym 118481 UI_inst.cnt1[18]
.sym 118482 $auto$alumacc.cc:474:replace_alu$3229.C[18]
.sym 118485 UI_inst.cnt1[19]
.sym 118486 $auto$alumacc.cc:474:replace_alu$3229.C[19]
.sym 118489 UI_inst.cnt1[20]
.sym 118490 $auto$alumacc.cc:474:replace_alu$3229.C[20]
.sym 118493 UI_inst.cnt1[21]
.sym 118494 $auto$alumacc.cc:474:replace_alu$3229.C[21]
.sym 118497 UI_inst.cnt1[22]
.sym 118498 $auto$alumacc.cc:474:replace_alu$3229.C[22]
.sym 118501 UI_inst.cnt1[23]
.sym 118502 $auto$alumacc.cc:474:replace_alu$3229.C[23]
.sym 118531 UI_inst.cnt1[1]
.sym 118567 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 118568 UI_inst.LCD.tx_byte[5]
.sym 118569 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 118570 UI_inst.LCD.tx_byte[1]
.sym 118571 UI_inst.LCD.display_state[4]
.sym 118572 UI_inst.LCD.display_state[3]
.sym 118575 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 118576 UI_inst.LCD.tx_byte[6]
.sym 118577 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 118578 UI_inst.LCD.tx_byte[2]
.sym 118579 UI_inst.LCD.display_state[2]
.sym 118580 UI_inst.LCD.display_state[4]
.sym 118581 UI_inst.LCD.display_state[3]
.sym 118583 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 118584 UI_inst.LCD.tx_byte[4]
.sym 118585 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 118586 UI_inst.LCD.tx_byte[0]
.sym 118587 UI_inst.LCD.display_state[0]
.sym 118588 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 118591 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 118592 UI_inst.LCD.tx_byte[7]
.sym 118593 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 118594 UI_inst.LCD.tx_byte[3]
.sym 118595 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2954_new_inv_
.sym 118596 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2956_new_inv_
.sym 118599 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 118600 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 118601 $abc$29714$new_n2460_
.sym 118602 $abc$29714$new_n2134_
.sym 118603 UI_inst.LCD.display_state[2]
.sym 118604 $abc$29714$new_n2158_
.sym 118605 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 118607 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 118608 UI_inst.LCD.display_state[2]
.sym 118609 UI_inst.LCD.display_state[4]
.sym 118611 UI_inst.LCD.display_state[4]
.sym 118612 UI_inst.LCD.display_state[3]
.sym 118615 UI_inst.LCD.display_state[0]
.sym 118616 UI_inst.LCD.display_state[1]
.sym 118619 $abc$29714$new_n2460_
.sym 118620 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 118621 $abc$29714$new_n2134_
.sym 118623 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 118624 $abc$29714$new_n2460_
.sym 118625 $abc$29714$new_n2134_
.sym 118626 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 118627 UI_inst.LCD.display_state[0]
.sym 118628 UI_inst.LCD.display_state[1]
.sym 118631 UI_inst.LCD.display_state[0]
.sym 118632 UI_inst.LCD.display_state[1]
.sym 118635 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 118636 $abc$29714$new_n2500_
.sym 118637 $abc$29714$new_n2487_
.sym 118639 UI_inst.LCD.display_state[4]
.sym 118640 UI_inst.LCD.display_state[2]
.sym 118641 UI_inst.LCD.display_state[3]
.sym 118643 UI_inst.LCD.display_state[4]
.sym 118644 UI_inst.LCD.display_state[3]
.sym 118645 UI_inst.LCD.display_state[2]
.sym 118647 UI_inst.LCD.display_state[4]
.sym 118648 UI_inst.LCD.display_state[2]
.sym 118649 UI_inst.LCD.display_state[3]
.sym 118651 $abc$29714$new_n2159_
.sym 118652 $abc$29714$new_n2155_
.sym 118653 UI_inst.LCD.display_state[0]
.sym 118654 UI_inst.LCD.display_state[1]
.sym 118655 UI_inst.LCD.display_state[2]
.sym 118656 $abc$29714$new_n2158_
.sym 118657 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9024[0]_new_inv_
.sym 118659 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9196_new_inv_
.sym 118660 $abc$29714$new_n2506_
.sym 118661 $abc$29714$new_n2505_
.sym 118663 $abc$29714$new_n2159_
.sym 118664 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 118665 UI_inst.LCD.display_state[0]
.sym 118666 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 118671 $abc$29714$new_n2159_
.sym 118672 $abc$29714$new_n2155_
.sym 118673 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 118675 UI_inst.LCD.display_state[0]
.sym 118676 $abc$29714$new_n2159_
.sym 118677 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 118679 $abc$29714$new_n2155_
.sym 118680 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 118691 UI_inst.LCD.SF_D1[0]
.sym 118692 UI_inst.LCD.SF_D0[0]
.sym 118693 UI_inst.LCD.display_state[4]
.sym 118859 F2SRAM.SPI_READER.cnt_bit_last
.sym 118860 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 118861 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 118871 F2SRAM.SPI_READER.cnt_bit_last
.sym 118872 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 118879 F2SRAM.SPI_READER.cnt_bit_last
.sym 118880 F2SRAM.SPI_READER.cnt_cmd[0]
.sym 118881 F2SRAM.SPI_READER.cnt_cmd[1]
.sym 118891 UI_inst.diplay_number.summand[1]
.sym 118892 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118893 $abc$29714$new_n2657_
.sym 118895 UI_inst.diplay_number.summand[9]
.sym 118896 $abc$29714$new_n2622_
.sym 118897 $abc$29714$new_n2636_
.sym 118903 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118904 UI_inst.diplay_number.summand[6]
.sym 118905 $abc$29714$new_n2610_
.sym 118906 $abc$29714$new_n2645_
.sym 118907 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118908 UI_inst.diplay_number.summand[5]
.sym 118909 $abc$29714$new_n2647_
.sym 118910 $abc$29714$new_n2645_
.sym 118919 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 118920 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 118921 $abc$29714$new_n2645_
.sym 118922 $abc$29714$new_n4031_
.sym 118927 $abc$29714$new_n2648_
.sym 118928 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118929 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118930 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[5]
.sym 118931 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118932 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118933 $abc$29714$new_n2643_
.sym 118934 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[7]
.sym 118935 $abc$29714$new_n2648_
.sym 118936 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118937 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 118943 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118944 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118945 $abc$29714$new_n2657_
.sym 118946 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[1]
.sym 118951 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118952 $abc$29714$new_n2634_
.sym 118953 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[10]
.sym 118954 $abc$29714$new_n2633_
.sym 118955 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118956 $abc$29714$new_n2622_
.sym 118957 $abc$29714$new_n2636_
.sym 118958 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[9]
.sym 118959 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118960 $abc$29714$new_n2622_
.sym 118961 $abc$29714$new_n2619_
.sym 118962 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[15]
.sym 118963 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118964 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118965 $abc$29714$new_n2626_
.sym 118966 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[13]
.sym 118967 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 118968 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[12]
.sym 118969 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 118971 $abc$29714$new_n2872_
.sym 118972 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[6]
.sym 118973 $abc$29714$new_n2871_
.sym 118974 $abc$29714$new_n2645_
.sym 118975 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118976 $abc$29714$new_n2610_
.sym 118979 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118980 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 118983 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118984 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118985 $abc$29714$new_n2614_
.sym 118986 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[16]
.sym 118987 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[23]
.sym 118988 $abc$29714$new_n2598_
.sym 118989 $abc$29714$new_n2889_
.sym 118990 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 118991 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 118992 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 118993 $abc$29714$new_n2599_
.sym 118995 $abc$29714$new_n2599_
.sym 118996 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[26]
.sym 118997 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 118998 $abc$29714$new_n2587_
.sym 118999 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 119000 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 119001 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[24]
.sym 119002 $abc$29714$new_n2622_
.sym 119003 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 119004 $abc$29714$new_n2592_
.sym 119007 $abc$29714$new_n2872_
.sym 119008 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[17]
.sym 119009 $abc$29714$new_n2871_
.sym 119010 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119011 $abc$29714$techmap\UI_inst.diplay_number.$add$../UI/BinToLCD.v:43$201_Y[20]
.sym 119012 $abc$29714$new_n2598_
.sym 119013 $abc$29714$new_n2889_
.sym 119014 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119015 UI_inst.diplay_number.summand[26]
.sym 119016 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119017 $abc$29714$new_n2587_
.sym 119019 $abc$29714$new_n2580_
.sym 119020 UI_inst.diplay_number.summand[19]
.sym 119021 $abc$29714$new_n2602_
.sym 119023 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 119024 $abc$29714$new_n2587_
.sym 119027 UI_inst.diplay_number.summand[20]
.sym 119028 $abc$29714$new_n2598_
.sym 119029 $abc$29714$new_n2592_
.sym 119030 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119035 $abc$29714$new_n2580_
.sym 119036 UI_inst.diplay_number.summand[27]
.sym 119037 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119039 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119040 UI_inst.diplay_number.summand[17]
.sym 119041 $abc$29714$new_n2610_
.sym 119042 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119043 UI_inst.diplay_number.summand[21]
.sym 119044 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119045 $abc$29714$new_n2587_
.sym 119083 UI_inst.diplay_number.acc[12]
.sym 119087 $abc$29714$new_n2752_
.sym 119088 UI_inst.diplay_number.lastacc[29]
.sym 119091 UI_inst.diplay_number.acc[29]
.sym 119099 $abc$29714$new_n2752_
.sym 119100 UI_inst.diplay_number.lastacc[12]
.sym 119103 $abc$29714$new_n2752_
.sym 119104 UI_inst.diplay_number.lastacc[16]
.sym 119107 UI_inst.diplay_number.acc[16]
.sym 119111 UI_inst.update
.sym 119115 UI_inst.diplay_number.lastupdate
.sym 119116 UI_inst.update
.sym 119117 $abc$29714$techmap\UI_inst.diplay_number.$procmux$1467_CMP_new_
.sym 119118 UI_inst.diplay_number.updating
.sym 119123 UI_inst.diplay_number.secondlastacc[23]
.sym 119135 UI_inst.diplay_number.secondlastacc[16]
.sym 119151 $abc$29714$new_n2752_
.sym 119152 UI_inst.diplay_number.lastacc[31]
.sym 119155 UI_inst.diplay_number.holdoff
.sym 119156 UI_inst.diplay_number.difference[32]
.sym 119159 UI_inst.diplay_number.secondlastacc[31]
.sym 119167 UI_inst.diplay_number.acc[31]
.sym 119291 UI_inst.addrS[3]
.sym 119292 UI_inst.addrBTL[3]
.sym 119293 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 119339 UI_inst.BP[3]
.sym 119340 UI_inst.BP[1]
.sym 119341 UI_inst.BP[0]
.sym 119342 UI_inst.BP[2]
.sym 119347 UI_inst.BP[3]
.sym 119348 UI_inst.BP[2]
.sym 119351 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 119352 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 119355 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25364[0]
.sym 119359 UI_inst.BP[2]
.sym 119360 UI_inst.BP[1]
.sym 119361 UI_inst.BP[0]
.sym 119362 UI_inst.BP[3]
.sym 119363 UI_inst.BP[0]
.sym 119364 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 119365 UI_inst.BP[1]
.sym 119366 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 119367 UI_inst.cnt1[8]
.sym 119368 UI_inst.cnt1[7]
.sym 119369 UI_inst.cnt1[6]
.sym 119370 UI_inst.cnt1[5]
.sym 119383 UI_inst.cnt1[4]
.sym 119384 UI_inst.cnt1[3]
.sym 119385 UI_inst.cnt1[2]
.sym 119386 UI_inst.cnt1[1]
.sym 119388 $PACKER_VCC_NET
.sym 119389 UI_inst.cnt1[0]
.sym 119399 UI_inst.cnt1[12]
.sym 119400 UI_inst.cnt1[11]
.sym 119401 UI_inst.cnt1[10]
.sym 119402 UI_inst.cnt1[9]
.sym 119403 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 119404 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 119405 TC[1]
.sym 119406 TC[0]
.sym 119415 $abc$29714$new_n3386_
.sym 119416 $abc$29714$new_n3387_
.sym 119417 $abc$29714$new_n3388_
.sym 119418 $abc$29714$new_n3389_
.sym 119427 UI_inst.cnt1[16]
.sym 119428 UI_inst.cnt1[15]
.sym 119429 UI_inst.cnt1[14]
.sym 119430 UI_inst.cnt1[13]
.sym 119432 TC[0]
.sym 119436 TC[1]
.sym 119437 $PACKER_VCC_NET
.sym 119440 TC[2]
.sym 119441 $PACKER_VCC_NET
.sym 119442 $auto$alumacc.cc:474:replace_alu$3238.C[2]
.sym 119444 TC[3]
.sym 119445 $PACKER_VCC_NET
.sym 119446 $auto$alumacc.cc:474:replace_alu$3238.C[3]
.sym 119447 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 119448 $abc$29714$auto$wreduce.cc:455:run$3034[2]
.sym 119449 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 119450 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[2]
.sym 119452 $PACKER_VCC_NET
.sym 119453 TC[0]
.sym 119455 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 119456 $abc$29714$auto$wreduce.cc:455:run$3034[0]
.sym 119457 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 119458 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[0]
.sym 119459 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 119460 $abc$29714$auto$wreduce.cc:455:run$3034[3]
.sym 119461 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 119462 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:202$141_Y[3]
.sym 119464 TC[0]
.sym 119469 TC[1]
.sym 119473 TC[2]
.sym 119474 $auto$alumacc.cc:474:replace_alu$3214.C[2]
.sym 119477 TC[3]
.sym 119478 $auto$alumacc.cc:474:replace_alu$3214.C[3]
.sym 119488 TC[0]
.sym 119490 $PACKER_VCC_NET
.sym 119491 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$24668[0]
.sym 119527 UI_inst.LCD.ramdat[7]
.sym 119528 UI_inst.LCD.display_state[0]
.sym 119529 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 119531 UI_inst.LCD.display_state[1]
.sym 119532 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 119533 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119534 UI_inst.LCD.ramdat[5]
.sym 119535 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 119536 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 119539 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119540 UI_inst.LCD.ramdat[4]
.sym 119543 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$9115[0]_new_inv_
.sym 119544 $abc$29714$new_n2454_
.sym 119545 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119546 UI_inst.LCD.ramdat[2]
.sym 119547 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 119548 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8952[0]_new_inv_
.sym 119549 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119550 UI_inst.LCD.ramdat[1]
.sym 119551 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119552 UI_inst.LCD.ramdat[0]
.sym 119553 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 119555 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2946_new_
.sym 119556 UI_inst.LCD.ramdat[3]
.sym 119557 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16720[1]_new_
.sym 119559 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 119560 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 119561 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 119562 UI_inst.LCD.tx_state[0]
.sym 119567 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27321
.sym 119568 $abc$29714$new_n2454_
.sym 119569 UI_inst.LCD.display_state[0]
.sym 119570 UI_inst.LCD.tx_done
.sym 119571 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 119572 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 119573 UI_inst.LCD.tx_state[0]
.sym 119575 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 119576 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 119587 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$8988[0]_new_inv_
.sym 119588 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$16832[1]_new_
.sym 119591 UI_inst.LCD.display_state[0]
.sym 119592 UI_inst.LCD.display_state[1]
.sym 119593 $abc$29714$new_n2159_
.sym 119595 $abc$29714$new_n2505_
.sym 119596 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 119597 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 119599 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 119600 $abc$29714$new_n2500_
.sym 119603 $abc$29714$new_n2158_
.sym 119604 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 119607 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 119608 UI_inst.LCD.tx_done
.sym 119609 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 119611 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 119612 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 119613 $abc$29714$new_n2138_
.sym 119614 $abc$29714$new_n2141_
.sym 119615 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 119616 $abc$29714$new_n2158_
.sym 119617 UI_inst.LCD.display_state[0]
.sym 119619 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9802_new_inv_
.sym 119620 UI_inst.LCD.tx_done
.sym 119621 $abc$29714$new_n2500_
.sym 119623 $PACKER_GND_NET
.sym 119635 $PACKER_GND_NET
.sym 119639 UI_inst.LCD.SF_D1[1]
.sym 119640 UI_inst.LCD.SF_D0[1]
.sym 119641 UI_inst.LCD.display_state[4]
.sym 119643 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$27519
.sym 119647 UI_inst.LCD.SF_D1[2]
.sym 119648 UI_inst.LCD.SF_D0[2]
.sym 119649 UI_inst.LCD.display_state[4]
.sym 119651 UI_inst.LCD.SF_D1[3]
.sym 119652 UI_inst.LCD.SF_D0[3]
.sym 119653 UI_inst.LCD.display_state[4]
.sym 119791 F2SRAM.SPI_READER.fsm_state[0]
.sym 119792 F2SRAM.SPI_READER.fsm_state[1]
.sym 119793 F2SRAM.SPI_READER.cnt_bit_last
.sym 119819 F2SRAM.SPI_READER.fsm_state[1]
.sym 119820 F2SRAM.SPI_READER.fsm_state[0]
.sym 119821 F2SRAM.spi_go
.sym 119835 $PACKER_VCC_NET
.sym 119855 F2SRAM.spi_go
.sym 119856 F2SRAM.SPI_READER.shift_reg[29]
.sym 119859 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119860 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119879 UI_inst.diplay_number.summand[2]
.sym 119880 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119881 $abc$29714$new_n2654_
.sym 119883 UI_inst.diplay_number.pos[0]
.sym 119884 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119887 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 119888 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119891 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119892 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 119893 UI_inst.diplay_number.pos[3]
.sym 119894 UI_inst.diplay_number.pos[2]
.sym 119895 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27761[1]_new_inv_
.sym 119896 UI_inst.diplay_number.updating
.sym 119899 UI_inst.diplay_number.pos[1]
.sym 119900 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119901 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119903 UI_inst.diplay_number.summand[7]
.sym 119904 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119905 $abc$29714$new_n2643_
.sym 119907 $abc$29714$new_n2580_
.sym 119908 UI_inst.diplay_number.pos[2]
.sym 119909 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 119910 UI_inst.diplay_number.pos[3]
.sym 119911 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119912 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 119913 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2996_new_
.sym 119915 $abc$29714$new_n2611_
.sym 119916 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119917 $abc$29714$new_n2630_
.sym 119918 UI_inst.diplay_number.summand[12]
.sym 119919 UI_inst.diplay_number.summand[15]
.sym 119920 $abc$29714$new_n2622_
.sym 119921 $abc$29714$new_n2619_
.sym 119923 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119924 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 119925 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2992_new_
.sym 119926 $abc$29714$new_n2608_
.sym 119927 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119928 $abc$29714$new_n2608_
.sym 119929 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119930 $abc$29714$new_n2605_
.sym 119931 $abc$29714$new_n2605_
.sym 119932 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119935 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 119936 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119939 $abc$29714$new_n2634_
.sym 119940 UI_inst.diplay_number.summand[10]
.sym 119941 $abc$29714$new_n2633_
.sym 119943 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119944 $abc$29714$new_n2605_
.sym 119945 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119946 $abc$29714$new_n2608_
.sym 119947 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119948 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 119949 UI_inst.diplay_number.pos[0]
.sym 119951 UI_inst.diplay_number.pos[3]
.sym 119952 UI_inst.diplay_number.pos[2]
.sym 119953 UI_inst.diplay_number.pos[1]
.sym 119954 UI_inst.diplay_number.pos[0]
.sym 119955 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 119956 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 119957 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 119958 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119959 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 119960 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 119963 UI_inst.diplay_number.summand[16]
.sym 119964 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119965 $abc$29714$new_n2614_
.sym 119967 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 119968 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119969 UI_inst.diplay_number.pos[0]
.sym 119971 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 119972 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119973 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 119975 $abc$29714$new_n2580_
.sym 119976 UI_inst.diplay_number.summand[25]
.sym 119977 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119979 $abc$29714$new_n2611_
.sym 119980 $abc$29714$new_n2612_
.sym 119983 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11295[0]_new_inv_
.sym 119984 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119985 UI_inst.diplay_number.pos[3]
.sym 119986 UI_inst.diplay_number.pos[2]
.sym 119987 UI_inst.diplay_number.pos[1]
.sym 119988 UI_inst.diplay_number.pos[0]
.sym 119991 UI_inst.diplay_number.pos[1]
.sym 119992 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 119993 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 119994 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 119995 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 119996 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 119999 $abc$29714$new_n2580_
.sym 120000 UI_inst.diplay_number.summand[28]
.sym 120001 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 120003 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120004 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120005 UI_inst.diplay_number.pos[2]
.sym 120006 UI_inst.diplay_number.pos[3]
.sym 120007 UI_inst.diplay_number.pos[1]
.sym 120008 UI_inst.diplay_number.pos[0]
.sym 120009 UI_inst.diplay_number.pos[2]
.sym 120010 UI_inst.diplay_number.pos[3]
.sym 120027 UI_inst.diplay_number.pos[2]
.sym 120028 UI_inst.diplay_number.pos[3]
.sym 120029 UI_inst.diplay_number.pos[0]
.sym 120030 UI_inst.diplay_number.pos[1]
.sym 120071 UI_inst.diplay_number.acc[22]
.sym 120075 UI_inst.diplay_number.acc[23]
.sym 120079 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120080 UI_inst.diplay_number.pos[4]
.sym 120081 UI_inst.diplay_number.pos[2]
.sym 120082 UI_inst.diplay_number.pos[3]
.sym 120087 $abc$29714$new_n2752_
.sym 120088 UI_inst.diplay_number.lastacc[23]
.sym 120095 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120096 UI_inst.diplay_number.pos[2]
.sym 120097 UI_inst.diplay_number.pos[3]
.sym 120098 UI_inst.diplay_number.pos[4]
.sym 120115 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 120116 UI_inst.diplay_number.holdoff
.sym 120119 UI_inst.diplay_number.secondlastacc[29]
.sym 120131 $abc$29714$techmap$techmap\UI_inst.diplay_number.$procmux$1512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9379_Y
.sym 120140 UI_inst.diplay_number.dec[0]
.sym 120142 $PACKER_VCC_NET
.sym 120143 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 120144 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 120145 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 120146 $abc$29714$new_n2564_
.sym 120147 UI_inst.datBTL[2]
.sym 120148 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[2]
.sym 120149 $abc$29714$new_n2567_
.sym 120150 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120163 UI_inst.datBTL[5]
.sym 120164 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120165 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 120167 $abc$29714$new_n2561_
.sym 120168 UI_inst.datBTL[6]
.sym 120169 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 120171 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120172 UI_inst.datBTL[4]
.sym 120173 $abc$29714$new_n2567_
.sym 120174 $abc$29714$new_n2560_
.sym 120175 UI_inst.datBTL[0]
.sym 120176 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[0]
.sym 120177 $abc$29714$new_n2567_
.sym 120178 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120179 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 120180 UI_inst.diplay_number.pos[4]
.sym 120181 UI_inst.ismagphase
.sym 120183 UI_inst.datBTL[3]
.sym 120184 $abc$29714$techmap\UI_inst.diplay_number.$sub$../UI/BinToLCD.v:108$223_Y[3]
.sym 120185 $abc$29714$new_n2567_
.sym 120186 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120187 UI_inst.diplay_number.pos[0]
.sym 120188 UI_inst.ismagphase
.sym 120189 $abc$29714$new_n2560_
.sym 120190 $abc$29714$new_n2572_
.sym 120191 UI_inst.ismagphase
.sym 120192 UI_inst.diplay_number.pos[4]
.sym 120193 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17847_new_inv_
.sym 120194 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17783_new_
.sym 120195 UI_inst.diplay_number.pos[0]
.sym 120196 $abc$29714$new_n2560_
.sym 120200 UI_inst.diplay_number.pos[0]
.sym 120204 UI_inst.diplay_number.pos[1]
.sym 120205 $PACKER_VCC_NET
.sym 120208 UI_inst.diplay_number.pos[2]
.sym 120209 $PACKER_VCC_NET
.sym 120210 $auto$alumacc.cc:474:replace_alu$3268.C[2]
.sym 120212 UI_inst.diplay_number.pos[3]
.sym 120213 $PACKER_VCC_NET
.sym 120214 $auto$alumacc.cc:474:replace_alu$3268.C[3]
.sym 120216 UI_inst.diplay_number.pos[4]
.sym 120217 $PACKER_VCC_NET
.sym 120218 $auto$alumacc.cc:474:replace_alu$3268.C[4]
.sym 120219 $abc$29714$UI_inst.addrS[1]_new_
.sym 120220 UI_inst.diplay_number.pos[0]
.sym 120221 UI_inst.diplay_number.pos[1]
.sym 120222 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120232 UI_inst.disppos[0]
.sym 120236 UI_inst.disppos[1]
.sym 120237 $PACKER_VCC_NET
.sym 120240 UI_inst.disppos[2]
.sym 120241 $PACKER_VCC_NET
.sym 120242 $auto$alumacc.cc:474:replace_alu$3235.C[2]
.sym 120244 UI_inst.disppos[3]
.sym 120245 $PACKER_VCC_NET
.sym 120246 $auto$alumacc.cc:474:replace_alu$3235.C[3]
.sym 120248 UI_inst.disppos[4]
.sym 120249 $PACKER_VCC_NET
.sym 120250 $auto$alumacc.cc:474:replace_alu$3235.C[4]
.sym 120251 UI_inst.addrS[4]
.sym 120252 UI_inst.addrBTL[4]
.sym 120253 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120255 UI_inst.disppos[0]
.sym 120256 UI_inst.disppos[1]
.sym 120259 UI_inst.addrS[2]
.sym 120260 UI_inst.addrBTL[2]
.sym 120261 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120263 refampl[1]
.sym 120264 refampl[0]
.sym 120267 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 120268 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 120269 refampl[1]
.sym 120270 refampl[0]
.sym 120271 UI_inst.datS[2]
.sym 120272 UI_inst.datBTL[2]
.sym 120273 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120275 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 120276 refampl[0]
.sym 120279 UI_inst.disppos[2]
.sym 120280 refampl[0]
.sym 120281 refampl[1]
.sym 120282 UI_inst.disppos[3]
.sym 120283 UI_inst.datS[3]
.sym 120284 UI_inst.datBTL[3]
.sym 120285 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120287 UI_inst.datS[0]
.sym 120288 UI_inst.datBTL[0]
.sym 120289 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120291 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 120292 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 120295 UI_inst.datS[4]
.sym 120296 UI_inst.datBTL[4]
.sym 120297 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120299 $abc$29714$new_n2190_
.sym 120300 UI_inst.disppos[1]
.sym 120307 $abc$29714$new_n2214_
.sym 120308 $abc$29714$new_n2174_
.sym 120309 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[1]_new_
.sym 120311 TC[3]
.sym 120312 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 120313 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 120319 UI_inst.datS[6]
.sym 120320 UI_inst.datBTL[6]
.sym 120321 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120323 UI_inst.disppos[4]
.sym 120324 UI_inst.disppos[0]
.sym 120325 UI_inst.disppos[3]
.sym 120326 UI_inst.disppos[2]
.sym 120327 UI_inst.disppos[4]
.sym 120328 UI_inst.disppos[0]
.sym 120329 UI_inst.disppos[2]
.sym 120330 UI_inst.disppos[1]
.sym 120331 UI_inst.datS[5]
.sym 120332 UI_inst.datBTL[5]
.sym 120333 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120335 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 120336 $abc$29714$new_n2201_
.sym 120337 $abc$29714$new_n2194_
.sym 120338 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 120339 TC[1]
.sym 120340 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 120341 $abc$29714$new_n2174_
.sym 120342 $abc$29714$new_n2237_
.sym 120343 UI_inst.disppos[1]
.sym 120344 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 120347 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 120348 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11814[1]_new_inv_
.sym 120349 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 120351 $abc$29714$new_n2190_
.sym 120352 $abc$29714$new_n2181_
.sym 120353 UI_inst.disppos[0]
.sym 120354 UI_inst.disppos[1]
.sym 120355 $abc$29714$new_n2204_
.sym 120356 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 120357 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 120358 TC[0]
.sym 120359 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 120360 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 120363 $abc$29714$new_n2190_
.sym 120364 $abc$29714$new_n2181_
.sym 120365 UI_inst.disppos[1]
.sym 120366 UI_inst.disppos[0]
.sym 120367 $abc$29714$new_n2174_
.sym 120368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 120369 TC[2]
.sym 120371 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13885_new_inv_
.sym 120372 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13685[2]_new_inv_
.sym 120373 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 120376 UI_inst.disppos[0]
.sym 120378 $PACKER_VCC_NET
.sym 120379 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 120380 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 120383 UI_inst.addrS[0]
.sym 120384 UI_inst.addrBTL[0]
.sym 120385 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120388 UI_inst.diplay_number.pos[0]
.sym 120390 $PACKER_VCC_NET
.sym 120407 UI_inst.BP[1]
.sym 120408 UI_inst.BP[0]
.sym 120409 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 120439 UI_inst.repaintS
.sym 120440 UI_inst.update
.sym 120441 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 120499 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 120500 UI_inst.LCD.tx_state[0]
.sym 120503 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 120504 UI_inst.LCD.tx_state[0]
.sym 120505 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 120511 UI_inst.LCD.tx_done
.sym 120512 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 120513 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 120514 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 120515 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 120516 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 120517 UI_inst.LCD.tx_state[0]
.sym 120519 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 120520 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 120521 UI_inst.LCD.tx_state[0]
.sym 120527 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 120531 UI_inst.LCD.tx_done
.sym 120532 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 120533 $abc$29714$new_n2134_
.sym 120539 UI_inst.LCD.tx_done
.sym 120540 $abc$29714$new_n2134_
.sym 120541 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 120543 UI_inst.LCD.tx_state[0]
.sym 120544 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 120545 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 120547 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 120548 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 120549 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 120551 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 120552 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 120555 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 120559 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[0]
.sym 120560 $abc$29714$new_n2850_
.sym 120561 $abc$29714$new_n2851_
.sym 120563 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 120564 $abc$29714$new_n2850_
.sym 120567 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 120568 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 120571 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2970_new_inv_
.sym 120572 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 120575 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 120576 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9255_new_inv_
.sym 120579 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$9291_new_inv_
.sym 120580 $abc$29714$new_n2141_
.sym 120581 $abc$29714$new_n2138_
.sym 120582 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 120587 $abc$29714$new_n2851_
.sym 120588 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 120591 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 120607 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[3]
.sym 120611 $abc$29714$new_n2851_
.sym 120612 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[11]
.sym 120755 F2SRAM.SPI_READER.fsm_state[1]
.sym 120756 F2SRAM.SPI_READER.fsm_state[0]
.sym 120757 F2SRAM.nrst
.sym 120758 F2SRAM.SPI_READER.shift_reg[31]
.sym 120763 F2SRAM.spi_go
.sym 120764 F2SRAM.SPI_READER.shift_reg[30]
.sym 120771 F2SRAM.SPI_READER.fsm_state[1]
.sym 120772 F2SRAM.SPI_READER.fsm_state[0]
.sym 120773 F2SRAM.nrst
.sym 120775 F2SRAM.SPI_READER.fsm_state[0]
.sym 120776 F2SRAM.SPI_READER.fsm_state[1]
.sym 120777 F2SRAM.spi_go
.sym 120783 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 120784 F2SRAM.SPI_READER.fsm_state[1]
.sym 120785 $abc$29714$new_n2845_
.sym 120787 F2SRAM.SPI_READER.cnt_len[17]
.sym 120788 F2SRAM.SPI_READER.cnt_bit_last
.sym 120789 F2SRAM.SPI_READER.fsm_state[1]
.sym 120790 F2SRAM.SPI_READER.fsm_state[0]
.sym 120791 $abc$29714$techmap\F2SRAM.SPI_READER.$and$../spi_flash_reader.v:124$475_Y_new_
.sym 120792 $abc$29714$new_n2845_
.sym 120793 F2SRAM.SPI_READER.fsm_state[0]
.sym 120794 F2SRAM.SPI_READER.fsm_state[1]
.sym 120795 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 120796 F2SRAM.nrst
.sym 120799 F2SRAM.spi_go
.sym 120800 $abc$29714$auto$wreduce.cc:455:run$3027[2]
.sym 120803 F2SRAM.spi_go
.sym 120804 F2SRAM.SPI_READER.fsm_state[0]
.sym 120805 F2SRAM.SPI_READER.fsm_state[1]
.sym 120806 F2SRAM.nrst
.sym 120816 $PACKER_VCC_NET
.sym 120817 F2SRAM.SPI_READER.cnt_bit[0]
.sym 120827 F2SRAM.SPI_READER.cnt_bit[0]
.sym 120828 F2SRAM.spi_go
.sym 120829 F2SRAM.nrst
.sym 120830 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25919
.sym 120831 F2SRAM.spi_go
.sym 120832 $abc$29714$auto$wreduce.cc:455:run$3027[0]
.sym 120839 $abc$29714$new_n2638_
.sym 120840 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$20115_new_inv_
.sym 120841 $abc$29714$new_n2637_
.sym 120843 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 120844 UI_inst.diplay_number.pos[2]
.sym 120845 UI_inst.diplay_number.pos[3]
.sym 120847 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120848 UI_inst.diplay_number.pos[0]
.sym 120849 $abc$29714$new_n2638_
.sym 120850 $abc$29714$new_n2637_
.sym 120855 UI_inst.diplay_number.pos[0]
.sym 120856 UI_inst.diplay_number.pos[2]
.sym 120857 UI_inst.diplay_number.pos[1]
.sym 120858 UI_inst.diplay_number.pos[3]
.sym 120863 UI_inst.diplay_number.pos[0]
.sym 120864 UI_inst.diplay_number.pos[1]
.sym 120871 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 120872 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120873 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 120874 $abc$29714$new_n2627_
.sym 120875 UI_inst.diplay_number.pos[3]
.sym 120876 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120879 UI_inst.diplay_number.summand[8]
.sym 120880 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120881 $abc$29714$new_n2640_
.sym 120883 UI_inst.diplay_number.pos[2]
.sym 120884 UI_inst.diplay_number.pos[3]
.sym 120887 $abc$29714$new_n2620_
.sym 120888 $abc$29714$new_n2611_
.sym 120891 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120892 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18652_new_
.sym 120893 $abc$29714$new_n2627_
.sym 120895 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120896 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 120897 $abc$29714$new_n2641_
.sym 120899 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 120900 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11313[0]_new_inv_
.sym 120903 UI_inst.diplay_number.pos[2]
.sym 120904 UI_inst.diplay_number.pos[3]
.sym 120905 UI_inst.diplay_number.pos[1]
.sym 120907 $abc$29714$new_n2620_
.sym 120908 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18643[4]_new_
.sym 120909 $abc$29714$new_n2621_
.sym 120911 UI_inst.diplay_number.pos[3]
.sym 120912 UI_inst.diplay_number.pos[2]
.sym 120915 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120916 UI_inst.diplay_number.pos[0]
.sym 120917 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 120923 UI_inst.diplay_number.pos[0]
.sym 120924 UI_inst.diplay_number.pos[1]
.sym 120927 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120928 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[0]_new_
.sym 120931 UI_inst.diplay_number.pos[2]
.sym 120932 UI_inst.diplay_number.pos[3]
.sym 120935 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120936 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120937 UI_inst.diplay_number.pos[2]
.sym 120938 UI_inst.diplay_number.pos[3]
.sym 120939 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120940 UI_inst.diplay_number.pos[2]
.sym 120941 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11417[0]_new_inv_
.sym 120943 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120944 UI_inst.diplay_number.pos[3]
.sym 120945 UI_inst.diplay_number.pos[2]
.sym 120946 UI_inst.diplay_number.pos[1]
.sym 120947 $abc$29714$new_n2620_
.sym 120948 $abc$29714$new_n4070_
.sym 120949 UI_inst.diplay_number.pos[0]
.sym 120950 UI_inst.diplay_number.pos[1]
.sym 120951 UI_inst.diplay_number.pos[0]
.sym 120952 UI_inst.diplay_number.pos[1]
.sym 120955 $abc$29714$new_n2663_
.sym 120956 $abc$29714$new_n2664_
.sym 120959 UI_inst.diplay_number.pos[0]
.sym 120960 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 120961 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$18649[1]_new_
.sym 120962 UI_inst.diplay_number.pos[1]
.sym 120963 $abc$29714$new_n2611_
.sym 120964 $abc$29714$new_n2663_
.sym 120965 $abc$29714$new_n4071_
.sym 120967 UI_inst.diplay_number.pos[1]
.sym 120968 UI_inst.diplay_number.pos[2]
.sym 120969 UI_inst.diplay_number.pos[0]
.sym 120970 UI_inst.diplay_number.pos[3]
.sym 120975 UI_inst.diplay_number.pos[0]
.sym 120976 $abc$29714$new_n4073_
.sym 120977 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121031 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$27780[1]_new_inv_
.sym 121032 UI_inst.diplay_number.updating
.sym 121036 $PACKER_VCC_NET
.sym 121037 UI_inst.diplay_number.dec[0]
.sym 121039 $abc$29714$new_n2561_
.sym 121040 $abc$29714$auto$wreduce.cc:455:run$3061[2]
.sym 121043 UI_inst.diplay_number.dec[1]
.sym 121044 UI_inst.diplay_number.dec[0]
.sym 121045 $abc$29714$new_n2561_
.sym 121047 $abc$29714$new_n2561_
.sym 121048 $abc$29714$auto$wreduce.cc:455:run$3061[0]
.sym 121055 UI_inst.diplay_number.pos[0]
.sym 121056 UI_inst.diplay_number.pos[1]
.sym 121057 UI_inst.diplay_number.pos[2]
.sym 121058 UI_inst.diplay_number.pos[3]
.sym 121059 $abc$29714$new_n2561_
.sym 121060 $abc$29714$auto$wreduce.cc:455:run$3061[3]
.sym 121063 UI_inst.diplay_number.pos[4]
.sym 121064 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2942_new_
.sym 121065 UI_inst.diplay_number.updating
.sym 121066 $abc$29714$auto$dff2dffe.cc:175:make_patterns_logic$27787
.sym 121067 UI_inst.diplay_number.dec[1]
.sym 121068 UI_inst.diplay_number.dec[0]
.sym 121071 UI_inst.diplay_number.leadz
.sym 121072 UI_inst.diplay_number.dec[2]
.sym 121073 UI_inst.diplay_number.dec[3]
.sym 121079 $abc$29714$new_n2560_
.sym 121080 UI_inst.diplay_number.pos[0]
.sym 121083 UI_inst.diplay_number.pos[0]
.sym 121084 UI_inst.diplay_number.pos[1]
.sym 121085 UI_inst.diplay_number.pos[2]
.sym 121086 UI_inst.diplay_number.pos[3]
.sym 121087 UI_inst.diplay_number.leadz
.sym 121088 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121089 $abc$29714$new_n2568_
.sym 121091 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9906[0]_new_inv_
.sym 121092 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121093 $abc$29714$new_n2569_
.sym 121094 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2974_new_inv_
.sym 121095 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 121096 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 121097 UI_inst.diplay_number.updating
.sym 121099 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 121100 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121103 UI_inst.diplay_number.pos[3]
.sym 121104 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 121105 UI_inst.diplay_number.pos[2]
.sym 121106 $abc$29714$new_n2568_
.sym 121107 UI_inst.diplay_number.pos[2]
.sym 121108 UI_inst.diplay_number.pos[3]
.sym 121109 UI_inst.diplay_number.pos[1]
.sym 121115 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 121116 UI_inst.diplay_number.dec[1]
.sym 121117 UI_inst.diplay_number.dec[0]
.sym 121118 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121119 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$19855_new_inv_
.sym 121120 $abc$29714$techmap\UI_inst.diplay_number.$logic_and$../UI/BinToLCD.v:107$222_Y_new_
.sym 121121 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2948_new_inv_
.sym 121123 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11363[0]_new_inv_
.sym 121124 UI_inst.diplay_number.pos[2]
.sym 121125 UI_inst.diplay_number.pos[3]
.sym 121131 UI_inst.diplay_number.pos[0]
.sym 121132 UI_inst.ismagphase
.sym 121133 $abc$29714$new_n2560_
.sym 121134 $abc$29714$new_n2576_
.sym 121147 $abc$29714$new_n2561_
.sym 121148 UI_inst.datBTL[7]
.sym 121149 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17723[2]_new_
.sym 121155 $abc$29714$new_n2561_
.sym 121156 UI_inst.datBTL[1]
.sym 121157 $abc$29714$new_n2575_
.sym 121159 $abc$29714$new_n2229_
.sym 121160 $abc$29714$new_n2230_
.sym 121161 $abc$29714$new_n2226_
.sym 121162 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121163 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 121164 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121167 UI_inst.datS[7]
.sym 121168 UI_inst.datBTL[7]
.sym 121169 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 121171 $abc$29714$techmap\UI_inst.$procmux$2509_Y[1]_new_
.sym 121172 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 121173 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 121179 reffreq[0]
.sym 121180 reffreq[2]
.sym 121181 reffreq[1]
.sym 121187 $PACKER_GND_NET
.sym 121191 $abc$29714$new_n2225_
.sym 121192 $abc$29714$new_n2233_
.sym 121193 $abc$29714$new_n2245_
.sym 121195 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 121196 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7329_new_inv_
.sym 121197 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2908_new_inv_
.sym 121198 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 121199 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 121200 $abc$29714$new_n2197_
.sym 121203 $abc$29714$new_n2178_
.sym 121204 $abc$29714$new_n2171_
.sym 121205 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121207 $abc$29714$new_n2181_
.sym 121208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 121209 UI_inst.disppos[1]
.sym 121210 UI_inst.disppos[0]
.sym 121211 UI_inst.datS[1]
.sym 121212 UI_inst.datBTL[1]
.sym 121213 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 121215 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 121216 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 121219 $abc$29714$new_n2171_
.sym 121220 reffreq[1]
.sym 121221 $abc$29714$new_n2258_
.sym 121222 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121223 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 121224 $abc$29714$techmap\UI_inst.$procmux$2470_Y[1]_new_
.sym 121225 $abc$29714$new_n2254_
.sym 121226 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 121227 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[0]_new_
.sym 121228 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[0]_new_
.sym 121229 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[0]_new_
.sym 121230 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12569[1]_new_inv_
.sym 121231 refampl[1]
.sym 121232 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 121233 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 121234 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 121235 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 121236 $abc$29714$new_n2209_
.sym 121237 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 121238 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 121239 $abc$29714$new_n2183_
.sym 121240 $abc$29714$new_n2214_
.sym 121241 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 121242 $abc$29714$new_n2187_
.sym 121243 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 121244 $abc$29714$auto$wreduce.cc:455:run$3046[1]_new_inv_
.sym 121245 $abc$29714$new_n2253_
.sym 121247 $abc$29714$new_n2187_
.sym 121248 $abc$29714$new_n2214_
.sym 121251 $abc$29714$new_n2257_
.sym 121252 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[2]_new_
.sym 121253 $abc$29714$new_n2260_
.sym 121254 $abc$29714$new_n2272_
.sym 121255 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[6]_new_
.sym 121256 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[6]_new_
.sym 121257 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[6]_new_inv_
.sym 121258 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12611[0]_new_inv_
.sym 121259 $abc$29714$new_n2204_
.sym 121260 $abc$29714$new_n2187_
.sym 121261 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 121263 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 121264 $abc$29714$new_n2254_
.sym 121265 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 121266 $abc$29714$new_n2263_
.sym 121267 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 121268 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 121271 $abc$29714$new_n2261_
.sym 121272 UI_inst.state[0]
.sym 121273 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13085[3]_new_
.sym 121274 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 121275 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 121276 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 121279 $abc$29714$new_n2284_
.sym 121280 $abc$29714$new_n2283_
.sym 121281 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13806[1]_new_inv_
.sym 121282 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 121283 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 121284 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 121285 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121286 $abc$29714$techmap$techmap\UI_inst.$procmux$2466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7139_Y[6]_new_inv_
.sym 121287 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[3]_new_
.sym 121288 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 121289 $abc$29714$new_n2284_
.sym 121290 $abc$29714$new_n2318_
.sym 121291 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 121292 $abc$29714$auto$wreduce.cc:455:run$3053[1]_new_inv_
.sym 121293 $abc$29714$new_n2242_
.sym 121294 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[1]_new_
.sym 121295 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7347_new_inv_
.sym 121296 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 121297 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[5]_new_inv_
.sym 121298 $abc$29714$new_n2236_
.sym 121299 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 121300 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 121303 UI_inst.disppos[0]
.sym 121304 $abc$29714$new_n2181_
.sym 121305 $abc$29714$new_n2197_
.sym 121306 UI_inst.disppos[1]
.sym 121307 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7401_new_inv_
.sym 121308 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 121309 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[2]_new_inv_
.sym 121310 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 121311 $abc$29714$new_n2197_
.sym 121312 $abc$29714$new_n2181_
.sym 121313 UI_inst.disppos[0]
.sym 121314 UI_inst.disppos[1]
.sym 121315 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 121316 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 121317 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[5]_new_
.sym 121318 $abc$29714$new_n2316_
.sym 121319 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7275_new_inv_
.sym 121320 $abc$29714$new_n2276_
.sym 121321 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 121322 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[2]_new_
.sym 121323 UI_inst.disppos[0]
.sym 121324 $abc$29714$new_n2197_
.sym 121325 UI_inst.disppos[1]
.sym 121326 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 121327 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 121328 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 121329 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 121330 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 121331 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13814[1]_new_
.sym 121332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 121333 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[2]_new_inv_
.sym 121334 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 121335 $abc$29714$new_n2181_
.sym 121336 $abc$29714$new_n2197_
.sym 121337 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 121339 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 121340 $abc$29714$new_n2181_
.sym 121343 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13047[2]_new_inv_
.sym 121344 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 121345 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2926_new_inv_
.sym 121347 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13618[1]_new_
.sym 121348 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 121349 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13821[2]_new_inv_
.sym 121350 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 121351 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 121352 $abc$29714$new_n2340_
.sym 121353 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 121354 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 121355 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 121356 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 121359 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 121360 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 121361 $abc$29714$techmap$techmap\UI_inst.$procmux$2380.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[1]_new_inv_
.sym 121362 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 121363 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 121364 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 121367 UI_inst.BP[0]
.sym 121368 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 121369 UI_inst.BP[1]
.sym 121370 UI_inst.state[1]
.sym 121371 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 121372 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6812_Y_new_inv_
.sym 121375 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 121376 UI_inst.state[0]
.sym 121379 UI_inst.state[0]
.sym 121380 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 121383 UI_inst.state[1]
.sym 121384 UI_inst.state[3]
.sym 121385 UI_inst.state[2]
.sym 121387 UI_inst.weS
.sym 121388 UI_inst.weBTL
.sym 121389 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 121391 UI_inst.state[2]
.sym 121392 UI_inst.state[1]
.sym 121393 UI_inst.state[3]
.sym 121395 $abc$29714$auto$rtlil.cc:1969:NotGate$29710
.sym 121403 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 121407 UI_inst.state[0]
.sym 121408 UI_inst.state[1]
.sym 121409 UI_inst.state[2]
.sym 121410 UI_inst.state[3]
.sym 121411 UI_inst.state[0]
.sym 121412 UI_inst.state[1]
.sym 121413 UI_inst.state[3]
.sym 121414 UI_inst.state[2]
.sym 121447 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 121448 UI_inst.LCD.tx_state[0]
.sym 121449 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 121450 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 121451 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 121452 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 121453 $abc$29714$new_n2132_
.sym 121455 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 121456 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 121457 UI_inst.LCD.tx_state[0]
.sym 121459 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 121460 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 121461 $abc$29714$new_n2131_
.sym 121463 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 121464 UI_inst.LCD.tx_state[0]
.sym 121465 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 121466 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 121471 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 121472 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 121473 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 121474 $abc$29714$new_n2146_
.sym 121475 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8502[0]_new_
.sym 121476 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 121477 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 121480 UI_inst.LCD.delay_counter.counter[0]
.sym 121482 $PACKER_VCC_NET
.sym 121483 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 121484 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 121485 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 121487 $abc$29714$new_n2138_
.sym 121488 $abc$29714$new_n2141_
.sym 121491 UI_inst.LCD.main_delay_load
.sym 121492 UI_inst.LCD.tx_delay_load
.sym 121493 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[0]
.sym 121494 $abc$29714$new_n2787_
.sym 121495 UI_inst.LCD.tx_delay_value[0]
.sym 121496 UI_inst.LCD.tx_delay_load
.sym 121497 UI_inst.LCD.main_delay_value[0]
.sym 121498 UI_inst.LCD.main_delay_load
.sym 121499 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 121500 UI_inst.LCD.tx_state[0]
.sym 121501 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 121503 $abc$29714$auto$simplemap.cc:309:simplemap_lut$9574_new_
.sym 121504 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2964_new_inv_
.sym 121507 UI_inst.LCD.delay_counter.counter[1]
.sym 121508 UI_inst.LCD.tx_delay_load
.sym 121509 UI_inst.LCD.main_delay_value[0]
.sym 121510 UI_inst.LCD.main_delay_load
.sym 121511 UI_inst.LCD.delay_counter.counter[1]
.sym 121512 UI_inst.LCD.delay_counter.counter[2]
.sym 121513 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[4]_new_inv_
.sym 121514 $abc$29714$new_n2143_
.sym 121515 UI_inst.LCD.main_delay_load
.sym 121516 UI_inst.LCD.main_delay_value[3]
.sym 121517 $abc$29714$new_n2792_
.sym 121519 UI_inst.LCD.main_delay_load
.sym 121520 UI_inst.LCD.main_delay_value[19]
.sym 121521 $abc$29714$new_n2796_
.sym 121523 UI_inst.LCD.main_delay_load
.sym 121524 UI_inst.LCD.main_delay_value[6]
.sym 121525 $abc$29714$new_n2798_
.sym 121527 UI_inst.LCD.tx_delay_value[6]
.sym 121528 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[6]
.sym 121529 UI_inst.LCD.main_delay_load
.sym 121530 UI_inst.LCD.tx_delay_load
.sym 121531 UI_inst.LCD.main_delay_load
.sym 121532 UI_inst.LCD.main_delay_value[7]
.sym 121533 $abc$29714$new_n2800_
.sym 121535 UI_inst.LCD.delay_counter.counter[4]
.sym 121536 UI_inst.LCD.delay_counter.counter[5]
.sym 121537 UI_inst.LCD.delay_counter.counter[6]
.sym 121538 UI_inst.LCD.delay_counter.counter[7]
.sym 121539 UI_inst.LCD.delay_counter.counter[0]
.sym 121540 UI_inst.LCD.delay_counter.counter[3]
.sym 121541 $abc$29714$auto$simplemap.cc:168:logic_reduce$12086[1]_new_inv_
.sym 121542 $abc$29714$new_n2140_
.sym 121551 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 121552 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 121559 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[9]
.sym 121563 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$870.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$9209_Y[8]
.sym 121567 UI_inst.LCD.delay_counter.counter[8]
.sym 121568 UI_inst.LCD.delay_counter.counter[11]
.sym 121569 UI_inst.LCD.delay_counter.counter[13]
.sym 121570 UI_inst.LCD.delay_counter.counter[14]
.sym 121579 UI_inst.LCD.main_delay_load
.sym 121580 UI_inst.LCD.main_delay_value[14]
.sym 121581 $abc$29714$new_n2813_
.sym 121583 UI_inst.LCD.main_delay_load
.sym 121584 UI_inst.LCD.main_delay_value[16]
.sym 121585 $abc$29714$new_n2816_
.sym 121587 UI_inst.LCD.main_delay_load
.sym 121588 UI_inst.LCD.main_delay_value[19]
.sym 121589 $abc$29714$new_n2821_
.sym 121595 UI_inst.LCD.tx_delay_value[16]
.sym 121596 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[16]
.sym 121597 UI_inst.LCD.main_delay_load
.sym 121598 UI_inst.LCD.tx_delay_load
.sym 121599 UI_inst.LCD.tx_delay_value[14]
.sym 121600 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[14]
.sym 121601 UI_inst.LCD.main_delay_load
.sym 121602 UI_inst.LCD.tx_delay_load
.sym 121603 UI_inst.LCD.tx_delay_value[19]
.sym 121604 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[19]
.sym 121605 UI_inst.LCD.main_delay_load
.sym 121606 UI_inst.LCD.tx_delay_load
.sym 121623 $abc$29714$new_n2519_
.sym 121624 UI_inst.LCD.tx_delay_value[19]
.sym 121627 $abc$29714$new_n2519_
.sym 121628 UI_inst.LCD.tx_delay_value[16]
.sym 121631 $abc$29714$new_n2519_
.sym 121632 UI_inst.LCD.tx_delay_value[14]
.sym 121635 $abc$29714$new_n2519_
.sym 121636 UI_inst.LCD.tx_delay_value[0]
.sym 121643 SRAM.rdata_3[8]
.sym 121644 SRAM.rdata_2[8]
.sym 121645 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 121646 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 121647 SRAM.rdata_3[0]
.sym 121648 SRAM.rdata_2[0]
.sym 121649 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 121650 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 121651 SRAM.rdata_3[1]
.sym 121652 SRAM.rdata_2[1]
.sym 121653 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 121654 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 121655 SRAM.rdata_3[4]
.sym 121656 SRAM.rdata_2[4]
.sym 121657 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 121658 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 121667 SRAM.rdata_2[13]
.sym 121668 SRAM.rdata_3[13]
.sym 121669 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 121671 addr_r[14]
.sym 121672 addr_w[14]
.sym 121673 L0
.sym 121674 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 121679 addr_r[14]
.sym 121680 addr_w[14]
.sym 121681 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 121682 L0
.sym 121683 addr_r[14]
.sym 121684 addr_w[14]
.sym 121685 $abc$29714$techmap\SRAM.$logic_not$../sram16x16.v:19$435_Y_new_
.sym 121686 L0
.sym 121711 F2SRAM.SPI_READER.cnt_bit_last
.sym 121720 F2SRAM.SPI_READER.cnt_len[0]
.sym 121721 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 121722 $PACKER_VCC_NET
.sym 121736 F2SRAM.SPI_READER.cnt_bit[0]
.sym 121741 F2SRAM.SPI_READER.cnt_bit[1]
.sym 121745 F2SRAM.SPI_READER.cnt_bit[2]
.sym 121746 $auto$alumacc.cc:474:replace_alu$3178.C[2]
.sym 121759 F2SRAM.SPI_READER.cnt_bit[0]
.sym 121760 F2SRAM.SPI_READER.cnt_bit[1]
.sym 121761 F2SRAM.SPI_READER.cnt_bit[2]
.sym 121771 F2SRAM.spi_go
.sym 121772 F2SRAM.SPI_READER.cnt_bit[1]
.sym 121992 UI_inst.diplay_number.dec[0]
.sym 121997 UI_inst.diplay_number.dec[1]
.sym 122001 UI_inst.diplay_number.dec[2]
.sym 122002 $auto$alumacc.cc:474:replace_alu$3256.C[2]
.sym 122005 UI_inst.diplay_number.dec[3]
.sym 122006 $auto$alumacc.cc:474:replace_alu$3256.C[3]
.sym 122024 UI_inst.diplay_number.dec[0]
.sym 122028 UI_inst.diplay_number.dec[1]
.sym 122029 $PACKER_VCC_NET
.sym 122032 UI_inst.diplay_number.dec[2]
.sym 122033 $PACKER_VCC_NET
.sym 122034 $auto$alumacc.cc:474:replace_alu$3262.C[2]
.sym 122036 UI_inst.diplay_number.dec[3]
.sym 122037 $PACKER_VCC_NET
.sym 122038 $auto$alumacc.cc:474:replace_alu$3262.C[3]
.sym 122048 $PACKER_VCC_NET
.sym 122049 adc_host_hi.count[0]
.sym 122056 adc_host_hi.count[0]
.sym 122061 adc_host_hi.count[1]
.sym 122065 adc_host_hi.count[2]
.sym 122066 $auto$alumacc.cc:474:replace_alu$3274.C[2]
.sym 122069 adc_host_hi.count[3]
.sym 122070 $auto$alumacc.cc:474:replace_alu$3274.C[3]
.sym 122073 adc_host_hi.count[4]
.sym 122074 $auto$alumacc.cc:474:replace_alu$3274.C[4]
.sym 122077 adc_host_hi.count[5]
.sym 122078 $auto$alumacc.cc:474:replace_alu$3274.C[5]
.sym 122081 adc_host_hi.count[6]
.sym 122082 $auto$alumacc.cc:474:replace_alu$3274.C[6]
.sym 122085 adc_host_hi.count[7]
.sym 122086 $auto$alumacc.cc:474:replace_alu$3274.C[7]
.sym 122087 adc_host_hi.count[4]
.sym 122088 $abc$29714$new_n2148_
.sym 122089 adc_host_hi.count[5]
.sym 122091 adc_host_hi.count[6]
.sym 122092 adc_host_hi.count[7]
.sym 122093 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$3518[0]_new_inv_
.sym 122095 adc_host_hi.count[0]
.sym 122096 adc_host_hi.count[4]
.sym 122097 adc_host_hi.count[6]
.sym 122098 adc_host_hi.count[7]
.sym 122099 $abc$29714$new_n2684_
.sym 122100 $abc$29714$new_n2685_
.sym 122101 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 122103 adc_host_hi.count[3]
.sym 122104 adc_host_hi.count[0]
.sym 122105 adc_host_hi.count[2]
.sym 122106 adc_host_hi.count[1]
.sym 122107 adc_host_hi.count[4]
.sym 122108 adc_host_hi.count[5]
.sym 122109 $abc$29714$new_n2148_
.sym 122111 adc_host_hi.count[5]
.sym 122112 adc_host_hi.count[2]
.sym 122113 adc_host_hi.count[3]
.sym 122114 adc_host_hi.count[1]
.sym 122115 adc_host_hi.count[1]
.sym 122120 reffreq[0]
.sym 122124 reffreq[1]
.sym 122125 $PACKER_VCC_NET
.sym 122128 reffreq[2]
.sym 122129 $PACKER_VCC_NET
.sym 122130 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 122132 $PACKER_VCC_NET
.sym 122133 reffreq[0]
.sym 122135 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 122136 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[2]
.sym 122137 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 122138 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[2]
.sym 122139 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 122140 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 122141 reffreq[0]
.sym 122142 reffreq[1]
.sym 122144 reffreq[0]
.sym 122146 $PACKER_VCC_NET
.sym 122147 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 122148 $abc$29714$techmap\UI_inst.$add$../UI/UI.v:353$163_Y[0]
.sym 122149 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 122150 $abc$29714$techmap\UI_inst.$sub$../UI/UI.v:354$164_Y[0]
.sym 122151 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 122152 $abc$29714$new_n2288_
.sym 122155 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 122156 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 122157 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7127_new_inv_
.sym 122158 $abc$29714$new_n4007_
.sym 122159 UI_inst.disppos[4]
.sym 122160 UI_inst.disppos[1]
.sym 122161 UI_inst.disppos[0]
.sym 122162 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 122163 $abc$29714$new_n4008_
.sym 122164 $abc$29714$new_n2299_
.sym 122165 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 122167 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 122168 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[1]_new_
.sym 122169 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 122170 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13159[4]_new_inv_
.sym 122171 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 122172 $abc$29714$new_n2183_
.sym 122175 $abc$29714$new_n2181_
.sym 122176 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 122177 UI_inst.disppos[0]
.sym 122178 UI_inst.disppos[1]
.sym 122179 $abc$29714$new_n2174_
.sym 122180 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 122183 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 122184 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 122185 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2896_new_inv_
.sym 122187 $abc$29714$new_n2183_
.sym 122188 $abc$29714$new_n2214_
.sym 122189 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 122190 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 122191 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13038[1]_new_
.sym 122192 $abc$29714$new_n2312_
.sym 122193 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 122194 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 122195 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 122196 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7456_new_inv_
.sym 122197 $abc$29714$new_n2288_
.sym 122199 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7169_Y[3]_new_
.sym 122200 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[3]_new_
.sym 122201 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[3]_new_
.sym 122202 $abc$29714$new_n2285_
.sym 122203 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122204 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 122205 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7167_Y[0]_new_
.sym 122207 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13388[0]_new_inv_
.sym 122208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 122209 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25756[0]_new_inv_
.sym 122210 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[3]_new_
.sym 122211 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[0]_new_inv_
.sym 122212 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13019[1]_new_inv_
.sym 122213 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25718[0]_new_inv_
.sym 122215 $abc$29714$new_n2308_
.sym 122216 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7165_Y[4]_new_
.sym 122217 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7166_Y[4]_new_inv_
.sym 122218 $abc$29714$new_n4013_
.sym 122219 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 122220 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[0]_new_
.sym 122221 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 122222 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122223 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12641[1]_new_
.sym 122224 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 122227 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 122228 $abc$29714$new_n2190_
.sym 122231 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 122232 UI_inst.disppos[4]
.sym 122233 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 122234 $abc$29714$new_n2190_
.sym 122235 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 122236 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 122237 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 122238 UI_inst.disppos[4]
.sym 122239 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 122240 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 122241 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122243 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7365_new_inv_
.sym 122244 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13678[1]_new_inv_
.sym 122245 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2924_new_inv_
.sym 122246 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25813[0]_new_inv_
.sym 122247 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 122248 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122251 UI_inst.disppos[0]
.sym 122252 UI_inst.disppos[1]
.sym 122255 UI_inst.disppos[4]
.sym 122256 UI_inst.disppos[2]
.sym 122257 UI_inst.disppos[3]
.sym 122259 $abc$29714$new_n2187_
.sym 122260 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 122261 $abc$29714$new_n2318_
.sym 122263 $abc$29714$new_n2190_
.sym 122264 $abc$29714$new_n2317_
.sym 122265 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[5]_new_
.sym 122266 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 122267 UI_inst.disppos[1]
.sym 122268 $abc$29714$new_n2181_
.sym 122271 UI_inst.disppos[4]
.sym 122272 UI_inst.disppos[2]
.sym 122273 UI_inst.disppos[3]
.sym 122275 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13512[2]_new_
.sym 122276 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13606[1]_new_
.sym 122277 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6870_Y[5]_new_
.sym 122278 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122279 UI_inst.disppos[4]
.sym 122280 UI_inst.disppos[3]
.sym 122281 UI_inst.disppos[2]
.sym 122283 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 122284 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122287 UI_inst.disppos[4]
.sym 122288 UI_inst.disppos[2]
.sym 122289 UI_inst.disppos[3]
.sym 122291 $abc$29714$new_n2199_
.sym 122292 $abc$29714$new_n2197_
.sym 122293 UI_inst.disppos[0]
.sym 122294 UI_inst.disppos[1]
.sym 122295 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 122296 gain[0]
.sym 122299 $abc$29714$new_n2187_
.sym 122300 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 122301 gain[1]
.sym 122303 $abc$29714$new_n2199_
.sym 122304 $abc$29714$new_n2190_
.sym 122305 UI_inst.disppos[1]
.sym 122306 UI_inst.disppos[0]
.sym 122307 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6115_new_
.sym 122308 $abc$29714$auto$simplemap.cc:309:simplemap_lut$6074_new_
.sym 122309 gain[0]
.sym 122310 gain[1]
.sym 122311 UI_inst.BP[1]
.sym 122312 UI_inst.BP[0]
.sym 122313 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 122314 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25594
.sym 122315 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 122316 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 122317 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 122319 $abc$29714$new_n2206_
.sym 122320 UI_inst.state[1]
.sym 122323 UI_inst.BP[0]
.sym 122324 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 122325 UI_inst.BP[1]
.sym 122326 UI_inst.state[0]
.sym 122327 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$11689[0]_new_
.sym 122328 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 122329 $abc$29714$techmap$techmap\UI_inst.$procmux$2361.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$6813_Y[0]_new_inv_
.sym 122330 $abc$29714$new_n2332_
.sym 122331 UI_inst.BP[1]
.sym 122332 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7642[0]_new_inv_
.sym 122333 UI_inst.BP[0]
.sym 122335 UI_inst.state[1]
.sym 122336 $abc$29714$new_n2206_
.sym 122339 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 122340 $abc$29714$auto$simplemap.cc:309:simplemap_lut$7573_new_
.sym 122341 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7600_Y[0]_new_
.sym 122342 $abc$29714$techmap$techmap\UI_inst.$procmux$2364.$and$/usr/local/bin/../share/yosys/techmap.v:434$7598_Y[1]_new_
.sym 122351 $PACKER_GND_NET
.sym 122359 UI_inst.state[0]
.sym 122360 UI_inst.state[2]
.sym 122361 UI_inst.state[3]
.sym 122362 UI_inst.state[1]
.sym 122367 UI_inst.state[2]
.sym 122368 UI_inst.state[3]
.sym 122369 UI_inst.state[0]
.sym 122407 $abc$29714$new_n2531_
.sym 122408 UI_inst.LCD.tx_delay_value[6]
.sym 122409 $abc$29714$new_n2530_
.sym 122411 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 122412 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 122413 $abc$29714$new_n2132_
.sym 122419 $abc$29714$new_n2531_
.sym 122420 UI_inst.LCD.tx_delay_value[7]
.sym 122421 $abc$29714$new_n2530_
.sym 122431 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 122432 UI_inst.LCD.tx_state[0]
.sym 122433 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 122434 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 122435 $abc$29714$techmap$techmap\UI_inst.LCD.$procmux$805.$and$/usr/local/bin/../share/yosys/techmap.v:434$9400_Y[1]_new_
.sym 122436 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 122437 $abc$29714$new_n2538_
.sym 122438 UI_inst.LCD.tx_delay_value[5]
.sym 122439 UI_inst.LCD.tx_delay_value[7]
.sym 122440 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[7]
.sym 122441 UI_inst.LCD.main_delay_load
.sym 122442 UI_inst.LCD.tx_delay_load
.sym 122443 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 122444 UI_inst.LCD.tx_delay_value[1]
.sym 122445 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17392[2]_new_inv_
.sym 122446 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$17704_new_
.sym 122447 UI_inst.LCD.tx_delay_value[5]
.sym 122448 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[5]
.sym 122449 UI_inst.LCD.main_delay_load
.sym 122450 UI_inst.LCD.tx_delay_load
.sym 122451 UI_inst.LCD.main_delay_load
.sym 122452 UI_inst.LCD.tx_delay_value[1]
.sym 122453 UI_inst.LCD.tx_delay_load
.sym 122454 $abc$29714$new_n2789_
.sym 122455 UI_inst.LCD.main_delay_load
.sym 122456 UI_inst.LCD.tx_delay_load
.sym 122457 UI_inst.LCD.delay_counter.counter[0]
.sym 122459 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 122460 UI_inst.LCD.tx_state[0]
.sym 122461 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 122463 $abc$29714$auto$ice40_ffinit.cc:141:execute$29682
.sym 122464 UI_inst.LCD.tx_state[0]
.sym 122465 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 122466 $abc$29714$auto$ice40_ffinit.cc:141:execute$29678
.sym 122467 UI_inst.LCD.tx_delay_value[3]
.sym 122468 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[3]
.sym 122469 UI_inst.LCD.main_delay_load
.sym 122470 UI_inst.LCD.tx_delay_load
.sym 122472 UI_inst.LCD.delay_counter.counter[0]
.sym 122476 UI_inst.LCD.delay_counter.counter[1]
.sym 122477 $PACKER_VCC_NET
.sym 122480 UI_inst.LCD.delay_counter.counter[2]
.sym 122481 $PACKER_VCC_NET
.sym 122482 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 122484 UI_inst.LCD.delay_counter.counter[3]
.sym 122485 $PACKER_VCC_NET
.sym 122486 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 122488 UI_inst.LCD.delay_counter.counter[4]
.sym 122489 $PACKER_VCC_NET
.sym 122490 $auto$alumacc.cc:474:replace_alu$3253.C[4]
.sym 122492 UI_inst.LCD.delay_counter.counter[5]
.sym 122493 $PACKER_VCC_NET
.sym 122494 $auto$alumacc.cc:474:replace_alu$3253.C[5]
.sym 122496 UI_inst.LCD.delay_counter.counter[6]
.sym 122497 $PACKER_VCC_NET
.sym 122498 $auto$alumacc.cc:474:replace_alu$3253.C[6]
.sym 122500 UI_inst.LCD.delay_counter.counter[7]
.sym 122501 $PACKER_VCC_NET
.sym 122502 $auto$alumacc.cc:474:replace_alu$3253.C[7]
.sym 122504 UI_inst.LCD.delay_counter.counter[8]
.sym 122505 $PACKER_VCC_NET
.sym 122506 $auto$alumacc.cc:474:replace_alu$3253.C[8]
.sym 122508 UI_inst.LCD.delay_counter.counter[9]
.sym 122509 $PACKER_VCC_NET
.sym 122510 $auto$alumacc.cc:474:replace_alu$3253.C[9]
.sym 122512 UI_inst.LCD.delay_counter.counter[10]
.sym 122513 $PACKER_VCC_NET
.sym 122514 $auto$alumacc.cc:474:replace_alu$3253.C[10]
.sym 122516 UI_inst.LCD.delay_counter.counter[11]
.sym 122517 $PACKER_VCC_NET
.sym 122518 $auto$alumacc.cc:474:replace_alu$3253.C[11]
.sym 122520 UI_inst.LCD.delay_counter.counter[12]
.sym 122521 $PACKER_VCC_NET
.sym 122522 $auto$alumacc.cc:474:replace_alu$3253.C[12]
.sym 122524 UI_inst.LCD.delay_counter.counter[13]
.sym 122525 $PACKER_VCC_NET
.sym 122526 $auto$alumacc.cc:474:replace_alu$3253.C[13]
.sym 122528 UI_inst.LCD.delay_counter.counter[14]
.sym 122529 $PACKER_VCC_NET
.sym 122530 $auto$alumacc.cc:474:replace_alu$3253.C[14]
.sym 122532 UI_inst.LCD.delay_counter.counter[15]
.sym 122533 $PACKER_VCC_NET
.sym 122534 $auto$alumacc.cc:474:replace_alu$3253.C[15]
.sym 122536 UI_inst.LCD.delay_counter.counter[16]
.sym 122537 $PACKER_VCC_NET
.sym 122538 $auto$alumacc.cc:474:replace_alu$3253.C[16]
.sym 122540 UI_inst.LCD.delay_counter.counter[17]
.sym 122541 $PACKER_VCC_NET
.sym 122542 $auto$alumacc.cc:474:replace_alu$3253.C[17]
.sym 122544 UI_inst.LCD.delay_counter.counter[18]
.sym 122545 $PACKER_VCC_NET
.sym 122546 $auto$alumacc.cc:474:replace_alu$3253.C[18]
.sym 122548 UI_inst.LCD.delay_counter.counter[19]
.sym 122549 $PACKER_VCC_NET
.sym 122550 $auto$alumacc.cc:474:replace_alu$3253.C[19]
.sym 122551 UI_inst.LCD.tx_delay_load
.sym 122552 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[17]
.sym 122553 UI_inst.LCD.main_delay_value[13]
.sym 122554 UI_inst.LCD.main_delay_load
.sym 122555 UI_inst.LCD.tx_delay_value[18]
.sym 122556 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[18]
.sym 122557 UI_inst.LCD.main_delay_load
.sym 122558 UI_inst.LCD.tx_delay_load
.sym 122559 UI_inst.LCD.delay_counter.counter[16]
.sym 122560 UI_inst.LCD.delay_counter.counter[17]
.sym 122561 UI_inst.LCD.delay_counter.counter[18]
.sym 122562 UI_inst.LCD.delay_counter.counter[19]
.sym 122563 UI_inst.LCD.main_delay_load
.sym 122564 UI_inst.LCD.tx_delay_value[17]
.sym 122565 UI_inst.LCD.tx_delay_load
.sym 122566 $abc$29714$new_n2818_
.sym 122571 $abc$29714$new_n2519_
.sym 122572 UI_inst.LCD.tx_delay_value[17]
.sym 122583 $abc$29714$new_n2519_
.sym 122584 UI_inst.LCD.tx_delay_value[18]
.sym 122599 SRAM.rdata_3[5]
.sym 122600 SRAM.rdata_2[5]
.sym 122601 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122602 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122603 SRAM.rdata_3[9]
.sym 122604 SRAM.rdata_2[9]
.sym 122605 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122606 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122607 SRAM.rdata_3[7]
.sym 122608 SRAM.rdata_2[7]
.sym 122609 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122610 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122611 SRAM.rdata_3[6]
.sym 122612 SRAM.rdata_2[6]
.sym 122613 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122614 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122615 SRAM.rdata_3[10]
.sym 122616 SRAM.rdata_2[10]
.sym 122617 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122618 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122619 SRAM.rdata_3[2]
.sym 122620 SRAM.rdata_2[2]
.sym 122621 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122622 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122623 SRAM.rdata_3[11]
.sym 122624 SRAM.rdata_2[11]
.sym 122625 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122626 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122627 SRAM.rdata_3[12]
.sym 122628 SRAM.rdata_2[12]
.sym 122629 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122630 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122631 SRAM.rdata_3[14]
.sym 122632 SRAM.rdata_2[14]
.sym 122633 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122634 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122643 SRAM.rdata_3[15]
.sym 122644 SRAM.rdata_2[15]
.sym 122645 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122646 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122659 SRAM.rdata_3[3]
.sym 122660 SRAM.rdata_2[3]
.sym 122661 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:20$439_Y
.sym 122662 $abc$29714$techmap\SRAM.$logic_and$../sram16x16.v:21$441_Y
.sym 122664 F2SRAM.SPI_READER.cnt_len[0]
.sym 122665 $abc$29714$auto$alumacc.cc:474:replace_alu$3184.BB[0]
.sym 122668 F2SRAM.SPI_READER.cnt_len[1]
.sym 122669 $PACKER_VCC_NET
.sym 122670 $auto$alumacc.cc:474:replace_alu$3184.C[1]
.sym 122672 F2SRAM.SPI_READER.cnt_len[2]
.sym 122673 $PACKER_VCC_NET
.sym 122674 $auto$alumacc.cc:474:replace_alu$3184.C[2]
.sym 122676 F2SRAM.SPI_READER.cnt_len[3]
.sym 122677 $PACKER_VCC_NET
.sym 122678 $auto$alumacc.cc:474:replace_alu$3184.C[3]
.sym 122680 F2SRAM.SPI_READER.cnt_len[4]
.sym 122681 $PACKER_VCC_NET
.sym 122682 $auto$alumacc.cc:474:replace_alu$3184.C[4]
.sym 122684 F2SRAM.SPI_READER.cnt_len[5]
.sym 122685 $PACKER_VCC_NET
.sym 122686 $auto$alumacc.cc:474:replace_alu$3184.C[5]
.sym 122688 F2SRAM.SPI_READER.cnt_len[6]
.sym 122689 $PACKER_VCC_NET
.sym 122690 $auto$alumacc.cc:474:replace_alu$3184.C[6]
.sym 122692 F2SRAM.SPI_READER.cnt_len[7]
.sym 122693 $PACKER_VCC_NET
.sym 122694 $auto$alumacc.cc:474:replace_alu$3184.C[7]
.sym 122696 F2SRAM.SPI_READER.cnt_len[8]
.sym 122697 $PACKER_VCC_NET
.sym 122698 $auto$alumacc.cc:474:replace_alu$3184.C[8]
.sym 122700 F2SRAM.SPI_READER.cnt_len[9]
.sym 122701 $PACKER_VCC_NET
.sym 122702 $auto$alumacc.cc:474:replace_alu$3184.C[9]
.sym 122704 F2SRAM.SPI_READER.cnt_len[10]
.sym 122705 $PACKER_VCC_NET
.sym 122706 $auto$alumacc.cc:474:replace_alu$3184.C[10]
.sym 122708 F2SRAM.SPI_READER.cnt_len[11]
.sym 122709 $PACKER_VCC_NET
.sym 122710 $auto$alumacc.cc:474:replace_alu$3184.C[11]
.sym 122712 F2SRAM.SPI_READER.cnt_len[12]
.sym 122713 $PACKER_VCC_NET
.sym 122714 $auto$alumacc.cc:474:replace_alu$3184.C[12]
.sym 122716 F2SRAM.SPI_READER.cnt_len[13]
.sym 122717 $PACKER_VCC_NET
.sym 122718 $auto$alumacc.cc:474:replace_alu$3184.C[13]
.sym 122720 F2SRAM.SPI_READER.cnt_len[14]
.sym 122721 $PACKER_VCC_NET
.sym 122722 $auto$alumacc.cc:474:replace_alu$3184.C[14]
.sym 122724 F2SRAM.SPI_READER.cnt_len[15]
.sym 122725 $PACKER_VCC_NET
.sym 122726 $auto$alumacc.cc:474:replace_alu$3184.C[15]
.sym 122728 F2SRAM.SPI_READER.cnt_len[16]
.sym 122729 $PACKER_VCC_NET
.sym 122730 $auto$alumacc.cc:474:replace_alu$3184.C[16]
.sym 122732 F2SRAM.SPI_READER.cnt_len[17]
.sym 122733 $PACKER_VCC_NET
.sym 122734 $auto$alumacc.cc:474:replace_alu$3184.C[17]
.sym 123080 reffreq[0]
.sym 123085 reffreq[1]
.sym 123089 reffreq[2]
.sym 123090 $auto$alumacc.cc:474:replace_alu$3220.C[2]
.sym 123099 reffreq[0]
.sym 123100 reffreq[1]
.sym 123101 reffreq[2]
.sym 123107 reffreq[1]
.sym 123108 reffreq[0]
.sym 123109 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 123110 reffreq[2]
.sym 123111 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 123112 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 123113 $abc$29714$new_n2187_
.sym 123115 $abc$29714$techmap\UI_inst.$procmux$2505_Y[4]_new_inv_
.sym 123116 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 123117 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 123118 UI_inst.disppos[4]
.sym 123119 reffreq[0]
.sym 123120 reffreq[1]
.sym 123121 reffreq[2]
.sym 123123 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 123124 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 123125 reffreq[2]
.sym 123126 reffreq[0]
.sym 123127 reffreq[2]
.sym 123128 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 123129 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13307[3]_new_
.sym 123130 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12632[6]_new_inv_
.sym 123131 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 123132 $abc$29714$new_n2183_
.sym 123133 $abc$29714$auto$simplemap.cc:309:simplemap_lut$8530_new_
.sym 123135 UI_inst.disppos[0]
.sym 123136 UI_inst.disppos[4]
.sym 123137 UI_inst.disppos[1]
.sym 123139 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 123140 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 123141 UI_inst.disppos[4]
.sym 123143 $abc$29714$new_n2268_
.sym 123144 $abc$29714$new_n2267_
.sym 123145 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 123147 UI_inst.disppos[0]
.sym 123148 UI_inst.disppos[1]
.sym 123151 UI_inst.disppos[2]
.sym 123152 UI_inst.disppos[3]
.sym 123155 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 123156 $abc$29714$new_n2218_
.sym 123157 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 123158 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 123159 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 123160 $abc$29714$new_n2187_
.sym 123161 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 123162 $abc$29714$new_n2197_
.sym 123163 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 123164 $abc$29714$new_n2291_
.sym 123165 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 123166 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 123167 $abc$29714$new_n2330_
.sym 123168 $abc$29714$new_n2267_
.sym 123169 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 123171 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7071_new_inv_
.sym 123172 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 123173 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2922_new_inv_
.sym 123174 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 123175 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2934_new_inv_
.sym 123176 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25699[0]_new_inv_
.sym 123179 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 123180 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6894_new_inv_
.sym 123181 $abc$29714$techmap$techmap\UI_inst.$procmux$2564.$and$/usr/local/bin/../share/yosys/techmap.v:434$6874_Y[4]_new_
.sym 123182 $abc$29714$auto$simplemap.cc:250:simplemap_eqne$25889[0]_new_inv_
.sym 123183 UI_inst.disppos[3]
.sym 123184 UI_inst.disppos[0]
.sym 123185 UI_inst.disppos[1]
.sym 123186 UI_inst.disppos[2]
.sym 123187 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 123188 $abc$29714$new_n2190_
.sym 123189 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 123190 $abc$29714$new_n2204_
.sym 123191 $abc$29714$auto$wreduce.cc:455:run$3046[5]_new_inv_
.sym 123192 $abc$29714$new_n4012_
.sym 123193 $abc$29714$new_n2206_
.sym 123194 $abc$29714$techmap$techmap\UI_inst.$procmux$2492.$and$/usr/local/bin/../share/yosys/techmap.v:434$7168_Y[4]_new_
.sym 123195 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 123196 $abc$29714$new_n2204_
.sym 123197 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6970_new_inv_
.sym 123199 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 123200 $abc$29714$new_n2190_
.sym 123203 $abc$29714$new_n2197_
.sym 123204 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 123205 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6993_new_inv_
.sym 123206 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 123207 $abc$29714$new_n2174_
.sym 123208 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 123211 $abc$29714$new_n2197_
.sym 123212 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6972[0]_new_inv_
.sym 123213 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$13066[3]_new_
.sym 123214 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 123215 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[0]_new_inv_
.sym 123216 $abc$29714$new_n2190_
.sym 123219 UI_inst.disppos[2]
.sym 123220 $abc$29714$auto$wreduce.cc:455:run$3033[2]
.sym 123221 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 123222 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123223 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123224 UI_inst.disppos[0]
.sym 123225 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 123226 UI_inst.disppos[1]
.sym 123227 UI_inst.disppos[1]
.sym 123228 UI_inst.disppos[0]
.sym 123231 UI_inst.disppos[4]
.sym 123232 $abc$29714$auto$wreduce.cc:455:run$3033[4]
.sym 123233 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 123234 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123235 UI_inst.disppos[3]
.sym 123236 $abc$29714$auto$wreduce.cc:455:run$3033[3]
.sym 123237 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 123238 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123239 gain[1]
.sym 123240 gain[0]
.sym 123241 $abc$29714$new_n2187_
.sym 123242 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 123243 UI_inst.disppos[1]
.sym 123244 UI_inst.disppos[0]
.sym 123245 UI_inst.disppos[4]
.sym 123247 UI_inst.disppos[4]
.sym 123248 UI_inst.disppos[2]
.sym 123249 UI_inst.disppos[3]
.sym 123251 UI_inst.disppos[0]
.sym 123252 $abc$29714$auto$wreduce.cc:455:run$3033[0]
.sym 123253 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$and$/usr/local/bin/../share/yosys/techmap.v:434$7507_Y_new_
.sym 123254 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123255 UI_inst.disppos[4]
.sym 123256 UI_inst.disppos[3]
.sym 123257 UI_inst.disppos[0]
.sym 123258 UI_inst.disppos[1]
.sym 123259 UI_inst.disppos[2]
.sym 123260 UI_inst.disppos[3]
.sym 123264 $PACKER_VCC_NET
.sym 123265 UI_inst.disppos[0]
.sym 123267 $abc$29714$new_n2187_
.sym 123268 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 123269 gain[0]
.sym 123291 $abc$29714$new_n2174_
.sym 123292 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$7129[1]_new_inv_
.sym 123293 UI_inst.dispdone
.sym 123294 $abc$29714$techmap$techmap\UI_inst.$procmux$2407.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7509_Y
.sym 123295 $abc$29714$auto$dff2dffe.cc:158:make_patterns_logic$25651_new_
.sym 123296 UI_inst.dispdone
.sym 123323 $abc$29714$techmap\UI_inst.$0\weS[0:0]
.sym 123399 $abc$29714$new_n2531_
.sym 123400 UI_inst.LCD.tx_delay_value[8]
.sym 123401 $abc$29714$new_n2530_
.sym 123403 $abc$29714$new_n2519_
.sym 123404 UI_inst.LCD.tx_delay_value[3]
.sym 123405 $abc$29714$new_n2542_
.sym 123407 $abc$29714$new_n2531_
.sym 123408 UI_inst.LCD.tx_delay_value[9]
.sym 123409 $abc$29714$new_n2530_
.sym 123411 $abc$29714$new_n2519_
.sym 123412 UI_inst.LCD.tx_delay_value[2]
.sym 123413 $abc$29714$new_n2542_
.sym 123415 $abc$29714$new_n2519_
.sym 123416 UI_inst.LCD.tx_delay_value[1]
.sym 123417 $abc$29714$new_n2546_
.sym 123419 $abc$29714$new_n2531_
.sym 123420 UI_inst.LCD.tx_delay_value[10]
.sym 123421 $abc$29714$new_n2530_
.sym 123423 $abc$29714$UI_inst.LCD.delay_counter.done_new_
.sym 123424 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2952
.sym 123425 $abc$29714$new_n2531_
.sym 123426 UI_inst.LCD.tx_delay_value[4]
.sym 123431 UI_inst.LCD.tx_delay_value[9]
.sym 123432 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[9]
.sym 123433 UI_inst.LCD.main_delay_load
.sym 123434 UI_inst.LCD.tx_delay_load
.sym 123435 UI_inst.LCD.tx_delay_value[4]
.sym 123436 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[4]
.sym 123437 UI_inst.LCD.main_delay_load
.sym 123438 UI_inst.LCD.tx_delay_load
.sym 123439 UI_inst.LCD.main_delay_load
.sym 123440 UI_inst.LCD.main_delay_value[4]
.sym 123441 $abc$29714$new_n2794_
.sym 123443 UI_inst.LCD.tx_delay_value[2]
.sym 123444 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[2]
.sym 123445 UI_inst.LCD.main_delay_load
.sym 123446 UI_inst.LCD.tx_delay_load
.sym 123447 UI_inst.LCD.main_delay_load
.sym 123448 UI_inst.LCD.main_delay_value[9]
.sym 123449 $abc$29714$new_n2804_
.sym 123459 UI_inst.LCD.tx_delay_value[8]
.sym 123460 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[8]
.sym 123461 UI_inst.LCD.main_delay_load
.sym 123462 UI_inst.LCD.tx_delay_load
.sym 123463 UI_inst.LCD.tx_delay_value[15]
.sym 123464 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[15]
.sym 123465 UI_inst.LCD.main_delay_load
.sym 123466 UI_inst.LCD.tx_delay_load
.sym 123467 UI_inst.LCD.main_delay_load
.sym 123468 UI_inst.LCD.main_delay_value[8]
.sym 123469 $abc$29714$new_n2802_
.sym 123471 UI_inst.LCD.delay_counter.counter[9]
.sym 123472 UI_inst.LCD.delay_counter.counter[10]
.sym 123473 UI_inst.LCD.delay_counter.counter[12]
.sym 123474 UI_inst.LCD.delay_counter.counter[15]
.sym 123475 UI_inst.LCD.main_delay_load
.sym 123476 UI_inst.LCD.main_delay_value[10]
.sym 123477 $abc$29714$new_n2806_
.sym 123479 UI_inst.LCD.tx_delay_value[11]
.sym 123480 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[11]
.sym 123481 UI_inst.LCD.main_delay_load
.sym 123482 UI_inst.LCD.tx_delay_load
.sym 123483 UI_inst.LCD.main_delay_load
.sym 123484 UI_inst.LCD.main_delay_value[12]
.sym 123485 $abc$29714$new_n2809_
.sym 123487 UI_inst.LCD.tx_delay_value[10]
.sym 123488 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[10]
.sym 123489 UI_inst.LCD.main_delay_load
.sym 123490 UI_inst.LCD.tx_delay_load
.sym 123491 UI_inst.LCD.tx_delay_value[12]
.sym 123492 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[12]
.sym 123493 UI_inst.LCD.main_delay_load
.sym 123494 UI_inst.LCD.tx_delay_load
.sym 123511 UI_inst.LCD.main_delay_load
.sym 123512 UI_inst.LCD.main_delay_value[13]
.sym 123513 $abc$29714$new_n2811_
.sym 123515 UI_inst.LCD.tx_delay_value[13]
.sym 123516 $abc$29714$techmap\UI_inst.LCD.delay_counter.$sub$../UI/delay_counter.v:66$566_Y[13]
.sym 123517 UI_inst.LCD.main_delay_load
.sym 123518 UI_inst.LCD.tx_delay_load
.sym 123531 $abc$29714$new_n2519_
.sym 123532 UI_inst.LCD.tx_delay_value[13]
.sym 123583 F2SRAM.SPI_READER.io_clk
.sym 124083 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 124084 $abc$29714$new_n2174_
.sym 124103 $abc$29714$new_n2183_
.sym 124104 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 124107 refIO
.sym 124108 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 124109 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 124110 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 124111 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 124112 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12470[3]_new_
.sym 124113 $abc$29714$new_n2247_
.sym 124114 $abc$29714$auto$opt_reduce.cc:132:opt_mux$2918_new_inv_
.sym 124115 $abc$29714$new_n2187_
.sym 124116 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 124119 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7043_new_inv_
.sym 124120 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 124121 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 124122 $abc$29714$new_n2247_
.sym 124123 UI_inst.disppos[4]
.sym 124124 UI_inst.disppos[0]
.sym 124125 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6896[1]_new_inv_
.sym 124126 UI_inst.disppos[1]
.sym 124127 refIO
.sym 124128 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 124129 $abc$29714$new_n2183_
.sym 124131 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6950_new_inv_
.sym 124132 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6930_new_inv_
.sym 124133 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$7221_new_inv_
.sym 124134 refIO
.sym 124135 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6914[1]_new_inv_
.sym 124136 $abc$29714$new_n2204_
.sym 124139 UI_inst.disppos[2]
.sym 124140 UI_inst.disppos[3]
.sym 124143 UI_inst.disppos[4]
.sym 124144 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 124147 UI_inst.disppos[3]
.sym 124148 UI_inst.disppos[1]
.sym 124149 UI_inst.disppos[0]
.sym 124150 UI_inst.disppos[2]
.sym 124151 $abc$29714$new_n2197_
.sym 124152 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6990[0]_new_inv_
.sym 124153 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12334[5]_new_
.sym 124154 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 124155 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6899_new_inv_
.sym 124156 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$12462[1]_new_inv_
.sym 124157 UI_inst.state[1]
.sym 124158 $abc$29714$auto$simplemap.cc:256:simplemap_eqne$6912_new_inv_
.sym 124159 refIO
.sym 124163 refIO
.sym 124164 $abc$29714$new_n2183_
.sym 124165 $abc$29714$new_n2174_
.sym 124166 $abc$29714$auto$simplemap.cc:127:simplemap_reduce$6932[1]_new_inv_
.sym 124168 UI_inst.disppos[0]
.sym 124173 UI_inst.disppos[1]
.sym 124177 UI_inst.disppos[2]
.sym 124178 $auto$alumacc.cc:474:replace_alu$3211.C[2]
.sym 124181 UI_inst.disppos[3]
.sym 124182 $auto$alumacc.cc:474:replace_alu$3211.C[3]
.sym 124185 UI_inst.disppos[4]
.sym 124186 $auto$alumacc.cc:474:replace_alu$3211.C[4]
.sym 124187 UI_inst.disppos[4]
.sym 124188 UI_inst.disppos[0]
.sym 124189 UI_inst.disppos[1]
.sym 124191 UI_inst.disppos[3]
.sym 124192 UI_inst.disppos[2]
.sym 124195 UI_inst.disppos[4]
.sym 124196 UI_inst.disppos[2]
.sym 124197 UI_inst.disppos[3]
.sym 124198 UI_inst.disppos[0]
.sym 124219 UI_inst.disppos[4]
.sym 124220 UI_inst.disppos[0]
.sym 124221 UI_inst.disppos[1]
.sym 124427 $abc$29714$new_n2519_
.sym 124428 UI_inst.LCD.tx_delay_value[15]
.sym 124439 $abc$29714$new_n2519_
.sym 124440 UI_inst.LCD.tx_delay_value[11]
.sym 124451 $abc$29714$new_n2519_
.sym 124452 UI_inst.LCD.tx_delay_value[12]
