Timing Analyzer report for ex13
Tue Aug 01 21:23:28 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0'
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack    ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                                                  ; To                                                                                                                                                             ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tsu                                             ; N/A      ; None                             ; 13.805 ns                        ; SWITCH1                                                                                                                                                                                                               ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                             ; --                                          ; 50MHz                                       ; 0            ;
; Worst-case tco                                             ; N/A      ; None                             ; 9.853 ns                         ; wish_output:inst1|OUTPUT[1]                                                                                                                                                                                           ; LED[1]                                                                                                                                                         ; 50MHz                                       ; --                                          ; 0            ;
; Worst-case tpd                                             ; N/A      ; None                             ; 1.879 ns                         ; altera_internal_jtag~TDO                                                                                                                                                                                              ; altera_reserved_tdo                                                                                                                                            ; --                                          ; --                                          ; 0            ;
; Worst-case th                                              ; N/A      ; None                             ; 3.131 ns                         ; altera_internal_jtag                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                     ; --                                          ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0' ; 5.450 ns ; 30.00 MHz ( period = 33.333 ns ) ; 35.86 MHz ( period = 27.883 ns ) ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                ; N/A      ; None                             ; 68.92 MHz ( period = 14.510 ns ) ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                       ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                   ; altera_internal_jtag~TCKUTAP                ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'  ; 0.727 ns ; 30.00 MHz ( period = 33.333 ns ) ; N/A                              ; T8052:inst|T51:core51|PC[10]                                                                                                                                                                                          ; T8052:inst|T51:core51|PC[10]                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                               ;          ;                                  ;                                  ;                                                                                                                                                                                                                       ;                                                                                                                                                                ;                                             ;                                             ; 0            ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; altpll0:inst4|altpll:altpll_component|_clk0 ;                    ; PLL output ; 30.0 MHz         ; 0.000 ns      ; 0.000 ns     ; 50MHz    ; 3                     ; 5                   ; 1.253 ns ;              ;
; 50MHz                                       ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; altera_internal_jtag~TCKUTAP                ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                  ; To                                                                                                                                                             ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.450 ns                                ; 35.86 MHz ( period = 27.883 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.282 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.488 ns                                ; 35.91 MHz ( period = 27.845 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 27.244 ns               ;
; 5.838 ns                                ; 36.37 MHz ( period = 27.495 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 27.188 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.862 ns                                ; 36.40 MHz ( period = 27.471 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.870 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.875 ns                                ; 36.42 MHz ( period = 27.458 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.857 ns               ;
; 5.876 ns                                ; 36.42 MHz ( period = 27.457 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 27.150 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.879 ns                                ; 36.42 MHz ( period = 27.454 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.853 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 5.933 ns                                ; 36.50 MHz ( period = 27.400 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.734 ns                 ; 26.801 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.031 ns                                ; 36.63 MHz ( period = 27.302 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.769 ns               ;
; 6.037 ns                                ; 36.64 MHz ( period = 27.296 ns )                    ; T8052:inst|T51:core51|Inst[6]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.989 ns               ;
; 6.075 ns                                ; 36.69 MHz ( period = 27.258 ns )                    ; T8052:inst|T51:core51|Inst[6]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.951 ns               ;
; 6.135 ns                                ; 36.77 MHz ( period = 27.198 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.891 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.150 ns                                ; 36.79 MHz ( period = 27.183 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.582 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.151 ns                                ; 36.79 MHz ( period = 27.182 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.581 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.167 ns                                ; 36.81 MHz ( period = 27.166 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.565 ns               ;
; 6.173 ns                                ; 36.82 MHz ( period = 27.160 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.853 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.209 ns                                ; 36.87 MHz ( period = 27.124 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.591 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.223 ns                                ; 36.89 MHz ( period = 27.110 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.577 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.227 ns                                ; 36.89 MHz ( period = 27.106 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.573 ns               ;
; 6.250 ns                                ; 36.92 MHz ( period = 27.083 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.776 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.252 ns                                ; 36.93 MHz ( period = 27.081 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~porta_address_reg9   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.800 ns                 ; 26.548 ns               ;
; 6.263 ns                                ; 36.94 MHz ( period = 27.070 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.763 ns               ;
; 6.267 ns                                ; 36.95 MHz ( period = 27.066 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.759 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.307 ns                                ; 37.00 MHz ( period = 27.026 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a7~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.425 ns               ;
; 6.321 ns                                ; 37.02 MHz ( period = 27.012 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~porta_address_reg11  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.028 ns                 ; 26.707 ns               ;
; 6.332 ns                                ; 37.04 MHz ( period = 27.001 ns )                    ; T8052:inst|T51:core51|Inst[3]                                                                                                                                                                                         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.026 ns                 ; 26.694 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg2 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg1 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg0 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg6 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg5 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg4 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; 6.346 ns                                ; 37.05 MHz ( period = 26.987 ns )                    ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg3 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.732 ns                 ; 26.386 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                       ;                                                                                                                                                                ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                      ; To                                                                                                                                                      ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 68.92 MHz ( period = 14.510 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 77.97 MHz ( period = 12.826 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.182 ns                ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                            ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                       ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 93.53 MHz ( period = 10.692 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                   ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 97.48 MHz ( period = 10.258 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 99.17 MHz ( period = 10.084 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]  ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.811 ns                ;
; N/A                                     ; 100.18 MHz ( period = 9.982 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.760 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 103.39 MHz ( period = 9.672 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a11~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a3~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; 117.95 MHz ( period = 8.478 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a14~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a2~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a6~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 124.21 MHz ( period = 8.051 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a1~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a0~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 125.31 MHz ( period = 7.980 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a12~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a8~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.255 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a4~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a5~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 127.13 MHz ( period = 7.866 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a4~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a9~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a4~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a10~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a13~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.020 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                           ;                                                                                                                                                         ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                          ; To                                                    ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.727 ns                                ; T8052:inst|T51:core51|PC[10]                                                                                                                  ; T8052:inst|T51:core51|PC[10]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[9]                                                                                                                   ; T8052:inst|T51:core51|PC[9]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[8]                                                                                                                   ; T8052:inst|T51:core51|PC[8]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[5]                                                                                                                   ; T8052:inst|T51:core51|PC[5]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[4]                                                                                                                   ; T8052:inst|T51:core51|PC[4]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[3]                                                                                                                   ; T8052:inst|T51:core51|PC[3]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[1]                                                                                                                   ; T8052:inst|T51:core51|PC[1]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[0]                                                                                                                   ; T8052:inst|T51:core51|PC[0]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[6]                                                                                                                   ; T8052:inst|T51:core51|PC[6]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[2]                                                                                                                   ; T8052:inst|T51:core51|PC[2]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[7]                                                                                                                   ; T8052:inst|T51:core51|PC[7]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[2]                                                                                                                       ; T8052:inst|IO_Addr_r[2]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[1]                                                                                                                       ; T8052:inst|IO_Addr_r[1]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[0]                                                                                                                       ; T8052:inst|IO_Addr_r[0]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[4]                                                                                                                       ; T8052:inst|IO_Addr_r[4]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.762 ns                                ; T8052:inst|T51:core51|PC[6]                                                                                                                   ; T8052:inst|T51:core51|OPC[6]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.577 ns                 ;
; 0.762 ns                                ; T8052:inst|T51:core51|PC[0]                                                                                                                   ; T8052:inst|T51:core51|OPC[0]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.577 ns                 ;
; 0.766 ns                                ; T8052:inst|T51:core51|PC[3]                                                                                                                   ; T8052:inst|T51:core51|OPC[3]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.581 ns                 ;
; 0.767 ns                                ; T8052:inst|T51:core51|PC[13]                                                                                                                  ; T8052:inst|T51:core51|OPC[13]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51:core51|PC[2]                                                                                                                   ; T8052:inst|T51:core51|OPC[2]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.768 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[3]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.583 ns                 ;
; 0.769 ns                                ; T8052:inst|T51:core51|PC[5]                                                                                                                   ; T8052:inst|T51:core51|OPC[5]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.584 ns                 ;
; 0.770 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[3]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.585 ns                 ;
; 0.770 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[0]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.585 ns                 ;
; 0.771 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[3]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[2]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.586 ns                 ;
; 0.772 ns                                ; T8052:inst|T51:core51|PC[10]                                                                                                                  ; T8052:inst|T51:core51|OPC[10]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.587 ns                 ;
; 0.775 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[6]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[5]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.590 ns                 ;
; 0.775 ns                                ; T8052:inst|T51:core51|PC[15]                                                                                                                  ; T8052:inst|T51:core51|OPC[15]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.590 ns                 ;
; 0.776 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[5]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.591 ns                 ;
; 0.785 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[4]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[3]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.600 ns                 ;
; 0.787 ns                                ; T8052:inst|T51:core51|PC[7]                                                                                                                   ; T8052:inst|T51:core51|OPC[7]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.602 ns                 ;
; 0.791 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.606 ns                 ;
; 0.797 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[0]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.612 ns                 ;
; 0.806 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[0]                                                                                                          ; T8052:inst|T51_Glue:glue51|Int0_r[1]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.621 ns                 ;
; 0.813 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[1]                                                                                                        ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[1]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.628 ns                 ;
; 0.850 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                                                                                                        ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.665 ns                 ;
; 0.862 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                                                                                                        ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.677 ns                 ;
; 0.912 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                                                                                                          ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.727 ns                 ;
; 0.920 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[5]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[4]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.735 ns                 ;
; 0.921 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                                                                                                        ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.736 ns                 ;
; 0.922 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[6]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[5]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.737 ns                 ;
; 0.925 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.740 ns                 ;
; 0.926 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.741 ns                 ;
; 0.928 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.743 ns                 ;
; 0.929 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.744 ns                 ;
; 0.939 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.754 ns                 ;
; 0.940 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[0]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[0]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.755 ns                 ;
; 0.943 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Tick                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.758 ns                 ;
; 0.944 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.759 ns                 ;
; 0.948 ns                                ; T8052:inst|T51:core51|PCPaused[2]                                                                                                             ; T8052:inst|T51:core51|PCPaused[2]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.763 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[13]                                                                                                                 ; T8052:inst|T51:core51|PC[13]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[10]                                                                                                                 ; T8052:inst|T51:core51|PC[10]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[0]                                                                                                                  ; T8052:inst|T51:core51|PC[0]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[15]                                                                                                                 ; T8052:inst|T51:core51|PC[15]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[6]                                                                                                                  ; T8052:inst|T51:core51|PC[6]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[2]                                                                                                                  ; T8052:inst|T51:core51|PC[2]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[7]                                                                                                                  ; T8052:inst|T51:core51|PC[7]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|Inst1[2]                                                                                                                ; T8052:inst|IO_Addr_r[2]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|Inst1[1]                                                                                                                ; T8052:inst|IO_Addr_r[1]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.957 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.772 ns                 ;
; 0.957 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.772 ns                 ;
; 0.960 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.775 ns                 ;
; 0.960 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[7]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[7]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.775 ns                 ;
; 0.963 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.778 ns                 ;
; 0.963 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                         ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.778 ns                 ;
; 0.964 ns                                ; T8052:inst|T51_UART:uart|TX_Start                                                                                                             ; T8052:inst|T51_UART:uart|TX_Start                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.779 ns                 ;
; 0.967 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.782 ns                 ;
; 0.969 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                         ; T8052:inst|T51_UART:uart|Prescaler[1]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.784 ns                 ;
; 0.970 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                         ; T8052:inst|T51_UART:uart|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.785 ns                 ;
; 0.973 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                         ; T8052:inst|T51_UART:uart|Tick6                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.788 ns                 ;
; 0.980 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.795 ns                 ;
; 0.988 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[1]                                                                                                           ; T8052:inst|T51_TC2:tc2|Prescaler[1]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.803 ns                 ;
; 0.995 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[2]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.810 ns                 ;
; 0.998 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[1]                                                                                                           ; T8052:inst|T51_TC2:tc2|Prescaler[2]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.813 ns                 ;
; 1.013 ns                                ; T8052:inst|T51:core51|PC[1]                                                                                                                   ; T8052:inst|T51:core51|OPC[1]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.828 ns                 ;
; 1.081 ns                                ; T8052:inst|T51_TC2:tc2|Tick12                                                                                                                 ; T8052:inst|T51_TC2:tc2|Tick                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.896 ns                 ;
; 1.082 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[3]                                                                                                              ; T8052:inst|T51_TC01:tc01|Tick0                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.897 ns                 ;
; 1.082 ns                                ; T8052:inst|T51:core51|Inst[2]                                                                                                                 ; T8052:inst|T51:core51|Inst[2]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.897 ns                 ;
; 1.087 ns                                ; T8052:inst|T51_UART:uart|BaudC1_g                                                                                                             ; T8052:inst|T51_UART:uart|BaudC1_g                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.902 ns                 ;
; 1.087 ns                                ; T8052:inst|T51:core51|ICall                                                                                                                   ; T8052:inst|T51:core51|ICall                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.902 ns                 ;
; 1.093 ns                                ; T8052:inst|T51:core51|Int_Acc[1]                                                                                                              ; T8052:inst|T51_Glue:glue51|TCON[5]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.908 ns                 ;
; 1.100 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.915 ns                 ;
; 1.101 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                                                                                                           ; T8052:inst|T51_UART:uart|Samples[1]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.916 ns                 ;
; 1.101 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.916 ns                 ;
; 1.103 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                                                                                                           ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.918 ns                 ;
; 1.104 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.919 ns                 ;
; 1.105 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[3]                                                                                                         ; T8052:inst|T51_UART:uart|Bit_Phase[3]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.920 ns                 ;
; 1.107 ns                                ; T8052:inst|T51_UART:uart|SCON[1]                                                                                                              ; T8052:inst|T51_UART:uart|SCON[1]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.922 ns                 ;
; 1.107 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.922 ns                 ;
; 1.109 ns                                ; T8052:inst|T51_UART:uart|Prescaler[2]                                                                                                         ; T8052:inst|T51_UART:uart|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.924 ns                 ;
; 1.110 ns                                ; T8052:inst|T51_UART:uart|Prescaler[2]                                                                                                         ; T8052:inst|T51_UART:uart|Prescaler[1]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.925 ns                 ;
; 1.111 ns                                ; T8052:inst|T51_UART:uart|Prescaler[2]                                                                                                         ; T8052:inst|T51_UART:uart|Tick6                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.926 ns                 ;
; 1.112 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.927 ns                 ;
; 1.113 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[1]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.928 ns                 ;
; 1.115 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[2]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.930 ns                 ;
; 1.115 ns                                ; T8052:inst|T51:core51|FCycle[1]                                                                                                               ; T8052:inst|T51:core51|FCycle[1]                       ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.930 ns                 ;
; 1.118 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Tick                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.933 ns                 ;
; 1.118 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]                                                                                                       ; T8052:inst|T51_UART:uart|SBUF[0]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.933 ns                 ;
; 1.118 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[2]                                                                                                         ; T8052:inst|T51_UART:uart|Bit_Phase[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.933 ns                 ;
; 1.119 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                            ; T8052:inst|T51_UART:uart|TX_Cnt[3]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.934 ns                 ;
; 1.119 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]                                                                                                       ; T8052:inst|T51_UART:uart|SBUF[1]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.934 ns                 ;
; 1.119 ns                                ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|address_reg_a[0] ; T8052:inst|T51:core51|Inst[0]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.934 ns                 ;
; 1.120 ns                                ; T8052:inst|T51_UART:uart|SCON[0]                                                                                                              ; T8052:inst|T51_UART:uart|SCON[0]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.935 ns                 ;
; 1.122 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                                                                                                          ; T8052:inst|T51_UART:uart|BaudFix                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.937 ns                 ;
; 1.128 ns                                ; T8052:inst|T51_UART:uart|BaudFix                                                                                                              ; T8052:inst|T51_UART:uart|TX_Cnt[0]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.943 ns                 ;
; 1.128 ns                                ; T8052:inst|T51_UART:uart|BaudFix                                                                                                              ; T8052:inst|T51_UART:uart|Samples[0]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.943 ns                 ;
; 1.129 ns                                ; T8052:inst|T51_TC2:tc2|Cpt[6]                                                                                                                 ; T8052:inst|T51_TC2:tc2|Cnt[6]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.944 ns                 ;
; 1.130 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[10]                                                                                          ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[11] ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.945 ns                 ;
; 1.131 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[1]                                                                                                          ; T8052:inst|T51_Glue:glue51|TCON[1]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.946 ns                 ;
; 1.133 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[1]                                                                                                          ; T8052:inst|T51_Glue:glue51|TCON[3]                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.948 ns                 ;
; 1.140 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[2]                                                                                                           ; T8052:inst|T51_TC2:tc2|Prescaler[2]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.955 ns                 ;
; 1.153 ns                                ; T8052:inst|T51_UART:uart|TX_Data[6]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[5]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.968 ns                 ;
; 1.155 ns                                ; T8052:inst|T51_UART:uart|TX_Data[6]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[6]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.970 ns                 ;
; 1.159 ns                                ; T8052:inst|T51_UART:uart|TX_Data[4]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.974 ns                 ;
; 1.159 ns                                ; T8052:inst|T51_UART:uart|TX_Data[4]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[3]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.974 ns                 ;
; 1.161 ns                                ; T8052:inst|T51:core51|OPC[14]                                                                                                                 ; T8052:inst|T51:core51|PC[14]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.976 ns                 ;
; 1.161 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.976 ns                 ;
; 1.162 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[0]                                                                                                       ; T8052:inst|T51_UART:uart|SBUF[0]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.977 ns                 ;
; 1.162 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                                                                                                          ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.977 ns                 ;
; 1.162 ns                                ; wish_output:inst1|COUNT[4]                                                                                                                    ; wish_output:inst1|COUNT[4]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.977 ns                 ;
; 1.162 ns                                ; T8052:inst|T51:core51|Inst[3]                                                                                                                 ; T8052:inst|T51:core51|Inst[3]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.977 ns                 ;
; 1.163 ns                                ; T8052:inst|T51:core51|OPC[8]                                                                                                                  ; T8052:inst|T51:core51|PC[8]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.978 ns                 ;
; 1.164 ns                                ; T8052:inst|T51_UART:uart|TX_Data[1]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.979 ns                 ;
; 1.165 ns                                ; T8052:inst|T51_UART:uart|TX_Data[1]                                                                                                           ; T8052:inst|T51_UART:uart|TX_ShiftReg[0]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.980 ns                 ;
; 1.168 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                                                                                                          ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.983 ns                 ;
; 1.168 ns                                ; T8052:inst|T51:core51|OPC[11]                                                                                                                 ; T8052:inst|T51:core51|PC[11]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.983 ns                 ;
; 1.169 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.984 ns                 ;
; 1.169 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[0]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.984 ns                 ;
; 1.170 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                                                                                                          ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.985 ns                 ;
; 1.170 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[2]                                                                                                              ; T8052:inst|T51_TC01:tc01|Tick0                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.985 ns                 ;
; 1.173 ns                                ; wish_output:inst1|COUNT[5]                                                                                                                    ; wish_output:inst1|COUNT[5]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.173 ns                                ; wish_output:inst1|COUNT[0]                                                                                                                    ; wish_output:inst1|COUNT[0]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.174 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                         ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.989 ns                 ;
; 1.174 ns                                ; T8052:inst|T51:core51|PSW[2]                                                                                                                  ; T8052:inst|T51:core51|PSW[2]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.989 ns                 ;
; 1.174 ns                                ; T8052:inst|T51:core51|P2R[7]                                                                                                                  ; T8052:inst|T51:core51|P2R[7]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.989 ns                 ;
; 1.176 ns                                ; wish_output:inst1|COUNT[3]                                                                                                                    ; wish_output:inst1|COUNT[3]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.991 ns                 ;
; 1.178 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.178 ns                                ; T8052:inst|T51:core51|P2R[5]                                                                                                                  ; T8052:inst|T51:core51|P2R[5]                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.179 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[1]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.994 ns                 ;
; 1.179 ns                                ; T8052:inst|T51_UART:uart|RX_Filtered                                                                                                          ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.994 ns                 ;
; 1.184 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.999 ns                 ;
; 1.186 ns                                ; T8052:inst|T51:core51|SP[0]                                                                                                                   ; T8052:inst|T51:core51|SP[0]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.001 ns                 ;
; 1.193 ns                                ; T8052:inst|T51:core51|OPC[1]                                                                                                                  ; T8052:inst|T51:core51|PC[1]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.008 ns                 ;
; 1.194 ns                                ; T8052:inst|T51_TC2:tc2|TCON[5]                                                                                                                ; T8052:inst|T51_TC2:tc2|Tick12                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.009 ns                 ;
; 1.195 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.010 ns                 ;
; 1.195 ns                                ; T8052:inst|T51:core51|B[2]                                                                                                                    ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[2]  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.010 ns                 ;
; 1.197 ns                                ; T8052:inst|T51:core51|HPInt                                                                                                                   ; T8052:inst|T51:core51|HPInt                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.012 ns                 ;
; 1.199 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]                                                                                                       ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.014 ns                 ;
; 1.212 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.027 ns                 ;
; 1.214 ns                                ; T8052:inst|T51:core51|PCPaused[3]                                                                                                             ; T8052:inst|T51:core51|PCPaused[3]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.029 ns                 ;
; 1.215 ns                                ; T8052:inst|T51:core51|OPC[3]                                                                                                                  ; T8052:inst|T51:core51|PC[3]                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.030 ns                 ;
; 1.219 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[3]                                                                                                           ; T8052:inst|T51_TC2:tc2|Prescaler[3]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.034 ns                 ;
; 1.224 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[0]                                                                                                         ; T8052:inst|T51_UART:uart|Bit_Phase[0]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.039 ns                 ;
; 1.226 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[0]                                                                                                         ; T8052:inst|T51_UART:uart|Bit_Phase[1]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.041 ns                 ;
; 1.227 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[0]                                                                                                         ; T8052:inst|T51_UART:uart|Bit_Phase[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.042 ns                 ;
; 1.230 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.045 ns                 ;
; 1.230 ns                                ; T8052:inst|T51:core51|INC_DPTR                                                                                                                ; T8052:inst|T51:core51|DPH0[4]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.045 ns                 ;
; 1.233 ns                                ; T8052:inst|T51:core51|INC_DPTR                                                                                                                ; T8052:inst|T51:core51|DPH0[7]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.048 ns                 ;
; 1.233 ns                                ; T8052:inst|T51:core51|P2R[5]                                                                                                                  ; T8052:inst|RAM_Addr_r[13]                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.048 ns                 ;
; 1.234 ns                                ; T8052:inst|T51:core51|P2R[7]                                                                                                                  ; T8052:inst|RAM_Addr_r[15]                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.049 ns                 ;
; 1.237 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                         ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.052 ns                 ;
; 1.241 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.056 ns                 ;
; 1.243 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                                                                                                        ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.058 ns                 ;
; 1.247 ns                                ; T8052:inst|T51:core51|PCPaused[0]                                                                                                             ; T8052:inst|T51:core51|PCPaused[0]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.062 ns                 ;
; 1.248 ns                                ; T8052:inst|T51:core51|PCPaused[0]                                                                                                             ; T8052:inst|T51:core51|PCPaused[1]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.063 ns                 ;
; 1.253 ns                                ; T8052:inst|T51:core51|PCPaused[0]                                                                                                             ; T8052:inst|T51:core51|PCPaused[2]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.068 ns                 ;
; 1.255 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                        ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.070 ns                 ;
; 1.263 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[1]                                                                                                           ; T8052:inst|T51_TC2:tc2|Prescaler[3]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.078 ns                 ;
; 1.278 ns                                ; T8052:inst|IO_Addr_r[6]                                                                                                                       ; T8052:inst|IO_Addr_r[6]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.093 ns                 ;
; 1.280 ns                                ; T8052:inst|IO_Addr_r[3]                                                                                                                       ; T8052:inst|IO_Addr_r[3]                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.095 ns                 ;
; 1.292 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                                                                                                          ; T8052:inst|T51_UART:uart|BaudFix                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.107 ns                 ;
; 1.296 ns                                ; T8052:inst|T51_UART:uart|TXD_i                                                                                                                ; T8052:inst|T51_UART:uart|TXD_i                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.111 ns                 ;
; 1.300 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                                                                                                          ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; 1.300 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                                                         ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15] ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; 1.300 ns                                ; T8052:inst|T51:core51|PSW[1]                                                                                                                  ; T8052:inst|T51:core51|SFR_RData_r[1]                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; 1.305 ns                                ; wish_output:inst1|COUNT[7]                                                                                                                    ; wish_output:inst1|COUNT[7]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.120 ns                 ;
; 1.305 ns                                ; wish_output:inst1|COUNT[6]                                                                                                                    ; wish_output:inst1|COUNT[6]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.120 ns                 ;
; 1.305 ns                                ; T8052:inst|T51:core51|Inst[7]                                                                                                                 ; T8052:inst|T51:core51|Inst[7]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.120 ns                 ;
; 1.306 ns                                ; wish_output:inst1|COUNT[1]                                                                                                                    ; wish_output:inst1|COUNT[1]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.121 ns                 ;
; 1.306 ns                                ; wish_output:inst1|COUNT[2]                                                                                                                    ; wish_output:inst1|COUNT[2]                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.121 ns                 ;
; 1.306 ns                                ; T8052:inst|T51:core51|Inst[6]                                                                                                                 ; T8052:inst|T51:core51|Inst[6]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.121 ns                 ;
; 1.308 ns                                ; T8052:inst|T51_TC01:tc01|OF1                                                                                                                  ; T8052:inst|T51_UART:uart|BaudC1_g                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.123 ns                 ;
; 1.311 ns                                ; T8052:inst|T51:core51|IP[2]                                                                                                                   ; T8052:inst|T51:core51|Int_Trig_r[2]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.126 ns                 ;
; 1.314 ns                                ; T8052:inst|T51_TC2:tc2|TCON[4]                                                                                                                ; T8052:inst|T51_TC2:tc2|Tick12                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.129 ns                 ;
; 1.316 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.131 ns                 ;
; 1.317 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                           ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5]  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.132 ns                 ;
; 1.321 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                           ; T8052:inst|T51_UART:uart|Samples[0]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.136 ns                 ;
; 1.323 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[7]                                                                                                       ; T8052:inst|T51_UART:uart|RX_ShiftReg[6]               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.138 ns                 ;
; 1.324 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                           ; T8052:inst|T51_UART:uart|Samples[1]                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.139 ns                 ;
; 1.327 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                           ; T8052:inst|T51_UART:uart|RX_Filtered                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.142 ns                 ;
; 1.331 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]                                                                                                       ; T8052:inst|T51_UART:uart|SBUF[1]                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.146 ns                 ;
; 1.331 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.146 ns                 ;
; 1.333 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[3]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.148 ns                 ;
; 1.337 ns                                ; T8052:inst|T51:core51|PCPaused[1]                                                                                                             ; T8052:inst|T51:core51|PCPaused[1]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.152 ns                 ;
; 1.338 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                         ; T8052:inst|T51_TC01:tc01|Tick12                       ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.153 ns                 ;
; 1.338 ns                                ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|address_reg_a[0] ; T8052:inst|T51:core51|Inst[1]                         ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.153 ns                 ;
; 1.341 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                         ; T8052:inst|T51_TC01:tc01|Prescaler[2]                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.156 ns                 ;
; 1.341 ns                                ; T8052:inst|T51:core51|PCPaused[1]                                                                                                             ; T8052:inst|T51:core51|PCPaused[2]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.156 ns                 ;
; 1.341 ns                                ; T8052:inst|T51:core51|PCPaused[2]                                                                                                             ; T8052:inst|T51:core51|PCPaused[3]                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.156 ns                 ;
; 1.342 ns                                ; T8052:inst|T51:core51|IPending                                                                                                                ; T8052:inst|T51:core51|IPending                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.157 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                           ;                                                       ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                        ; To Clock                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 13.805 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 12.654 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 12.654 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 11.582 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 11.582 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 11.582 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 11.230 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 11.202 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                        ; 50MHz                        ;
; N/A   ; None         ; 0.253 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.253 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.253 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.253 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.253 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.469 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.479 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.498 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.800 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.894 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.216 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.468 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.660 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.718 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.862 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.944 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.004 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.004 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.102 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.102 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.220 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.222 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.378 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.378 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.378 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.378 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.500 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.500 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.500 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.539 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.611 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.664 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.665 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.771 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.779 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.969 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.970 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.972 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.974 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.977 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.085 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+-----------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------+--------+------------+
; N/A   ; None         ; 9.853 ns   ; wish_output:inst1|OUTPUT[1] ; LED[1] ; 50MHz      ;
; N/A   ; None         ; 9.785 ns   ; wish_output:inst1|OUTPUT[6] ; LED[6] ; 50MHz      ;
; N/A   ; None         ; 9.748 ns   ; wish_output:inst1|OUTPUT[2] ; LED[2] ; 50MHz      ;
; N/A   ; None         ; 9.299 ns   ; wish_output:inst1|OUTPUT[5] ; LED[5] ; 50MHz      ;
; N/A   ; None         ; 9.168 ns   ; wish_output:inst1|OUTPUT[3] ; LED[3] ; 50MHz      ;
; N/A   ; None         ; 8.543 ns   ; wish_output:inst1|OUTPUT[7] ; LED[7] ; 50MHz      ;
; N/A   ; None         ; 7.240 ns   ; wish_output:inst1|OUTPUT[4] ; LED[4] ; 50MHz      ;
+-------+--------------+------------+-----------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 1.879 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                 ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th  ; From                         ; To                                                                                                                                                                                        ; To Clock                     ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 3.131 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.023 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.020 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.018 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.016 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.015 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.825 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.817 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.711 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.710 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.657 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.585 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.546 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.546 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.546 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.424 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.424 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.424 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.424 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.268 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.266 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.148 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.148 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.050 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.050 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.990 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.764 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.706 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.514 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.262 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.207 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.207 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.940 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.879 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.544 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.525 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.515 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -11.156 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -11.184 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -11.536 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -11.536 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -11.536 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -12.608 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -12.608 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                        ; 50MHz                        ;
; N/A           ; None        ; -13.759 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                        ; 50MHz                        ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Tue Aug 01 21:23:18 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex13 -c ex13 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.45 ns for clock "altpll0:inst4|altpll:altpll_component|_clk0" between source memory "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7" and destination memory "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11"
    Info: Fmax is 35.86 MHz (period= 27.883 ns)
    Info: + Largest memory to memory requirement is 32.732 ns
        Info: + Setup relationship between source and destination is 33.333 ns
            Info: + Latch edge is 34.586 ns
                Info: Clock period of Destination clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.253 ns
                Info: Clock period of Source clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.056 ns
            Info: + Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination memory is 2.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.639 ns) = 2.174 ns; Loc. = M4K_X19_Y7; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11'
                Info: Total cell delay = 0.639 ns ( 29.39 % )
                Info: Total interconnect delay = 1.535 ns ( 70.61 % )
            Info: - Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source memory is 2.118 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.483 ns) + CELL(0.635 ns) = 2.118 ns; Loc. = M4K_X33_Y11; Fanout = 8; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7'
                Info: Total cell delay = 0.635 ns ( 29.98 % )
                Info: Total interconnect delay = 1.483 ns ( 70.02 % )
        Info: - Micro clock to output delay of source is 0.575 ns
        Info: - Micro setup delay of destination is 0.082 ns
    Info: - Longest memory to memory delay is 27.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y11; Fanout = 8; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a7~portb_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(3.819 ns) = 3.819 ns; Loc. = M4K_X33_Y11; Fanout = 1; MEM Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[3]'
        Info: 3: + IC(0.559 ns) + CELL(0.101 ns) = 4.479 ns; Loc. = LC_X32_Y11_N8; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[3]~98'
        Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 4.741 ns; Loc. = LC_X32_Y11_N9; Fanout = 19; COMB Node = 'T8052:inst|T51:core51|Op_A[3]~514'
        Info: 5: + IC(1.109 ns) + CELL(0.101 ns) = 5.951 ns; Loc. = LC_X28_Y11_N7; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|B_i~710'
        Info: 6: + IC(0.627 ns) + CELL(0.382 ns) = 6.960 ns; Loc. = LC_X29_Y11_N5; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add0~116COUT1_130'
        Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 7.498 ns; Loc. = LC_X29_Y11_N6; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add0~125'
        Info: 8: + IC(1.120 ns) + CELL(0.509 ns) = 9.127 ns; Loc. = LC_X30_Y15_N0; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add2~102COUT1_104'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.198 ns; Loc. = LC_X30_Y15_N1; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add2~100COUT1'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.269 ns; Loc. = LC_X30_Y15_N2; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add2~98COUT1_105'
        Info: 11: + IC(0.000 ns) + CELL(0.538 ns) = 9.807 ns; Loc. = LC_X30_Y15_N3; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|Add2~95'
        Info: 12: + IC(1.750 ns) + CELL(0.101 ns) = 11.658 ns; Loc. = LC_X36_Y17_N0; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~14941'
        Info: 13: + IC(0.161 ns) + CELL(0.101 ns) = 11.920 ns; Loc. = LC_X36_Y17_N1; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~14942'
        Info: 14: + IC(1.453 ns) + CELL(0.101 ns) = 13.474 ns; Loc. = LC_X31_Y14_N0; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~14943'
        Info: 15: + IC(0.161 ns) + CELL(0.101 ns) = 13.736 ns; Loc. = LC_X31_Y14_N1; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~14944'
        Info: 16: + IC(0.161 ns) + CELL(0.101 ns) = 13.998 ns; Loc. = LC_X31_Y14_N2; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~14947'
        Info: 17: + IC(0.161 ns) + CELL(0.101 ns) = 14.260 ns; Loc. = LC_X31_Y14_N3; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]'
        Info: 18: + IC(0.373 ns) + CELL(0.101 ns) = 14.734 ns; Loc. = LC_X31_Y14_N5; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Next_ACC_Z~59'
        Info: 19: + IC(0.372 ns) + CELL(0.101 ns) = 15.207 ns; Loc. = LC_X31_Y14_N8; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Next_ACC_Z~60'
        Info: 20: + IC(1.323 ns) + CELL(0.258 ns) = 16.788 ns; Loc. = LC_X24_Y14_N6; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Next_ACC_Z~61'
        Info: 21: + IC(0.380 ns) + CELL(0.101 ns) = 17.269 ns; Loc. = LC_X24_Y14_N2; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|process12~1208'
        Info: 22: + IC(0.161 ns) + CELL(0.101 ns) = 17.531 ns; Loc. = LC_X24_Y14_N3; Fanout = 9; COMB Node = 'T8052:inst|T51:core51|J_Skip~223'
        Info: 23: + IC(0.365 ns) + CELL(0.101 ns) = 17.997 ns; Loc. = LC_X24_Y14_N1; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|IStart~49'
        Info: 24: + IC(0.378 ns) + CELL(0.101 ns) = 18.476 ns; Loc. = LC_X24_Y14_N4; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|SP_Stall~198'
        Info: 25: + IC(1.803 ns) + CELL(0.258 ns) = 20.537 ns; Loc. = LC_X18_Y11_N0; Fanout = 4; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~4877'
        Info: 26: + IC(1.158 ns) + CELL(0.258 ns) = 21.953 ns; Loc. = LC_X18_Y14_N1; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~4880'
        Info: 27: + IC(0.382 ns) + CELL(0.101 ns) = 22.436 ns; Loc. = LC_X18_Y14_N6; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~4881'
        Info: 28: + IC(1.084 ns) + CELL(0.101 ns) = 23.621 ns; Loc. = LC_X18_Y16_N0; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~5004'
        Info: 29: + IC(0.161 ns) + CELL(0.101 ns) = 23.883 ns; Loc. = LC_X18_Y16_N1; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~5005'
        Info: 30: + IC(0.376 ns) + CELL(0.101 ns) = 24.360 ns; Loc. = LC_X18_Y16_N6; Fanout = 16; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~5006'
        Info: 31: + IC(2.583 ns) + CELL(0.339 ns) = 27.282 ns; Loc. = M4K_X19_Y7; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_kak1:auto_generated|altsyncram_hen2:altsyncram1|ram_block3a15~porta_address_reg11'
        Info: Total cell delay = 8.960 ns ( 32.84 % )
        Info: Total interconnect delay = 18.322 ns ( 67.16 % )
Info: No valid register-to-register data paths exist for clock "50MHz"
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 68.92 MHz between source register "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 14.51 ns)
    Info: + Longest register to register delay is 7.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y13_N4; Fanout = 2; REG Node = 'T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
        Info: 2: + IC(3.349 ns) + CELL(0.101 ns) = 3.450 ns; Loc. = LC_X15_Y9_N9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1391'
        Info: 3: + IC(0.390 ns) + CELL(0.258 ns) = 4.098 ns; Loc. = LC_X15_Y9_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1392'
        Info: 4: + IC(1.369 ns) + CELL(0.522 ns) = 5.989 ns; Loc. = LC_X12_Y11_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1397'
        Info: 5: + IC(0.380 ns) + CELL(0.653 ns) = 7.022 ns; Loc. = LC_X12_Y11_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.534 ns ( 21.85 % )
        Info: Total interconnect delay = 5.488 ns ( 78.15 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.731 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.102 ns) + CELL(0.629 ns) = 4.731 ns; Loc. = LC_X12_Y11_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.629 ns ( 13.30 % )
            Info: Total interconnect delay = 4.102 ns ( 86.70 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.733 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.104 ns) + CELL(0.629 ns) = 4.733 ns; Loc. = LC_X32_Y13_N4; Fanout = 2; REG Node = 'T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
            Info: Total cell delay = 0.629 ns ( 13.29 % )
            Info: Total interconnect delay = 4.104 ns ( 86.71 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Minimum slack time is 727 ps for clock "altpll0:inst4|altpll:altpll_component|_clk0" between source register "T8052:inst|T51:core51|PC[10]" and destination register "T8052:inst|T51:core51|PC[10]"
    Info: + Shortest register to register delay is 0.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y10_N8; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
        Info: 2: + IC(0.000 ns) + CELL(0.542 ns) = 0.542 ns; Loc. = LC_X18_Y10_N8; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
        Info: Total cell delay = 0.542 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.185 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.253 ns
                Info: Clock period of Destination clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.253 ns
                Info: Clock period of Source clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination register is 2.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.629 ns) = 2.164 ns; Loc. = LC_X18_Y10_N8; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
                Info: Total cell delay = 0.629 ns ( 29.07 % )
                Info: Total interconnect delay = 1.535 ns ( 70.93 % )
            Info: - Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source register is 2.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.629 ns) = 2.164 ns; Loc. = LC_X18_Y10_N8; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
                Info: Total cell delay = 0.629 ns ( 29.07 % )
                Info: Total interconnect delay = 1.535 ns ( 70.93 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]" (data pin = "SWITCH1", clock pin = "50MHz") is 13.805 ns
    Info: + Longest pin to register delay is 17.196 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 1; PIN Node = 'SWITCH1'
        Info: 2: + IC(9.339 ns) + CELL(0.101 ns) = 10.745 ns; Loc. = LC_X8_Y13_N7; Fanout = 436; COMB Node = 'inst5'
        Info: 3: + IC(5.684 ns) + CELL(0.767 ns) = 17.196 ns; Loc. = LC_X31_Y13_N3; Fanout = 2; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]'
        Info: Total cell delay = 2.173 ns ( 12.64 % )
        Info: Total interconnect delay = 15.023 ns ( 87.36 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Offset between input clock "50MHz" and output clock "altpll0:inst4|altpll:altpll_component|_clk0" is 1.253 ns
    Info: - Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination register is 2.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.542 ns) + CELL(0.629 ns) = 2.171 ns; Loc. = LC_X31_Y13_N3; Fanout = 2; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]'
        Info: Total cell delay = 0.629 ns ( 28.97 % )
        Info: Total interconnect delay = 1.542 ns ( 71.03 % )
Info: tco from clock "50MHz" to destination pin "LED[1]" through register "wish_output:inst1|OUTPUT[1]" is 9.853 ns
    Info: + Offset between input clock "50MHz" and output clock "altpll0:inst4|altpll:altpll_component|_clk0" is 1.253 ns
    Info: + Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source register is 2.179 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1010; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.550 ns) + CELL(0.629 ns) = 2.179 ns; Loc. = LC_X29_Y16_N2; Fanout = 1; REG Node = 'wish_output:inst1|OUTPUT[1]'
        Info: Total cell delay = 0.629 ns ( 28.87 % )
        Info: Total interconnect delay = 1.550 ns ( 71.13 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 6.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y16_N2; Fanout = 1; REG Node = 'wish_output:inst1|OUTPUT[1]'
        Info: 2: + IC(4.344 ns) + CELL(1.879 ns) = 6.223 ns; Loc. = PIN_N13; Fanout = 0; PIN Node = 'LED[1]'
        Info: Total cell delay = 1.879 ns ( 30.19 % )
        Info: Total interconnect delay = 4.344 ns ( 69.81 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.879 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.879 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 3.131 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.763 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 522; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.134 ns) + CELL(0.629 ns) = 4.763 ns; Loc. = LC_X13_Y14_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]'
        Info: Total cell delay = 0.629 ns ( 13.21 % )
        Info: Total interconnect delay = 4.134 ns ( 86.79 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 1.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 14; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(1.543 ns) + CELL(0.102 ns) = 1.645 ns; Loc. = LC_X13_Y14_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]'
        Info: Total cell delay = 0.102 ns ( 6.20 % )
        Info: Total interconnect delay = 1.543 ns ( 93.80 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Aug 01 21:23:28 2006
    Info: Elapsed time: 00:00:10


