Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun May 13 23:10:12 2018
| Host         : air540 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   370 |
| Unused register locations in slices containing registers |  1056 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           23 |
|      3 |            5 |
|      4 |           36 |
|      5 |           20 |
|      6 |            5 |
|      7 |            7 |
|      8 |           28 |
|      9 |            3 |
|     10 |           19 |
|     11 |            3 |
|     12 |           40 |
|     13 |           11 |
|     14 |           29 |
|     15 |           12 |
|    16+ |          129 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2751 |          794 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             649 |          297 |
| Yes          | No                    | No                     |            4495 |         1429 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1177 |          324 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                                |                                                                                                                   Enable Signal                                                                                                                   |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0668_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_43_o_inv1_0                                                                                                                 |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_45_o_inv1_0                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                               |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0768_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0714_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0626_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                               |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                                                                             |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                                                                             |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0605_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                               |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_packet_inv                                                                                                                                  |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/messages_ins/_n0541                                                                                                                                              |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0582_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                               |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0590_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0587_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                          |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                          |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_urem_10ns_4nshbi_U14/dut_urem_10ns_4nshbi_div_U/dut_urem_10ns_4nshbi_div_u_0/E[0]                                                                                              |                                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0568_inv                                                                                                                                                                                            |                                                                                                                                                                                                 |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                    |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                     |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                                                                                      | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/srst                                                                                                                                                                               |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_state29                                                                                                                                                                    |                                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                        |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mul2_reg_28830                                                                                                                                                                     |                                                                                                                                                                                                 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0602_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                                                      |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex14_reg_28330                                                                                                                                                               |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                      |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                      |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                                                                             |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_271_o                                                                                                             |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv                                                                                                                                                                             |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                               |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0597_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                                                                        |                                                                                                                                                                                                 |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex17_reg_28230                                                                                                                                                               |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex4_mid276_v_reg_29230                                                                                                                                                       | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex4_mid276_v_reg_2923[5]_i_1_n_4                                                                                           |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex_reg_28480                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                      |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                                                                                |                                                                                                                                                                                                 |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ap_NS_fsm14_out                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/phi_urem_reg_236[5]_i_1_n_4                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/m_1_reg_26550                                                                                                                                                                        |                                                                                                                                                                                                 |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/arrayNo2_cast1_mid5_reg_29720                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/ap_NS_fsm10_out                                                                                                                                                                           | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/c_reg_63_0                                                                                                                              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/arrayNo2_mid_reg_29170                                                                                                                                                             |                                                                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/indvar_flatten_next1_reg_26300                                                                                                                                                     | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/indvar_flatten_next_reg_2625                                                                                                     |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/exitcond9_mid1_reg_25050                                                                                                                                                             | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/n_mid_reg_2494                                                                                                                     |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_7_o                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_NS_fsm112_out                                                                                                                                                                     | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_state26                                                                                                                  |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[2]                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv2                                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[0]                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[1]                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state44                                                                                                                                                                  |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                  |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[3]                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                   |                                                                                                                                                                                                 |                6 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0336_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0339_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                    |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/x_reg_850                                                                                                                                                                                 |                                                                                                                                                                                                 |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                   |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                  |                                                                                                                                                                                                 |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state33                                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mul3_reg_29280                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_4                                                                             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_56_reg_26650                                                                                                                                                                     |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_53_reg_26600                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                                                                                                |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_w_mem_8_wren_w                                                                                                                                                                                                |                                                                                                                                                                                                 |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_index_1_reg_25850                                                                                                                                                                  | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580[2]                                                                                                        |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next3_reg_25960                                                                                                                                                       |                                                                                                                                                                                                 |                4 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                               |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/indvar_flatten_next1_reg_26300                                                                                                                                                     |                                                                                                                                                                                                 |                6 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/y3_reg_9000                                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/o_index_reg_3230                                                                                                                                                                          |                                                                                                                                                                                                 |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/y_reg_740                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/ap_CS_fsm_state8                                                                                                                                                                                             |                                                                                                                                                                                                 |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_cnn_xcel_fu_114_output_V_we0                                                                                                                                                                             | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/SR[0]                                                                                                                                   |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/tmp_22_reg_631_reg0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/ap_CS_fsm_state4                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                                                                                   |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/E[0]                                                                                                                                                                                                                             | test_fpga_design/grp_cnn_xcel_fu_114/SR[0]                                                                                                                                                      |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state30                                                                                                                                                                  |                                                                                                                                                                                                 |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/E[0]                                                                                                                                         |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_urem_10ns_4nshbi_U14/dut_urem_10ns_4nshbi_div_U/E[0]                                                                                                                           |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                      |                7 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/m_valid_i_i_1__9_n_4                                                                                            |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_102_in                                                                                                                                                                           | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/phi_urem_reg_676[9]_i_1_n_4                                                                                                      |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[3].reg_slice_mi/p_1_in                                                                         |                8 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp14_reg_31440                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_reg_6620                                                                                                                                                                           | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_reg_662                                                                                                                          |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_4_reg_31850                                                                                                                                                            |                                                                                                                                                                                                 |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                                                    |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex10_reg_27690                                                                                                                                                               |                                                                                                                                                                                                 |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                                                                                  |                                                                                                                                                                                                 |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                      |                8 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                       |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]_0[0]                                                                         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                      |                7 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/messages_ins/_n0542                                                                                                                                              |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_8130                                                                                                                                                                             |                                                                                                                                                                                                 |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_urem_10ns_4nshbi_U14/dut_urem_10ns_4nshbi_div_U/start0                                                                                                                         |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_urem_10ns_4nsdEe_U1/dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/indvar_flatten1_reg_6871                                                                           |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_load_3_reg_28160                                                                                                                                                            |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_load_2_reg_30760                                                                                                                                                            |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                                                                 |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                       |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_81319_out                                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_813111_out                                                                                                                                                                       |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_8131                                                                                                                                                                             |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_5_reg_28380                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                               |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_268_o_inv                                                                                                                                                         |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/n_mid2_reg_26580                                                                                                                                                                   |                                                                                                                                                                                                 |                7 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex8_reg_28880                                                                                                                                                                |                                                                                                                                                                                                 |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                               |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_248_o_inv                                                                                                                                                       |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_2_reg_27790                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_6_reg_28530                                                                                                                                                          |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_1_reg_27530                                                                                                                                                          |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_7_reg_28680                                                                                                                                                          |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                                                                                  |                                                                                                                                                                                                 |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_load_reg_29330                                                                                                                                                            |                                                                                                                                                                                                 |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/reg_9110                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next3_reg_25960                                                                                                                                                       | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next_reg_2591                                                                                                       |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_0_1_phi_reg_767[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_state31                                                                                                                                                                    | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_2_s_reg_3190                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_2_2_phi_reg_844[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_0_2_phi_reg_778[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_2_0_phi_reg_855[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]_0                                                                            |                                                                                                                                                                                                 |                3 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_2_1_phi_reg_833[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_1_1_reg_33590                                                                                                                                                             |                                                                                                                                                                                                 |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/ap_CS_fsm_state2                                                                                                                                                                          |                                                                                                                                                                                                 |                6 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_6_2_2_reg_31260                                                                                                                                                               |                                                                                                                                                                                                 |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next3_reg_25960                                                                                                                                                       | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next3_reg_2596                                                                                                      |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                                                                 |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                                                                 |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/tmp32_V_3_reg_6800                                                                                                                                                                                           |                                                                                                                                                                                                 |               11 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_31_reg_30810                                                                                                                                                                     |                                                                                                                                                                                                 |                8 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                                                                 |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                                                                 |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_pp0_stage3                                                                                                                                                               |                                                                                                                                                                                                 |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_15_reg_26950                                                                                                                                                                     |                                                                                                                                                                                                 |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                       |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0378_inv                                                                                                                                                                                   |                                                                                                                                                                                                 |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0913_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                                                                 |                                                                                                                                                                                                 |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/ap_CS_fsm_state9                                                                                                                                                                                             |                                                                                                                                                                                                 |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_state27                                                                                                                                                                    |                                                                                                                                                                                                 |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_217_o_inv                                                                                                                                                      |                                                                                                                                                                                                 |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0891_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1040_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                               |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/indvar_flatten_next4_reg_24580                                                                                                                                                       |                                                                                                                                                                                                 |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                                                                 |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_NS_fsm145_out                                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state28                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0902_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0874_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                7 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                                                                 |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0783                                                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                         |                6 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                         |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                         |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                         |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ap_NS_fsm14_out                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/ap_NS_fsm15_out                                                                                                                                            |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/tmp32_V_3_reg_6800                                                                                                                                                                                           | test_fpga_design/grp_cnn_xcel_fu_114/tmp32_V_3_reg_680[31]_i_1_n_4                                                                                                                              |               10 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_state28                                                                                                                                                                    |                                                                                                                                                                                                 |                5 |             19 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_pp0_stage2                                                                                                                                                                 |                                                                                                                                                                                                 |                9 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                4 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0946_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                9 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                7 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |               10 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                9 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | xillybus_ins/srst                                                                                                                                                                               |                3 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                               | xillybus_ins/srst                                                                                                                                                                               |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/ap_CS_fsm_state10                                                                                                                                                                                            |                                                                                                                                                                                                 |               10 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                    |                7 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_pp0_stage1                                                                                                                                                               |                                                                                                                                                                                                 |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mac_muladd_6nibs_U17/dut_mac_muladd_6nibs_DSP48_0_U/p_0                                                                                                                        |                                                                                                                                                                                                 |               10 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               14 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_load_4_reg_28810                                                                                                                                                            |                                                                                                                                                                                                 |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_54_reg_28210                                                                                                                                                                     |                                                                                                                                                                                                 |                9 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/tmp32_V_6_reg_6850                                                                                                                                                                                           |                                                                                                                                                                                                 |                9 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_50_reg_27410                                                                                                                                                                     |                                                                                                                                                                                                 |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state29                                                                                                                                                                  |                                                                                                                                                                                                 |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_0_0_phi_reg_789[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                9 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_phi_reg_pp0_iter1_input_V_load_1_0_phi_reg_811[12]_i_1_n_4                                                                                                                      |                                                                                                                                                                                                 |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_pp0_stage0                                                                                                                                                                 |                                                                                                                                                                                                 |               11 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_1_reg_33440                                                                                                                                                               |                                                                                                                                                                                                 |                7 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                                                                                |                                                                                                                                                                                                 |                4 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                                                                 |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                                                                 |                8 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                                                                 |                7 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                                                                 |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                       |                                                                                                                                                                                                 |                7 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                       |                                                                                                                                                                                                 |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_28_reg_30410                                                                                                                                                                     |                                                                                                                                                                                                 |               13 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                       |                                                                                                                                                                                                 |                5 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                       |                                                                                                                                                                                                 |                8 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_index_1_2_reg_27940                                                                                                                                                              |                                                                                                                                                                                                 |               14 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1076_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_state45                                                                                                                                                                  |                                                                                                                                                                                                 |               10 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_102_in                                                                                                                                                                           | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_reg_654                                                                                                                        |                9 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/ap_CS_fsm_state10                                                                                                                                                                                            | test_fpga_design/grp_cnn_xcel_fu_114/msb_idx_reg_665[7]_i_1_n_4                                                                                                                                 |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv                                                                                                                                                                                            |                                                                                                                                                                                                 |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/ap_NS_fsm10_out                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0333_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                                                                                                    |                                                                                                                                                                                                 |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_98_o                                                                                                                                                               |                                                                                                                                                                                                 |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_94_o                                                                                                                                                   |                                                                                                                                                                                                 |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden                                                                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]2                                                                                                                                                        |                                                                                                                                                                                                 |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0143                                                                                                                                                                                 |                                                                                                                                                                                                 |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0605_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                                                                                      |                                                                                                                                                                                                 |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                                                                                      |                                                                                                                                                                                                 |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                                                                                       |                                                                                                                                                                                                 |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_index_0_1_reg_26130                                                                                                                                                                |                                                                                                                                                                                                 |                9 |             33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_pp0_stage2                                                                                                                                                               |                                                                                                                                                                                                 |               14 |             33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/newIndex12_reg_30260                                                                                                                                                               |                                                                                                                                                                                                 |               10 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_condition_451                                                                                                                                                                     |                                                                                                                                                                                                 |               11 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0921_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |               12 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/output_V3_addr_1_reg_31560                                                                                                                                                         |                                                                                                                                                                                                 |               13 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0357_inv                                                                                                                                                                                   |                                                                                                                                                                                                 |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/arrayNo2_cast1_mid2_reg_30500                                                                                                                                                      |                                                                                                                                                                                                 |               14 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_NS_fsm149_out                                                                                                                 |               19 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_index_reg_26750                                                                                                                                                                  |                                                                                                                                                                                                 |               12 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0246_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |               13 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                                                                                  |                                                                                                                                                                                                 |               13 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_index_1_reg_27470                                                                                                                                                                |                                                                                                                                                                                                 |               18 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_0_2_reg_33090                                                                                                                                                             |                                                                                                                                                                                                 |                9 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0977_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |               16 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot                                                                                                                                                                          |                                                                                                                                                                                                 |               14 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_32450                                                                                                                                                                 |                                                                                                                                                                                                 |               12 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0755                                                                                                                                                                                           |                                                                                                                                                                                                 |                8 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                                                                                      |                                                                                                                                                                                                 |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                 |                                                                                                                                                                                                 |               15 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                                                 |               14 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                                                 |               10 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                   |                                                                                                                                                                                                 |               11 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                                                                 |               11 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                                                                 |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |               11 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ap_CS_fsm_pp0_stage0                                                                                                                                                               |                                                                                                                                                                                                 |               14 |             46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0348_inv                                                                                                                                                                                          |                                                                                                                                                                                                 |               18 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_index_1_reg_25850                                                                                                                                                                  |                                                                                                                                                                                                 |               16 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       |                                                                                                                                                                                                 |               18 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/ap_NS_fsm11_out                                                                                                                                                                                                                  |                                                                                                                                                                                                 |               12 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_index_0_2_reg_26250                                                                                                                                                                |                                                                                                                                                                                                 |               15 |             50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/exitcond9_mid1_reg_25050                                                                                                                                                             |                                                                                                                                                                                                 |               17 |             52 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_5_0_2_reg_30860                                                                                                                                                               |                                                                                                                                                                                                 |               19 |             56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_5_0_1_reg_29860                                                                                                                                                               |                                                                                                                                                                                                 |               23 |             56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_5_1_reg_29160                                                                                                                                                                 |                                                                                                                                                                                                 |               17 |             56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/p_Val2_5_2_1_reg_31060                                                                                                                                                               |                                                                                                                                                                                                 |               17 |             56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_NS_fsm117_out                                                                                                                   |               25 |             59 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_pp0_stage3                                                                                                                                                                 |                                                                                                                                                                                                 |               24 |             60 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               16 |             62 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               15 |             62 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_172_o                                                                                                                                                                      |                                                                                                                                                                                                 |               15 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1104_inv                                                                                                                                                                                       |                                                                                                                                                                                                 |               28 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_784                                                                                                                                                                              |                                                                                                                                                                                                 |               31 |             70 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/reg_833                                                                                                                                                                              |                                                                                                                                                                                                 |               31 |             70 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/ap_CS_fsm_pp0_stage1                                                                                                                                                                 |                                                                                                                                                                                                 |               32 |             86 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                                                                                    |                                                                                                                                                                                                 |               36 |             94 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/srst04_out                                                                                                                                                                         |               44 |             98 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                             |               82 |            157 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                 |              840 |           2910 |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


