<!--UVM-->
<!--
  [time=May 25, 2025]
  Author : cyxie102425@gmail.com
-->
<h2 id="intf">Interface</h2>

<h3>Interface</h3>
<p class="codeBlock">
  interface bus_intf (input clk);
    logic valid;
    logic ready;
    logic [7:0] data;

    modport TB (
      input ready,
      output valid, data
    );

    modport DUT (
      input valid, data,
      output ready
    );
  endinterface: bus_intf
</p>

<!--
<h3>Connection</h3>
<p class=codeBlock>
module dut (bus_intf busIF);
  always @ (posedge busIF.clk) begin

  end
endmodule: dut

module tb;
  bit clk;
  always #10 clk=~clk;

  bus_intf busIF(clk);

  dut dut0(busIF.DUT);

  initial begin
    busIF.enable <= 1'b0;
    #10 busIF.enable <= 1'b1;
    #100 $finish;
  end
endmodule: tb
</p>
-->

To-do: class proxy for parameterized interface connection

<h2 id="ref">Reference</h2>

<ul>
  <li>
    <a href="https://www.chipverify.com/tutorials/uvm" target="_blank">
      ChipVerify - UVM Tutorial
    </a>
  </li>
  <li>
    <a href="https://vlsiverify.com/uvm/tlm/tlm-analysis-fifo/" target="_blank">
      TLM Analysis FIFO
    </a>
  </li>
  <li>
    <a href="https://forums.accellera.org/topic/1814-many-to-one-on-a-tlm/" target="_blank">
      Many-to-one on a TLM
    </a>
  </li>
  <li>
    <a href="https://verificationacademy.com/verification-methodology-reference/uvm/docs_1.1d/html/files/tlm1/uvm_tlm_fifos-svh.html" target="_blank">
      TLM FIFO Classes
    </a>
  </li>
  <li>
    <a href="https://blog.verificationgentleman.com/2015/08/31/sv-if-polymorphism-extendability.html" target="_blank">
      On SystemVerilog Interface Polymorphism and Extendability
    </a>
  </li>
  <li>
    <a href="https://blog.verificationgentleman.com/2014/09/03/emulating-multiple-inheritance-in-system-verilog.html" target="_blank">
      Fake It â€˜til You Make It - Emulating Multiple Inheritance in SystemVerilog
    </a>
  </li>
  <li>
    <a href="https://github.com/morganp/vim-SystemVerilogUVM.vim" target="_blank">
      vim-SystemVerilogUVM.vim
    </a>
  </li>
</ul>

