

================================================================
== Vitis HLS Report for 'write_phase'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.712 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      258|      258|  0.859 us|  0.859 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      42|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|      96|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_102_p2                       |         +|   0|  0|  15|           8|           1|
    |ap_condition_106                  |       and|   0|  0|   2|           1|           1|
    |out_stream_TLAST_int_regslice     |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          22|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|    8|         16|
    |i1_fu_54                          |   9|          2|    8|         16|
    |out_stream_TDATA_blk_n            |   9|          2|    1|          2|
    |result_stream_blk_n               |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   20|         40|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i1_fu_54                          |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 12|   0|   12|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|          write_phase|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|          write_phase|  return value|
|result_stream_dout            |   in|   16|     ap_fifo|        result_stream|       pointer|
|result_stream_num_data_valid  |   in|    9|     ap_fifo|        result_stream|       pointer|
|result_stream_fifo_cap        |   in|    9|     ap_fifo|        result_stream|       pointer|
|result_stream_empty_n         |   in|    1|     ap_fifo|        result_stream|       pointer|
|result_stream_read            |  out|    1|     ap_fifo|        result_stream|       pointer|
|out_stream_TREADY             |   in|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TVALID             |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TLAST              |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TDATA              |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TKEEP              |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB              |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
+------------------------------+-----+-----+------------+---------------------+--------------+

