% BibTex entry types: (from http://newton.ex.ac.uk/tex/pack/bibtex/btxdoc/node6.html)
%
% article
%   An article from a journal or magazine. Required fields: author, title, journal, year. Optional fields: volume, number, pages, month, note.
%
% book
%   A book with an explicit publisher. Required fields: author or editor, title, publisher, year. Optional fields: volume or number, series, address, edition, month, note.
%
% Field reference: http://newton.ex.ac.uk/tex/pack/bibtex/btxdoc/node7.html

@INPROCEEDINGS{beckler12,
    author={M. Beckler and R. D. Blanton},
    booktitle={2012 IEEE International Test Conference},
    title={{On-Chip Diagnosis for Early-Life and Wear-Out Failures}},
    year={2012},
    pages={1-10},
    keywords={failure analysis;fault diagnosis;integrated circuit testing;OpenSPARC T2 processor;TRAX dictionaries;early-life failure;fault avoidance;fault dictionaries;fault location;hierarchical dictionary;integrated-system robustness centers;memory storage;on-chip diagnosis;scalable architecture;transition-X fault model;unspecified transition fault model;wear-out failure;Circuit faults;Delay;Dictionaries;Integrated circuit modeling;Maintenance engineering;Robustness;System-on-a-chip},
    doi={10.1109/TEST.2012.6401580},
    ISSN={1089-3539},
    month={Nov},}

@INPROCEEDINGS{borkar03,
    author={S. Borkar and T. Karnik and S. Narendra and J. Tschanz and A. Keshavarzi and V. De},
    booktitle={Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)},
    title={{Parameter Variations and Impact on Circuits and Microarchitecture}},
    year={2003},
    pages={338-342},
    keywords={VLSI;design for manufacture;microprocessor chips;parameter estimation;body bias;frequency bins;high performance design;microarchitecture;parameter variation;process variations;temperature variations;voltage variations;CMOS technology;Circuits;Frequency;Microarchitecture;Microcomputers;Microprocessors;Permission;Temperature;Very large scale integration;Voltage},
    doi={10.1145/775832.775920},
    month={June},}

@ARTICLE{borkar05,
    author={S. Borkar},
    journal={IEEE Micro},
    title={{Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation}},
    year={2005},
    volume={25},
    number={6},
    pages={10-16},
    keywords={VLSI;integrated circuit design;integrated circuit reliability;integrated circuit testing;logic design;microprocessor chips;transistors;delay;leakage current;microarchitecture;reliable system design;testing;transistor degradation;transistor variability;unreliable components;Circuit testing;Degradation;Energy consumption;Error correction codes;Lithography;Power dissipation;Power system reliability;Productivity;Very large scale integration;Voltage;Hardware Computer System Organization},
    doi={10.1109/MM.2005.110},
    ISSN={0272-1732},
    month={Nov},}

@INPROCEEDINGS{borkar06,
    author={S. Borkar},
    booktitle={2006 43rd ACM/IEEE Design Automation Conference},
    title={{Electronics Beyond Nano-Scale CMOS}},
    year={2006},
    pages={807-808},
    keywords={CMOS integrated circuits;nanoelectronics;nanoelectronics;nanoscale CMOS;Bipolar transistors;CMOS technology;Circuit noise;Delay;Electron tubes;MOSFETs;Noise reduction;Relays;Scalability;Threshold voltage;CMOS;Design;Nano;Performance;Power;Reliability;Variability;Variations},
    doi={10.1145/1146909.1147115},
    ISSN={0738-100X},
    month={July},}

@INPROCEEDINGS{borkar07,
    author={S. Borkar},
    booktitle={2007 44th ACM/IEEE Design Automation Conference},
    title={{Thousand Core Chips: A Technology Perspective}},
    year={2007},
    pages={746-749},
    keywords={transistors;die networks;fine grain power management;many-core architecture;memory bandwidth;system resiliency;transistor;CMOS logic circuits;CMOS technology;Computer architecture;Logic arrays;Logic design;Microarchitecture;Multimedia systems;Permission;Power system reliability;Transistors;CMOS;Design;Memory;Performance;Power;Reliability;Variability},
    doi={10.1109/DAC.2007.375263},
    ISSN={0738-100X},
    month={June},}

@ARTICLE{blanton12,
    author={R. D. Blanton and W. C. Tam and X. Yu and J. E. Nelson and O. Poku},
    journal={IEEE Design Test of Computers},
    title={{Yield Learning Through Physically Aware Diagnosis of IC-Failure Populations}},
    year={2012},
    volume={29},
    number={1},
    pages={36-47},
    keywords={SRAM chips;failure analysis;integrated circuit testing;integrated circuit yield;learning (artificial intelligence);oscillators;transistors;IC-failure populations;SRAM;manufacturing perturbation;physically aware diagnosis;ring oscillators;test structures;transistors;yield learning;yield loss;Accuracy;Arrays;Failure analysis;Integrated circuits;Learning systems;Manufacturing processes;System testing;DFM;Yield;diagnosis;failure analysis;layout;learning;quality;scan;test},
    doi={10.1109/MDT.2011.2178587},
    ISSN={0740-7475},
    month={Feb},}

@ARTICLE{schroder03,
    author={Dieter K. Schroder and Jeff A. Babcock},
    title={{Negative Bias Temperature Instability: Road to Cross in Deep Submicron Silicon Semiconductor Manufacturing}},
    journal = {Journal of Applied Physics},
    volume = {94},
    number = {1},
    pages = {1-18},
    year = {2003},
    doi = {10.1063/1.1567461},}

@INPROCEEDINGS{agarwal07,
    author={M. Agarwal and B. C. Paul and M. Zhang and S. Mitra},
    booktitle={25th IEEE VLSI Test Symposium (VTS'07)},
    title={{Circuit Failure Prediction and its Application to Transistor Aging}},
    year={2007},
    pages={277-286},
    keywords={MOSFET;ageing;failure analysis;flip-flops;integrated circuit testing;65 nm;90 nm;NBTI aging;PMOS transistors;circuit failure prediction;classical error detection;delay faults;dominant PMOS aging mechanism;flip-flop;negative bias temperature instability;system data;system operation;system states;transistor aging;Aging;Circuit faults;Data analysis;Failure analysis;MOSFETs;Negative bias temperature instability;Niobium compounds;Performance analysis;Sensor systems;Titanium compounds},
    doi={10.1109/VTS.2007.22},
    ISSN={1093-0167},
    month={May},}

@INPROCEEDINGS{agarwal03,
    author={A. Agarwal and D. Blaauw and V. Zolotov},
    booktitle={ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)},
    title={{Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations}},
    year={2003},
    pages={900-907},
    keywords={Monte Carlo methods;benchmark testing;computational complexity;delay circuits;statistical analysis;statistical distributions;Monte Carlo simulation;benchmark circuits;circuit delay;exponential run time complexity;gate delays;inter-die process variations;intra-die process variations;probability distribution function;spatial correlations;statistical timing analysis;Circuit analysis computing;Circuit testing;Delay effects;Distributed computing;Distribution functions;Doping;Performance analysis;Permission;Semiconductor process modeling;Timing},
    doi={10.1109/ICCAD.2003.159781},
    month={Nov},}

@ARTICLE{xiong07,
    author={J. Xiong and V. Zolotov and L. He},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{Robust Extraction of Spatial Correlation}},
    year={2007},
    volume={26},
    number={4},
    pages={619-631},
    keywords={Monte Carlo methods;correlation methods;integrated circuit design;statistical analysis;Monte Carlo model;alternative-projection algorithm;constrained nonlinear optimization;convex analysis;modern chip designs;nearest correlation matrix;process variation;random fields;robust extraction;spatial correlation;static-timing analysis;statistical characteristics;Algorithm design and analysis;CMOS technology;Chip scale packaging;Constraint optimization;Constraint theory;Data mining;Monte Carlo methods;Noise measurement;Noise robustness;Semiconductor device noise;Extraction;modeling;nearest correlation matrix;process variation;spatial correlation;valid spatial correlation function},
    doi={10.1109/TCAD.2006.884403},
    ISSN={0278-0070},
    month={April},}

@ARTICLE{cai16,
    author={E. Cai and D. C. Juan and S. Garg and J. Park and D. Marculescu},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{Learning-Based Power/Performance Optimization for Many-Core Systems With Extended-Range Voltage/Frequency Scaling}},
    year={2016},
    volume={35},
    number={8},
    pages={1318-1331},
    keywords={MOSFET;multiprocessing systems;optimisation;power aware computing;FinFET-based chip-multiprocessors;energy efficiency;extended-range voltage/frequency scaling;learning-based power/performance optimization;many-core systems;model selection technique;near-threshold computing;next-generation multicore systems;process variations;throughput constraints;FinFETs;Integrated circuit modeling;Multicore processing;Optimization;Semiconductor device modeling;Threshold voltage;Throughput;Chip-multiprocessor (CMP);FinFET;convex optimization;dynamic voltage and frequency scaling (DVFS);machine learning;power management;process variation (PV)},
    doi={10.1109/TCAD.2015.2504330},
    ISSN={0278-0070},
    month={Aug},}

@article{bushan06,
    author={M. Bhushan and M. B. Ketchen and S. Polonsky and A. Gattiker},
    journal={IEEE International Conference on Microelectronic Test Structures},
    title={{Ring Oscillator Based Technique for Measuring Variability Statistics}},
    year={2006},
    pages={87-92},
}

@article{stellari09,
    author={F. Stellari and P. Song and A. J. Weger and D. L. Miles},
    journal={IEEE International Reliability Physics Symposium},
    title={{Mapping Systematic and Random Process Variations Using Light Emission from Off-State Leakage}},
    year={2009},
    pages={640-649},
}

@book{jha03,
    author = "Jha, N. K. and Gupta, S.",
    title = "Testing of {D}igital {S}ystems",
    publisher = "Cambridge University Press",
    year = "2003",
    address = "Cambridge, United Kingdom",
}

@book{abramovici90,
    author = "Abramovici, M. and Breuer, M. A. and Friedman, A. D.",
    title = "Digital {S}ystems {T}esting and {T}estable {D}esign",
    publisher = "Computer Science Press",
    year = "1990",
    address = "New York",
}

@book{agrawal00,
    author = "Agrawal, V. and Bushnell, M.",
    title = "Essentials of {E}lectronic {T}esting for {D}igital, {M}emory and {M}ixed-{S}ignal {VLSI} {C}ircuits",
    publisher = "Springer",
    year = "2000",
    address = "New York",
}

@article{hansen99,
    author="Hansen, M. C. and Yalcin, H. and Hayes, J. P.",
    title="Unveiling the {ISCAS}--85 {B}enchmarks: {A} {C}ase {S}tudy in {R}everse {E}ngineering",
    journal="IEEE Design and Test of Computers",
    year="1999",
    pages="72-80",
}

@article{corno99,
    author={Corno, F. and Reorda, M.S. and Squillero, G.},
    journal={IEEE Design and Test of Computers},
    title={{RT-level ITC'99 benchmarks and first ATPG results}},
    year={2000},
    pages={44-53}
}

@article{brglez85,
    author="Brglez, F. and Fujiwara, H.",
    title="A {N}eutral {N}etlist of 10 {C}ombinatorial {B}enchmark {C}ircuits and a {T}arget {T}ranslator in {FORTRAN}",
    journal="Proc. IEEE International Symposium on Circuits and Systems",
    year="1985",
}

@ARTICLE{pomeranz08,
    author={I. Pomeranz and S. M. Reddy},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation}},
    year={2008},
    volume={27},
    number={1},
    pages={137-146},
    keywords={circuit testing;fault simulation;at-speed fault simulation;at-speed test application;at-speed test sequence;fault coverage;faulty circuit testing;faulty line;faulty signal transition;test generation;transition fault model;Delay faults;fault simulation;synchronous sequential circuits;test generation;transition faults},
    doi={10.1109/TCAD.2007.907000},
    ISSN={0278-0070},
    month={Jan},}

@article{pomeranz08samediff,
    author = {Pomeranz, I. and Reddy, S. M.},
    journal = {IEEE/ACM Design, Automation and Test in Europe},
    pages = {1474-1479},
    title = {{A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution}},
    year = {2008}
}


@article{schuchman05,
    author = "Schuchman, E. and Vijaykumar, T. N.",
    title = "Rescue: {A} {M}icroarchitecture for {T}estability and {D}efect {T}olerance",
    journal= "International Symposium on Computer Architecture",
    year = "2005",
    pages = {160-171},
}

@book{johnson89,
    title="The {D}esign and {A}nalysis of {F}ault-{T}olerant {D}igital {S}ystems",
    author="Johnson, B",
    publisher="Addison-Wesley",
    year="1989"
}

@article{li08,
    author={Yanjing Li and Makar, S. and Mitra, S.},
    title={{CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns}},
    journal={IEEE/ACM Design, Automation and Test in Europe},
    year={2008},
    pages={885-890},
}

@article{li10casp,
    author={Y. Li and O. Mutlu and D. S. Gardner and S. Mitra},
    booktitle={VLSI Test Symposium (VTS)},
    title={{Concurrent Autonomous Self-Test for Uncore Components in System-on-Chips}},
    year={2010},
    pages={232-237},
}

@article{li13,
    author={Yanjing Li and Cheng, E. and Makar, S. and Mitra, S.},
    journal={IEEE International Test Conference},
    title={{Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study}},
    year={2013},
    pages={1-10},
}

@article{inoue08,
    author={Inoue, H. and Yanjing Li and Mitra, S.},
    title={{VAST: Virtualization-Assisted Concurrent Autonomous Self-Test}},
    journal={IEEE International Test Conference},
    year={2008},
    pages={885-890},
}

@book{siewiorek98,
    author={Siewiorek, D. P. and Swarz, R. S.},
    title={Reliable {C}omputer {S}ystems {D}esign and {E}valuation},
    edition={3rd},
    publisher={A.K. Peters},
    year={1998}
}

@article{ryan93,
    author={Ryan, P. G. and Fuchs, W. K. and Pomeranz, I.},
    title={Fault {D}ictionary {C}ompression and {E}quivalence {C}lass {C}omputation for {S}equential {C}ircuits},
    journal={IEEE/ACM International Conference Computer-Aided Design},
    year={1993},
    pages={508-511},
}

@article{tulloss78,
    author={Tulloss, R. E.},
    title={Size {O}ptimization of {F}ault {D}ictionaries},
    journal={Proc. Semiconductor Test Conf.},
    year={1978},
    pages={264-256}
}

@article{eichenberger08,
    author={Eichenberger, S. and others},
    journal={IEEE International Test Conference},
    title={Towards a {W}orld {W}ithout {T}est {E}scapes: {T}he {U}se of {V}olume {D}iagnosis to {I}mprove {T}est {Q}uality},
    year={2008},
    pages={1-10},
}

@article{reddy02,
    author={Reddy, V. and others},
    title={Impact of {N}egative {B}ias {T}emperature {I}nstability on {D}igital {C}ircuit {R}eliability},
    journal={Reliability Physics Symposium Proceedings},
    year={2002},
    pages={248-254},
}

@article{chen09,
    author={Tze Wee Chen and others},
    title={Experimental {S}tudy of {G}ate {O}xide {E}arly-{L}ife {F}ailures},
    journal={International Reliability Physics Symposium},
    year={2009},
    pages={650-658},
}

@article{chen08,
    author={Tze Wee Chen and Y. M. Kim and K. Kim and S. Mitra},
    title={Gate-{O}xide {E}arly {L}ife {F}ailure {P}rediction},
    journal={IEEE VLSI Test Symposium},
    year={2008},
    pages={111-118},
}

@article{desineni05,
    author = "Rao Desineni and R. D. Blanton",
    title = "Diagnosis of {A}rbitrary {D}efects {U}sing {N}eighborhood {F}unction {E}xtraction.",
    journal = "IEEE VLSI Test Symposium",
    year = {2005},
    pages={366-373},
}

@article{dwarakanath00,
    author={Dwarakanath, K. N. and Blanton, R. D.},
    title={Universal {F}ault {S}imulation {U}sing {F}ault {T}uples},
    journal={ACM/IEEE Design Automation Conference},
    year={2000},
    pages={786-789},
}

@article{blanton06,
    author={Blanton, R. D. and Dwarakanath, K. N. and Desineni, R.},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={Defect {M}odeling {U}sing {F}ault {T}uples},
    year={2006},
    pages={2450-2464},
    volume={25},
    number={11},
    month={Nov.},
}

@article{yu08,
    author={Yu, X. and Blanton, R. D.},
    journal={IEEE Internaltional Test Conference},
    title={An {E}ffective and {F}lexible {M}ultiple {D}efect {D}iagnosis {M}ethodology {U}sing {E}rror {P}ropagation {A}nalysis},
    year={2008},
    pages={1-9},
}

@ARTICLE{yu10,
    author={X. Yu and R. D. Blanton},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{Diagnosis of Integrated Circuits With Multiple Defects of Arbitrary Characteristics}},
    year={2010},
    volume={29},
    number={6},
    pages={977-987},
    keywords={automatic test pattern generation;fault diagnosis;integrated circuit testing;arbitrary failing pattern;integrated circuit diagnosis;multiple-defect diagnosis;Bridge circuits;Circuit analysis;Circuit faults;Circuit simulation;Circuit testing;Failure analysis;Fault diagnosis;Integrated circuit testing;Logic circuits;Logic devices;Candidate isolation;failure diagnosis;integrated circuit testing;multiple-defect;physical failure analysis},
    doi={10.1109/TCAD.2010.2048352},
    ISSN={0278-0070},
    month={June},}

@article{biswas04,
    author={Biswas, S. and Dwarakanath, K. N. and Blanton, R. D.},
    journal={IEEE VLSI Test Symposium},
    title={Generalized {S}ensitization {U}sing {F}ault {T}uples},
    year={2004},
    pages={297-303},
}

@misc{opengl,
    title={{O}pen{GL} - {T}he {I}ndustry {S}tandard for {H}igh {P}erformance {G}raphics},
    howpublished={{https://www.opengl.org/}},
}

@misc{cuda,
    title={{NVIDIA} {CUDA}: {C}ompute {U}nified {D}evice {A}rchitecture},
    howpublished={{https://developer.nvidia.com/category/zone/cuda-zone}},
}

@misc{sun11,
    title={Open{SPARC} {T}2 {P}rocessor},
    howpublished={{http://www.opensparc.net/ opensparc-t2/index.html}},
}

@misc{tmax,
    title={Tetra{M}{A}{X} {A}utomatic {T}est {P}attern {G}eneration},
    howpublished={{http://www.synopsys.com/ Tools/Implementation /RTLSynthesis/Pages/TetraMAXATPG.aspx}},
}

% fault dictionary papers
@article{arslan02,
    author={Arslan, B. and Orailoglu, A.},
    journal={IEEE International Conference on Computer Design},
    title={Fault {D}ictionary {S}ize {R}eduction {T}hrough {T}est {R}esponse {S}uperposition},
    year={2002},
    pages={480-485},
}

@article{bernardi06,
    author={Bernardi, P. and Grosso, M. and Rebaudengo, M. and Sonza Reorda, M.},
    journal={IEEE VLSI Test Symposium},
    title={A {P}attern {O}rdering {A}lgorithm for {R}educing the {S}ize of {F}ault {D}ictionaries},
    year={2006},
    pages={365-391},
}

@article{boppana94,
    author={Boppana, V. and Fuchs, W. K.},
    journal={IEEE/ACM International Conference Computer-Aided Design},
    title={Fault {D}ictionary {C}ompaction {B}y {O}utput {S}equence {R}emoval},
    year={1994},
    pages={576-579},
}

@article{chakravarty99,
    author={Chakravarty, S. and others},
    journal={IEEE VLSI Test Symposium},
    title={Techniques to {E}ncode and {C}ompress {F}ault {D}ictionaries},
    year={1999},
    pages={195-200},
}

@article{boppana96,
    author={Boppana, V. and others},
    journal={IEEE VLSI Test Symposium},
    title={Full {F}ault {D}ictionary {S}torage {B}ased on {L}abeled {T}ree {E}ncoding},
    year={1996},
    pages={174-179},
}

@ARTICLE{chess99,
    author={B. Chess and T. Larrabee},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{Creating Small Fault Dictionaries [Logic Circuit Fault Diagnosis]}},
    year={1999},
    volume={18},
    number={3},
    pages={346-356},
    keywords={circuit analysis computing;data compression;fault diagnosis;fault simulation;integrated circuit testing;integrated logic circuits;logic testing;data-compression techniques;diagnostic fault simulation;dictionary organization;dictionary-based diagnosis;encoding;error sets;fault diagnosis;fault dictionaries;small lossless dictionaries;very large circuits;CMOS technology;Circuit faults;Circuit testing;Dictionaries;Failure analysis;Fault diagnosis;Manufacturing processes;Production;Standards organizations;Wire},
    doi={10.1109/43.748164},
    ISSN={0278-0070},
    month={Mar},}

@article{hong07,
    author={Yu-Ru Hong and Juinn-Dar Huang},
    journal={IEEE Asia and South Pacific Design Automation Conference},
    title={Fault {D}ictionary {S}ize {R}eduction for {M}illion-{G}ate {L}arge {C}ircuits},
    year={2007},
    pages={829-834},
}

@article{pomeranz92,
    author = {Pomeranz, I. and Reddy, S. M.},
    title = {On the {G}eneration of {S}mall {D}ictionaries for {F}ault {L}ocation},
    journal = {IEEE/ACM International Conference Computer-Aided Design},
    year = {1992},
    pages={272-279},
}

@article{dhillon07,
    author = {Dhillon, I. and others},
    journal={IEEE Transactions on Pattern Analysis and Machine Intelligence},
    title={Weighted {G}raph {C}uts without {E}igenvectors: {A} {M}ultilevel {A}pproach},
    year={2007},
    pages={1944-1957},
    volume={29},
    number={11},
    month={Nov.},
}

# GPU papers
@article{croix09,
    author={Croix, J.F. and Khatri, S.P.},
    journal={IEEE/ACM International Conference on Computer-Aided Design},
    title={Introduction to {GPU} programming for {EDA}},
    year={2009},
    pages={276-280},
}

@article{amin97,
 author = {Amin, Minesh B. and Vinnakota, Bapiraju},
 title = {Workload {D}istribution in {F}ault {S}imulation},
 journal = {Journal of Electronic Testing},
 volume = {10},
 number = {3},
 month = {Jun.},
 year = {1997},
 pages = {277-282},
}

@article{abramovici82,
 author = {Abramovici, M. and Levendel, Y. H. and Menon, P. R.},
 title = {A {L}ogic {S}imulation {M}achine},
 journal={ACM/IEEE Design Automation Conference},
 year = {1982},
 pages = {65-73},
}

@ARTICLE{agrawal87,
    author={Agrawal, P. and Dally, W.J. and Fischer, W. C. and Jagadish, H.V. and Krishnakumar, A. S. and Tutundjian, R.},
    journal={IEEE {D}esign {T}est of {C}omputers},
    title={{MARS: A Multiprocessor-Based Programmable Accelerator}},
    year={1987},
    volume={4},
    number={5},
    pages={28-36},
}

@article{narayanan92,
 author = {Narayanan, Vinod and Pitchumani, Vijay},
 title = {{Fault simulation on massively parallel SIMD machines: algorithms, implementations and results}},
 journal = {Journal of Electronic Testing},
 volume = {3},
 number = {1},
 month = "Feb.",
 year = {1992},
 pages = {79-92},
}

@article{tai93,
    author={Tai, S.-E. and Bhattacharya, D.},
    journal={IEEE International Conference on Computer Design: VLSI in Computers and Processors},
    title={{Pipelined fault simulation on parallel machines using the circuit flow graph}},
    year={1993},
    pages={564-567},
}

@article{pfister82,
    author={Pfister, G.F.},
    journal= {ACM/IEEE Design Automation Conference},
    title={{The Yorktown Simulation Engine: Introduction}},
    year={1982},
    pages={51-54},
}


@article{beece88,
    author={Beece, D.K. and Deiberg, G. and Papp, G. and Villante, F.},
    journal= {ACM/IEEE Design Automation Conference},
    title={{The IBM engineering verification engine}},
    year={1988},
    pages={218-224},
}

@article{ozguner88,
    author={Ozguner, F. and Daoud, R.},
    journal={IEEE/ACM International Conference Computer-Aided Design},
    title={{Vectorized fault simulation on the Cray X-MP supercomputer}},
    year={1988},
    pages={198-201},
}

@article{lee91,
    author={Lee, H. K. and Ha, D. S.},
    journal={IEEE Internaltional Test Conference},
    title={{An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation}},
    year={1991},
}

@article{parkes95,
    author={Parkes, S. and Banerjee, P. and Patel, J.},
    journal={IEEE International Conference on Computer Design},
    title={{A parallel algorithm for fault simulation based on PROOFS}},
    year={1995},
    pages={616-621},
}

@article{gulati09,
    author={Gulati, K. and Khatri, S.P.},
    journal={IEEE International High Level Design Validation and Test Workshop},
    title={Fault table generation using Graphics Processing Units},
    year={2009},
    pages={60-67},
}

@article{li10,
    author={Li, Min and Hsiao, M.S.},
    journal={IEEE Asian Test Symposium},
    title={{FSimGP\textasciicircum 2: An Efficient Fault Simulator with GPGPU}},
    year={2010},
    pages={15-20},
}

@article{kochte10,
    author={Kochte, M.A. and Schaal, M. and Wunderlich, H. and Zoellin, C.G.},
    journal={ACM/IEEE Design Automation Conference},
    title={{Efficient fault simulation on many-core processors}},
    year={2010},
    pages={380-385},
}

@article{huaweili10,
    author={Li, Huawei and Xu, Dawen and Han, Yinhe and Cheng, Kwang-Ting and Li, Xiaowei},
    journal={IEEE International Test Conference},
    title={{nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications}},
    year={2010},
    pages={1-10},
}

@article{gulati08,
    author={Gulati, K. and Khatri, S.P.},
    journal={ACM/IEEE Design Automation Conference},
    title={{Towards acceleration of fault simulation using Graphics Processing Units}},
    year={2008},
    pages={822-827}
}

@article{qian11,
    author={Qian, Hao and Deng, Yangdong},
    journal={IEEE/ACM International Conference Computer-Aided Design},
    title={{Accelerating RTL simulation with GPUs}},
    year={2011},
    pages={687-693},
}

@article{chatterjee09,
    author={Chatterjee, D. and DeOrio, A. and Bertacco, V.},
    journal={IEEE/ACM Design, Automation and Test in Europe},
    title={{GCS: High-performance gate-level simulation with GPGPUs}},
    year={2009},
    pages={1332-1337},
}

@article{ali14,
    author={Y. Ali and Y. Yamato and T. Yoneda and K. Hatayama and M. Inoue},
    title={Parallel {P}ath {D}elay {F}ault {S}imulation for {M}ulti/{M}any-{C}ore {P}rocessors with {SIMD} {U}nits},
    journal={IEEE Asian Test Symposium},
    year={2014},
    pages={292-297},
}

@article{bombieri12,
    author={N. Bombieri and F. Fummi and V. Guarnieri},
    journal={IEEE/ACM Design, Automation and Test in Europe},
    title={{FAST-GP}: {A}n {RTL} functional verification framework based on fault simulation on {GP-GPU}s},
    year={2012},
    pages={562-565},
}

@misc{epfl,
    author={Luca Amar{\'u} and Pierre-Emmanuel Gaillardon and Giovanni De Micheli},
    title={The {EPFL} {C}ombinational {B}enchmark {S}uite},
    howpublished={{http://lsi.epfl.ch/benchmarks}},
}

@ARTICLE{pomeranz16,
    author={I. Pomeranz},
    journal={IEEE Transactions on Computers},
    title={{Improving the Accuracy of Defect Diagnosis with Multiple Sets of Candidate Faults}},
    year={2016},
    volume={65},
    number={7},
    pages={2332-2338},
    keywords={benchmark testing;fault diagnosis;set theory;candidate faults;confidence levels;defect diagnosis procedure;faulty output response;Accuracy;Benchmark testing;Circuit faults;Computational modeling;Failure analysis;Fault diagnosis;Integrated circuit modeling;Candidate faults;defect diagnosis;failure analysis;testing;transition faults},
    doi={10.1109/TC.2015.2468234},
    ISSN={0018-9340},
    month={July},}

@article{chen14,
    author={P. J. Chen and C. C. Che and J. C. M. Li and S. F. Kuo and P. Y. Hsueh and C. Y. Kuo and J. N. Lee},
    journal={IET Computers Digital Techniques},
    title={Physical-{A}ware {S}ystematic {M}ultiple {D}efect {D}iagnosis},
    year={2014},
    pages={199-209},
}

@article{karnik02,
    author={T. Karnik and S. Borkar and V. De},
    journal={IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.},
    title={Sub-90 nm {T}echnologies-{C}hallenges and {O}pportunities for {CAD}},
    year={2002},
    pages={203-206},
}

@misc{itrspids,
    title={Process Integration, Devices and Structures},
    author={{International Technology Roadmap for Semiconductors (ITRS) 2013}},
    howpublished={{http://www.semiconductors.org/clientuploads/ Research\textunderscore Technology/ITRS/2013/2013PIDS.pdf}},
}

@ARTICLE{stroud94,
    author={C. E. Stroud},
    journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    title={{Reliability of Majority Voting Based VLSI Fault-Tolerant Circuits}},
    year={1994},
    volume={2},
    number={4},
    pages={516-521},
    keywords={VLSI;circuit analysis computing;compensation;integrated circuit reliability;integrated logic circuits;redundancy;reliability theory;IC reliability;VLSI fault-tolerant circuits;fault injection simulation method;majority voting based circuits;module faults compensation;multiple faults;reliability model;replicated circuit modules;survivability distribution;Circuit faults;Circuit simulation;Fault tolerance;Hardware;Nuclear magnetic resonance;Predictive models;Protection;Redundancy;Very large scale integration;Voting},
    doi={10.1109/92.335020},
    ISSN={1063-8210},
    month={Dec},}

@article{radu00,
    author={M. Radu and D. Pitica and C. Posteuca},
    journal={International Symposium on Electronic Materials and Packaging (EMAP2000)},
    title={Reliability and {F}ailure {A}nalysis of {V}oting {C}ircuits in {H}ardware {R}edundant {D}esign},
    year={2000},
    pages={421-423},
}

@article{johnson08,
    author={J. Johnson and W. Howes and M. Wirthlin and D. L. McMurtrey and M. Caffrey and P. Graham and K. Morgan},
    journal={2008 IEEE Aerospace Conference},
    title={Using {D}uplication with {C}ompare for {O}n-line {E}rror {D}etection in {FPGA}-based {D}esigns},
    year={2008},
    pages={1-11},
}

@misc{spectrumselfdriving,
    author={IEEE Spectrum},
    title={Special {R}eport: {T}he {S}elf-{D}riving {C}ar},
    howpublished={{http://spectrum.ieee.org/static/the-self-driving-car}},
}

@article{srinivasan04,
    author={J. Srinivasan and S. V. Adve and P. Bose and J. A. Rivers},
    journal={International Conference on Dependable Systems and Networks},
    title={The {I}mpact of {T}echnology {S}caling on {L}ifetime {R}eliability},
    year={2004},
    pages={177-186},
}

@ARTICLE{pomeranz97,
    author={I. Pomeranz and S. M. Reddy},
    journal={IEEE Transactions on Computers},
    title={{On Dictionary-Based Fault Location in Digital Logic Circuits}},
    year={1997},
    volume={46},
    number={1},
    pages={48-59},
    keywords={fault diagnosis;fault location;logic CAD;logic testing;ISCAS-85 circuits;circuit diagnoses;compaction techniques;dictionary-based fault location;digital logic circuits;precomputed dictionary;Circuit faults;Circuit simulation;Circuit testing;Computational modeling;Dictionaries;Electrical fault detection;Fault diagnosis;Fault location;Logic circuits;Switches},
    doi={10.1109/12.559802},
    ISSN={0018-9340},
    month={Jan},}

@ARTICLE{jeong09,
    author={K. Jeong and A. B. Kahng and K. Samadi},
    journal={IEEE Transactions on Semiconductor Manufacturing},
    title={{Impact of Guardband Reduction On Design Outcomes: A Quantitative Approach}},
    year={2009},
    volume={22},
    number={4},
    pages={552-565},
    keywords={SPICE;cellular arrays;embedded systems;foundries;integrated circuit layout;integrated circuit manufacture;integrated circuit technology;program processors;semiconductor industry;65-nm libraries;90-nm libraries;ARM-TSMC production libraries;EDA;IBM variation-aware timing methodology;design cycle time;design quality;dynamic power reduction;fine-grain SPICE simulations;foundries;implementation flow;industrial embedded processor core;layout restrictions;leakage power reduction;manufacturing-friendly IC design;model guardband reduction impact;open-source cores;quantitative method;relaxing process variation limits;routed wirelength reduction;semiconductor industry;standard-cell area reduction;technology roadmap;Design guardband;design of experiments;process variation;yield},
    doi={10.1109/TSM.2009.2031789},
    ISSN={0894-6507},
    month={Nov},}

@article{wang14,
    author={Y. D. Wang and K. J. Lee},
    journal={IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)},
    title={{Efficient Pattern Generation for Transition-Fault Diagnosis Using Combinational Circuit Model}},
    year={2014},
}

@article{lee04,
    author={H. Lee and I. Pomeranz and S. M. Reddy},
    Journal={International Symposium on Signals, Circuits and Systems. Proceedings},
    title={{Scan BIST targeting transition faults using a Markov source}},
    year={2004},
    pages={497-502},
}

@article{gherman07,
    author={V. Gherman and H. J. Wunderlich and J. Schloeffel and M. Garbers},
    journal={IET Computers Digital Techniques},
    title={{Deterministic Logic BIST for Transition Fault Testing}},
    year={2007},
    pages={180-186},
}

@article{touba96,
    author={N. A. Touba and E. J. McCluskey},
    journal={Proceedings International Test Conference 1996. Test and Design Validity},
    title={{Altering a pseudo-random bit sequence for scan-based BIST}},
    year={1996},
    pages={167-175},
}

@article{wunderlich96,
    author={H. J. Wunderlich and G. Kiefer},
    journal={Proceedings of International Conference on Computer Aided Design},
    title={{Bit-flipping BIST}},
    year={1996},
    pages={337-343},
}

@article{ren15,
    author={X. Ren and M. Martin and R. D. Blanton},
    journal={{IEEE VLSI Test Symposium}},
    title={{Improving Accuracy of On-chip Diagnosis via Incremental Learning}},
    year={2015},
    pages={1-6},
}

@article{natarajan98,
    author={S. Natarajan and M. A. Breuer and S. K. Gupta},
    journal={Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems},
    title={{Process Variations and Their Impact on Circuit Operation}},
    year={1998},
    pages={73-81},
}

@article{hsiung15,
    author={H. Hsiung and S. K. Gupta},
    journal={IEEE VLSI Test Symposium (VTS)},
    title={{A Multi-Layered Methodology for Defect-Tolerance of Datapath Modules in Processors}},
    year={2015},
    pages={1-6},
}

@article{heragu96,
    author={K. Heragu and J. H. Patel and V. D. Agrawal},
    journal={Proceedings of 14th VLSI Test Symposium},
    title={{Segment Delay Faults: A New Fault Model}},
    year={1996},
    pages={32-39},
}

@ARTICLE{lin87,
    author={Chin Jen Lin and S. M. Reddy},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    title={{On Delay Fault Testing in Logic Circuits}},
    year={1987},
    volume={6},
    number={5},
    pages={694-703},
    keywords={Circuit faults;Circuit testing;Clocks;Electrical fault detection;Fault detection;Logic circuits;Logic testing;Manufacturing;Propagation delay;System testing},
    doi={10.1109/TCAD.1987.1270315},
    ISSN={0278-0070},
    month={September},}

@article{smith85,
    author={G. L. Smith},
    title={{Model for Delay Faults Based Upon Paths}},
    journal={{Proc. International Test Conf}},
    year={1985},
    pages={342-349},
}

@article{cuviello99,
    author={M. Cuviello and S. Dey and Xiaoliang Bai and Yi Zhao},
    journal={IEEE/ACM International Conference on Computer-Aided Design},
    title={{Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects}},
    year={1999},
    pages={297-303},
}

@ARTICLE{pomeranz08tpdf,
    author={I. Pomeranz and S. M. Reddy},
    journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    title={{Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects}},
    year={2008},
    volume={16},
    number={1},
    pages={98-107},
    keywords={automatic test pattern generation;fault simulation;integrated circuit modelling;integrated circuit reliability;integrated circuit testing;circuit faulty behavior;cumulative effect;delay defects;fault detection;fault simulation;nonrobust tests;single transition faults;test generation procedures;transition path delay fault model;Circuit analysis;Circuit faults;Circuit simulation;Circuit testing;Cities and towns;Delay effects;Delay lines;Electrical fault detection;Fault detection;Robustness;Delay defects;fault simulation;path delay faults;test generation;transition faults},
    doi={10.1109/TVLSI.2007.909796},
    ISSN={1063-8210},
    month={Jan},}

@INPROCEEDINGS{lin05,
    author={Xijiang Lin and J. Rajski},
    booktitle={Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.},
    title={Propagation delay fault: a new fault model to test delay faults},
    year={2005},
    volume={1},
    pages={178-183 Vol. 1},
    keywords={delays;fault diagnosis;logic circuits;logic testing;distributed delay defects;fault propagation paths;gate terminal;gross gate delay defects;propagation delay fault model;test set;timing violation;transition fault model;Circuit faults;Circuit testing;Clocks;Delay effects;Frequency;Graphics;Logic circuits;Manufacturing;Propagation delay;Timing},
    doi={10.1109/ASPDAC.2005.1466153},
    ISSN={2153-6961},
    month={Jan},}

@INPROCEEDINGS{benware04,
    author={B. Benware and C. Lu and J. Van Slyke and Prabhu Krishnamurthy and R. Madge and M. Keim and M. Kassab and J. Rajski},
    booktitle={2004 International Conferce on Test},
    title={Affordable and effective screening of delay defects in ASICs using the inline resistance fault model},
    year={2004},
    pages={1285-1294},
    keywords={application specific integrated circuits;automatic test pattern generation;delays;fault diagnosis;integrated circuit modelling;integrated circuit testing;ASIC;ATPG;IDDQ;inline resistance fault model;multiple test coverage metrics;statistical post processing;test patterns;timing failures;transition delay fault model;transition delay fault testing;very deep submicron technology;Application specific integrated circuits;Automatic test pattern generation;Circuit faults;Circuit testing;Delay effects;Large scale integration;Logic testing;Production;Test pattern generators;Timing},
    doi={10.1109/TEST.2004.1387403},
    month={Oct},}
