<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RAIL: common/rail_assert_error_codes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rail__assert__error__codes_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rail_assert_error_codes.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rail__assert__error__codes_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __RAIL_ASSERT_ERROR_CODES_H__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __RAIL_ASSERT_ERROR_CODES_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rail__types_8h.html">rail_types.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___assertions.html#gafd779e70e265bf88a101d5609733f6bc">   46</a></span>&#160;<a class="code" href="rail__types_8h.html#a33b008ce6c2ac13dc03e3e4682af00b7">RAIL_ENUM_GENERIC</a>(<a class="code" href="group___assertions.html#gafd779e70e265bf88a101d5609733f6bc">RAIL_AssertErrorCodes_t</a>, uint32_t)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  RAIL_ASSERT_FAILED_APPENDED_INFO_MISSING = 0,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  RAIL_ASSERT_FAILED_RX_FIFO_BYTES = 1,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  RAIL_ASSERT_FAILED_RX_FIFO_ZERO_BYTES_READ = 2,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  RAIL_ASSERT_FAILED_ILLEGAL_RXLEN_ENTRY_STATUS = 3,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  RAIL_ASSERT_FAILED_BAD_PACKET_LENGTH = 4,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  RAIL_ASSERT_FAILED_SYNTH_DIVCTRL_ENUM_CONVERSION_ERROR = 5,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RX_FIFO = 6,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RXLEN_FIFO = 7,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TX_FIFO = 8,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TXACK_FIFO = 9,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  RAIL_ASSERT_FAILED_PBUFFER_NOT_DEFINED = 10,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  RAIL_ASSERT_FAILED_INSUFFICIENT_BYTES_IN_RX_PACKET = 11,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  RAIL_ASSERT_FAILED_CLOCK_PRESCALER = 12,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  RAIL_ASSERT_FAILED_RTCC_POST_WAKEUP = 13,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  RAIL_ASSERT_FAILED_SYNTH_VCO_FREQUENCY = 14,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  RAIL_ASSERT_FAILED_RAC_STATE = 15,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  RAIL_ASSERT_FAILED_TO_BE_ASSIGNED = 16, <span class="comment">// Placeholder.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  RAIL_ASSERT_FAILED_NESTED_SEQUENCER_LOCK = 17,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  RAIL_ASSERT_FAILED_RSSI_AVERAGE_DONE = 18,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  RAIL_ASSERT_FAILED_DFL_BITS_SIZE = 19,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  RAIL_ASSERT_FAILED_PROTIMER_RANDOM_SEED = 20,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  RAIL_ASSERT_FAILED_EFR32XG1_REGISTER_SIZE = 21,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  RAIL_ASSERT_FAILED_PROTIMER_CHANNEL = 22,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  RAIL_ASSERT_FAILED_TIMER_REQUIRES_WRAP = 23,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  RAIL_ASSERT_FAILED_BASECNTTOP = 24,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  RAIL_ASSERT_FAILED_DEPRECATED_LBTRETRY = 25,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  RAIL_ASSERT_FAILED_RTCC_SYNC_MISSED = 26,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  RAIL_ASSERT_FAILED_CLOCK_SOURCE_NOT_READY = 27,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  RAIL_ASSERT_FAILED_TIMINGS_INVALID = 28,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  RAIL_ASSERT_NULL_HANDLE = 29,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  RAIL_ASSERT_FAILED_SCHED_TIMER_NOT_RUNNING = 30,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  RAIL_ASSERT_FAILED_NO_ACTIVE_CONFIG = 31,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SWITCH = 32,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  RAIL_ASSERT_FAILED_RFINIT = 33,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SCHEDRX = 34,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  RAIL_ASSERT_FAILED_INVALID_HANDLE_SCHEDTX = 35,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  RAIL_ASSERT_FAILED_INACTIVE_HANDLE_SCHEDTX = 36,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  RAIL_ASSERT_FAILED_CONFIG_INDEX_INVALID = 37,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SINGLEPROTOCOL = 38,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  RAIL_ASSERT_DEPRECATED_FUNCTION = 39,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  RAIL_ASSERT_MULTIPROTOCOL_NO_EVENT = 40,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  RAIL_ASSERT_FAILED_INVALID_INTERRUPT_ENABLED = 41,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  RAIL_ASSERT_CONVERSION_CURVES_NOT_INITIALIZED = 42,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  RAIL_ASSERT_DIVISION_BY_ZERO = 43,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  RAIL_ASSERT_CANT_USE_HARDWARE = 44,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  RAIL_ASSERT_NULL_PARAMETER = 45,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  RAIL_ASSERT_INVALID_TASK_TYPE = 46,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  RAIL_ASSERT_SMALL_SYNTH_RADIO_CONFIG_BUFFER = 47,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  RAIL_ASSERT_CHANNEL_HOPPING_BUFFER_TOO_SHORT = 48,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  RAIL_ASSERT_INVALID_MODULE_ACTION = 49,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  RAIL_ASSERT_CHANNEL_HOPPING_INVALID_RADIO_CONFIG = 50,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  RAIL_ASSERT_CHANNEL_CHANGE_FAILED = 51,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  RAIL_ASSERT_INVALID_REGISTER = 52,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  RAIL_ASSERT_FAILED_LO_DIV_NULL_STATE = 53,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  RAIL_ASSERT_CACHE_CONFIG_FAILED = 54,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  RAIL_ASSERT_NULL_TRANSITIONS = 55,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  RAIL_ASSERT_BAD_LDMA_TRANSFER = 56,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  RAIL_ASSERT_INVALID_RTCC_SYNC_VALUES = 57,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  RAIL_ASSERT_SEQUENCER_FAULT = 58,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  RAIL_ASSERT_BUS_ERROR = 59,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  RAIL_ASSERT_INVALID_FILTERING_CONFIG = 60,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_APPENDED_INFO_MISSING               ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_APPENDED_INFO_MISSING)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RX_FIFO_BYTES                       ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RX_FIFO_BYTES)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RX_FIFO_ZERO_BYTES_READ             ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RX_FIFO_ZERO_BYTES_READ)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_ILLEGAL_RXLEN_ENTRY_STATUS          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_ILLEGAL_RXLEN_ENTRY_STATUS)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_BAD_PACKET_LENGTH                   ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_BAD_PACKET_LENGTH)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_SYNTH_DIVCTRL_ENUM_CONVERSION_ERROR ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_SYNTH_DIVCTRL_ENUM_CONVERSION_ERROR)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RX_FIFO            ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RX_FIFO)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RXLEN_FIFO         ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_UNEXPECTED_STATE_RXLEN_FIFO)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TX_FIFO            ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TX_FIFO)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TXACK_FIFO         ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_UNEXPECTED_STATE_TXACK_FIFO)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_PBUFFER_NOT_DEFINED                 ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_PBUFFER_NOT_DEFINED)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_INSUFFICIENT_BYTES_IN_RX_PACKET     ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_INSUFFICIENT_BYTES_IN_RX_PACKET)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_CLOCK_PRESCALER                     ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_CLOCK_PRESCALER)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RTCC_POST_WAKEUP                    ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RTCC_POST_WAKEUP)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_SYNTH_VCO_FREQUENCY                 ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_SYNTH_VCO_FREQUENCY)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RAC_STATE                           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RAC_STATE)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_NESTED_SEQUENCER_LOCK               ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_NESTED_SEQUENCER_LOCK)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RSSI_AVERAGE_DONE                   ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RSSI_AVERAGE_DONE)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_DFL_BITS_SIZE                       ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_DFL_BITS_SIZE)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_PROTIMER_RANDOM_SEED                ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_PROTIMER_RANDOM_SEED)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_EFR32XG1_REGISTER_SIZE              ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_EFR32XG1_REGISTER_SIZE)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_PROTIMER_CHANNEL                    ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_PROTIMER_CHANNEL)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_TIMER_REQUIRES_WRAP                 ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_TIMER_REQUIRES_WRAP)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_BASECNTTOP                          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_BASECNTTOP)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_DEPRECATED_LBTRETRY                 ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_DEPRECATED_LBTRETRY)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RTCC_SYNC_MISSED                    ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RTCC_SYNC_MISSED)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_CLOCK_SOURCE_NOT_READY              ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_CLOCK_SOURCE_NOT_READY)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_TIMINGS_INVALID                     ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_TIMINGS_INVALID)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_NULL_HANDLE                                ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_NULL_HANDLE)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_SCHED_TIMER_NOT_RUNNING             ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_SCHED_TIMER_NOT_RUNNING)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_NO_ACTIVE_CONFIG                    ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_NO_ACTIVE_CONFIG)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SWITCH             ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SWITCH)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_RFINIT                              ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_RFINIT)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SCHEDRX            ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SCHEDRX)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_INVALID_HANDLE_SCHEDTX              ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_INVALID_HANDLE_SCHEDTX)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_INACTIVE_HANDLE_SCHEDTX             ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_INACTIVE_HANDLE_SCHEDTX)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_CONFIG_INDEX_INVALID                ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_CONFIG_INDEX_INVALID)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SINGLEPROTOCOL     ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_NO_ACTIVE_HANDLE_SINGLEPROTOCOL)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_DEPRECATED_FUNCTION                        ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_DEPRECATED_FUNCTION)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_MULTIPROTOCOL_NO_EVENT                     ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_MULTIPROTOCOL_NO_EVENT)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_INVALID_INTERRUPT_ENABLED           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_INVALID_INTERRUPT_ENABLED)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CONVERSION_CURVES_NOT_INITIALIZED          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CONVERSION_CURVES_NOT_INITIALIZED)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_DIVISION_BY_ZERO                           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_DIVISION_BY_ZERO)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CANT_USE_HARDWARE                          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CANT_USE_HARDWARE)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_NULL_PARAMETER                             ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_NULL_PARAMETER)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_INVALID_TASK_TYPE                          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_INVALID_TASK_TYPE)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_SMALL_SYNTH_RADIO_CONFIG_BUFFER            ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_SMALL_SYNTH_RADIO_CONFIG_BUFFER)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CHANNEL_HOPPING_BUFFER_TOO_SHORT           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CHANNEL_HOPPING_BUFFER_TOO_SHORT)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_INVALID_MODULE_ACTION                      ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_INVALID_MODULE_ACTION)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CHANNEL_HOPPING_INVALID_RADIO_CONFIG       ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CHANNEL_HOPPING_INVALID_RADIO_CONFIG)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CHANNEL_CHANGE_FAILED                      ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CHANNEL_CHANGE_FAILED)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_INVALID_REGISTER                           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_INVALID_REGISTER)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_FAILED_LO_DIV_NULL_STATE                   ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_FAILED_LO_DIV_NULL_STATE)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_CACHE_CONFIG_FAILED                        ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_CACHE_CONFIG_FAILED)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_NULL_TRANSITIONS                           ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_NULL_TRANSITIONS)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_BAD_LDMA_TRANSFER                          ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_BAD_LDMA_TRANSFER)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_INVALID_RTCC_SYNC_VALUES                   ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_INVALID_RTCC_SYNC_VALUES)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_SEQUENCER_FAULT                            ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_SEQUENCER_FAULT)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_BUS_ERROR                                  ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_BUS_ERROR)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define RAIL_ASSERT_INVALID_FILTERING_CONFIG                   ((RAIL_AssertErrorCodes_t) RAIL_ASSERT_INVALID_FILTERING_CONFIG)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___assertions.html#gad6fc616614f1c2df37ba62cc1186f251">  199</a></span>&#160;<span class="preprocessor">#define RAIL_ASSERT_ERROR_MESSAGES {                                                   \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 0*/</span><span class="preprocessor"> &quot;Appended info missing from Rx packet&quot;,                                     \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 1*/</span><span class="preprocessor"> &quot;Payload bytes missing from Rx packet&quot;,                                     \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 2*/</span><span class="preprocessor"> &quot;Error reading back packet payload&quot;,                                        \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 3*/</span><span class="preprocessor"> &quot;Receive fifo entry has invalid status&quot;,                                    \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 4*/</span><span class="preprocessor"> &quot;Receive fifo entry bad packet length&quot;,                                     \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 5*/</span><span class="preprocessor"> &quot;Unable to configure radio for IR calibration&quot;,                             \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 6*/</span><span class="preprocessor"> &quot;Reached unexpected state while handling Rx fifo events&quot;,                   \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 7*/</span><span class="preprocessor"> &quot;Reached unexpected state while handling RXLEN fifo events&quot;,                \</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 8*/</span><span class="preprocessor"> &quot;Reached unexpected state while handling Tx fifo events&quot;,                   \</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    </span><span class="comment">/* 9*/</span><span class="preprocessor"> &quot;Reached unexpected state while handling Tx ACK fifo events&quot;,               \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    </span><span class="comment">/*10*/</span><span class="preprocessor"> &quot;No memory to store receive packet&quot;,                                        \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">    </span><span class="comment">/*11*/</span><span class="preprocessor"> &quot;Packet length longer than the receive FIFO size&quot;,                          \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    </span><span class="comment">/*12*/</span><span class="preprocessor"> &quot;Invalid radio clock prescaler&quot;,                                            \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    </span><span class="comment">/*13*/</span><span class="preprocessor"> &quot;Error synchronizing the RAIL timebase after sleep&quot;,                        \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">    </span><span class="comment">/*14*/</span><span class="preprocessor"> &quot;VCO frequency outside supported range&quot;,                                    \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    </span><span class="comment">/*15*/</span><span class="preprocessor"> &quot;Radio active while changing channels&quot;,                                     \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    </span><span class="comment">/*16*/</span><span class="preprocessor"> &quot;Unassigned error code&quot;,                                                    \</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">    </span><span class="comment">/*17*/</span><span class="preprocessor"> &quot;Nested attempt to lock the sequencer&quot;,                                     \</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    </span><span class="comment">/*18*/</span><span class="preprocessor"> &quot;RSSI averaging enabled without a valid callback&quot;,                          \</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    </span><span class="comment">/*19*/</span><span class="preprocessor"> &quot;Invalid dynamic frame length setting provided (dflBits)&quot;,                  \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">    </span><span class="comment">/*20*/</span><span class="preprocessor"> &quot;Unable to seed radio pseudo random number generator&quot;,                      \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    </span><span class="comment">/*21*/</span><span class="preprocessor"> &quot;Timeout exceeds EFR32XG1 register size&quot;,                                   \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    </span><span class="comment">/*22*/</span><span class="preprocessor"> &quot;Invalid timer channel specified&quot;,                                          \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">    </span><span class="comment">/*23*/</span><span class="preprocessor"> &quot;Timer value larger than RAIL timebase&quot;,                                    \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    </span><span class="comment">/*24*/</span><span class="preprocessor"> &quot;LBT config exceeds EFR32XG1 register size&quot;,                                \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    </span><span class="comment">/*25*/</span><span class="preprocessor"> &quot;Deprecated CSMA/LBT retry callback unexpectedly called&quot;,                   \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">    </span><span class="comment">/*26*/</span><span class="preprocessor"> &quot;Could not synchronize RAIL timebase with the RTC&quot;,                         \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    </span><span class="comment">/*27*/</span><span class="preprocessor"> &quot;Clock source not ready&quot;,                                                   \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    </span><span class="comment">/*28*/</span><span class="preprocessor"> &quot;Attempted to set RAIL timings to invalid value&quot;,                           \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">    </span><span class="comment">/*29*/</span><span class="preprocessor"> &quot;NULL was supplied as a RAIL_Handle_t argument&quot;,                            \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    </span><span class="comment">/*30*/</span><span class="preprocessor"> &quot;Scheduled timer not running&quot;,                                              \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    </span><span class="comment">/*31*/</span><span class="preprocessor"> &quot;No active config to switch from&quot;,                                          \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    </span><span class="comment">/*32*/</span><span class="preprocessor"> &quot;No active handle after switch&quot;,                                            \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    </span><span class="comment">/*33*/</span><span class="preprocessor"> &quot;RfInit failed to configure active state&quot;,                                  \</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">    </span><span class="comment">/*34*/</span><span class="preprocessor"> &quot;No active handle for scheduled rx&quot;,                                        \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">    </span><span class="comment">/*35*/</span><span class="preprocessor"> &quot;Invalid handle for scheduled tx&quot;,                                          \</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">    </span><span class="comment">/*36*/</span><span class="preprocessor"> &quot;Inactive handle for scheduled tx&quot;,                                         \</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    </span><span class="comment">/*37*/</span><span class="preprocessor"> &quot;Invalid config index to switch to&quot;,                                        \</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">    </span><span class="comment">/*38*/</span><span class="preprocessor"> &quot;No active handle for single protocol&quot;,                                     \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">    </span><span class="comment">/*39*/</span><span class="preprocessor"> &quot;This function is deprecated and must not be called&quot;,                       \</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">    </span><span class="comment">/*40*/</span><span class="preprocessor"> &quot;Multiprotocol task started with no event to run&quot;,                          \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">    </span><span class="comment">/*41*/</span><span class="preprocessor"> &quot;Invalid interrupt enabled&quot;,                                                \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">    </span><span class="comment">/*42*/</span><span class="preprocessor"> &quot;Power conversion functions called before curves were initialized&quot;,         \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    </span><span class="comment">/*43*/</span><span class="preprocessor"> &quot;Division by zero&quot;,                                                         \</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">    </span><span class="comment">/*44*/</span><span class="preprocessor"> &quot;Function cannot be called without access to the hardware&quot;,                 \</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">    </span><span class="comment">/*45*/</span><span class="preprocessor"> &quot;Pointer parameter was passed as NULL&quot;,                                     \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    </span><span class="comment">/*46*/</span><span class="preprocessor"> &quot;Invalid task type passed to RAIL_SetTaskPriority&quot;,                         \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    </span><span class="comment">/*47*/</span><span class="preprocessor"> &quot;Synth radio config buffer for channel hopping too small&quot;,                  \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    </span><span class="comment">/*48*/</span><span class="preprocessor"> &quot;Buffer provided for RX Channel Hopping is too small&quot;,                      \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">    </span><span class="comment">/*49*/</span><span class="preprocessor"> &quot;Invalid action was attempted on a module&quot;,                                 \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">    </span><span class="comment">/*50*/</span><span class="preprocessor"> &quot;The radio config for this channel is not compatible with channel hopping&quot;, \</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">    </span><span class="comment">/*51*/</span><span class="preprocessor"> &quot;Channel change failed&quot;,                                                    \</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    </span><span class="comment">/*52*/</span><span class="preprocessor"> &quot;Attempted to read invalid register&quot;,                                       \</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    </span><span class="comment">/*53*/</span><span class="preprocessor"> &quot;Can&#39;t read register value from NULL state&quot;,                                \</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">    </span><span class="comment">/*54*/</span><span class="preprocessor"> &quot;DMP radio config caching failed&quot;,                                          \</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">    </span><span class="comment">/*55*/</span><span class="preprocessor"> &quot;NULL was supplied as a RAIL_StateTransitions_t argument&quot;,                  \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">    </span><span class="comment">/*56*/</span><span class="preprocessor"> &quot;LDMA transfer failed&quot;,                                                     \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    </span><span class="comment">/*57*/</span><span class="preprocessor"> &quot;Attempted to wake up with invalid RTCC sync data&quot;,                         \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    </span><span class="comment">/*58*/</span><span class="preprocessor"> &quot;Radio sequencer hit a fault condition&quot;,                                    \</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">    </span><span class="comment">/*59*/</span><span class="preprocessor"> &quot;Bus fault&quot;,                                                                \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">    </span><span class="comment">/*60*/</span><span class="preprocessor"> &quot;The current radio config cannot be used with packet filtering&quot;,            \</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#endif  // __RAIL_ASSERT_ERROR_CODES_H__</span></div><div class="ttc" id="rail__types_8h_html_a33b008ce6c2ac13dc03e3e4682af00b7"><div class="ttname"><a href="rail__types_8h.html#a33b008ce6c2ac13dc03e3e4682af00b7">RAIL_ENUM_GENERIC</a></div><div class="ttdeci">#define RAIL_ENUM_GENERIC(name, type)</div><div class="ttdoc">This macro is a more generic version of the RAIL_ENUM() macro that allows the size of the type to be ...</div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00054">rail_types.h:54</a></div></div>
<div class="ttc" id="rail__types_8h_html"><div class="ttname"><a href="rail__types_8h.html">rail_types.h</a></div><div class="ttdoc">This file contains the type definitions for RAIL structures, enums, and other types. </div></div>
<div class="ttc" id="group___assertions_html_gafd779e70e265bf88a101d5609733f6bc"><div class="ttname"><a href="group___assertions.html#gafd779e70e265bf88a101d5609733f6bc">RAIL_AssertErrorCodes_t</a></div><div class="ttdeci">RAIL_AssertErrorCodes_t</div><div class="ttdoc">Enumeration of all possible error codes from RAIL_ASSERT. </div><div class="ttdef"><b>Definition:</b> <a href="rail__assert__error__codes_8h_source.html#l00046">rail_assert_error_codes.h:46</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="rail__assert__error__codes_8h.html">rail_assert_error_codes.h</a></li>
    <li class="footer">Generated on Wed Aug 18 2021 13:31:55 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
