module top_module(
    input clk,
    input areset,    // Asynchronous reset to state B
    input in,
    output out);//  

    parameter A = 0, B = 1;
    reg state, next_state;
    
    always @(*) begin
        case(state)
            A: begin
                if(in==1) next_state = state;
                else next_state = B;
            end
            B: begin
                if(in==1) next_state = state;
                else next_state = A;
            end
        endcase
    end
    
    always @(posedge clk, posedge areset) begin
        if(areset) begin
            state <= B;
        end else state <= next_state;
    end
    
    assign out = (state==B);

endmodule
