## ğŸ§  **8259 PIC â€“ Short Notes (5 Marks ke liye)**

### ğŸ”¹ **Definition / Introduction:**

* 8259 PIC ek **Programmable Interrupt Controller** hai.
* Iska kaam hai **multiple interrupt requests** (IRQ) ko handle karna aur unhe **CPU ko priority ke according bhejna**.
* Mostly use hota hai **8085 aur 8086 microprocessor** ke sath.

---

### âš™ï¸ **Main Features / Points likhne ke liye:**

1. 8259 ek **8-level interrupt controller** hai (IRQ0â€“IRQ7).
2. Ye **priority resolver** use karta hai â€“ high priority interrupt pehle CPU ko send karta hai.
3. **Maskable interrupts** ko support karta hai (software se enable/disable kar sakte ho).
4. **Vector address generation** karta hai (CPU ko batata hai kaunsa ISR execute karna hai).
5. Multiple 8259 chips ko **cascade** karke total **64 interrupts** handle kar sakte ho (1 master + 8 slaves).
6. CPU ke interrupt line ko **reduce** karta hai (ek hi line me multiple interrupts handle karta hai).
7. Ye **Initialization Command Words (ICWs)** aur **Operation Command Words (OCWs)** se program hota hai.

---

### ğŸ”¹ **Block Diagram (exam me banane ke liye):**

ğŸ§© Simple **Block Diagram of 8259** (banane layak version):

```
         +------------------------+
         |     Interrupt Request  |
         |     Register (IRR)     |
         +-----------+------------+
                     |
         +-----------v------------+
         |   Priority Resolver    |
         +-----------+------------+
                     |
         +-----------v------------+
         |   In-Service Register  |
         |        (ISR)           |
         +-----------+------------+
                     |
         +-----------v------------+
         |  Interrupt Mask Reg.   |
         |        (IMR)           |
         +-----------+------------+
                     |
         +-----------v------------+
         |  Control Logic & Data  |
         |  Bus Buffer Interface  |
         +------------------------+
```

ğŸ“ **Tip:** Label arrows for

* **Interrupt Request lines (IR0â€“IR7)** â†’ left side
* **INT** â†’ output to CPU
* **INTA** â†’ input from CPU

---

### ğŸ”¹ **Advantages:**

1. CPU ka load kam karta hai (automatic interrupt handling).
2. Multiple interrupts manage karta hai efficiently.
3. Software se priority aur masking control kar sakte ho.

---

### ğŸ”¹ **Disadvantages:**

1. Sirf limited interrupts handle karta hai (8 per chip).
2. Configuration thoda complex hota hai (ICWs/OCWs programming).

---

### âœï¸ **5 Marks ke liye Answer Structure:**

| Part                     | Marks | Content              |
| ------------------------ | ----- | -------------------- |
| Introduction             | 1     | Definition aur use   |
| Features                 | 2     | 4â€“5 points           |
| Diagram                  | 1.5   | Simple block diagram |
| Advantages/Disadvantages | 0.5   | 1â€“2 each             |

---
## ğŸ§© **8259 â€“ Pin Diagram and Explanation**

### ğŸ”¹ **Total Pins:** 28 Pins

8259 ke paas **28 pins** hote hain jo 8085/8086 microprocessor ke sath connect hote hain.

---

### âœ³ï¸ **Pin Diagram (simplified to draw in exam):**

```
                +----------------------+
      D7   <--->|1                 28|<--> VCC (+5V)
      D6   <--->|2                 27|<--> A0
      D5   <--->|3                 26|<--> CS
      D4   <--->|4                 25|<--> WR
      D3   <--->|5                 24|<--> RD
      D2   <--->|6                 23|<--> INT
      D1   <--->|7                 22|<--> INTA
      D0   <--->|8                 21|<--> IR7
     GND  ------|9                 20|<--> IR6
     CAS2 <---->|10                19|<--> IR5
     CAS1 <---->|11                18|<--> IR4
     CAS0 <---->|12                17|<--> IR3
     SP/EN<---->|13                16|<--> IR2
      NC  ------|14                15|<--> IR1
                +----------------------+
```

*(Note: Ye simplified version hai â€” exam ke liye easy to draw, full labeling ke sath neat banao)*

---

### ğŸ”¹ **Explanation of Important Pins:**

| **Pin Name**         | **Type** | **Description (Hinglish me)**                                                  |
| -------------------- | -------- | ------------------------------------------------------------------------------ |
| **D0â€“D7**            | I/O      | 8-bit data bus â€“ CPU ke sath data exchange karta hai.                          |
| **A0**               | Input    | Command Register aur Data Register ke beech selection ke liye.                 |
| **CS (Chip Select)** | Input    | Jab active hota hai tabhi 8259 CPU ke sath communicate karta hai.              |
| **WR (Write)**       | Input    | CPU likhta hai (Command ya Data) 8259 me.                                      |
| **RD (Read)**        | Input    | CPU 8259 se status ya data read karta hai.                                     |
| **INT**              | Output   | Ye CPU ko interrupt signal bhejta hai.                                         |
| **INTA**             | Input    | CPU jab interrupt accept karta hai tab ye signal deta hai.                     |
| **IR0â€“IR7**          | Input    | 8 interrupt request lines â€” external devices se aate hain.                     |
| **CAS0â€“CAS2**        | I/O      | Cascade lines â€” multiple 8259 chips connect karne ke liye (Master/Slave mode). |
| **SP/EN**            | I/O      | Single (SP=1) ya Cascade (SP=0) mode select karta hai.                         |
| **VCC**              | Power    | +5V power supply.                                                              |
| **GND**              | Ground   | Power ground.                                                                  |

---

### âœï¸ **5 Marks ke liye likhne ka short format:**

1ï¸âƒ£ 8259 has **28 pins**.
2ï¸âƒ£ Used for **interrupt control** in 8085/8086 systems.
3ï¸âƒ£ Major groups â€“ **Data bus (D0â€“D7), Control (RD, WR, CS, A0), Interrupt lines (IR0â€“IR7), Cascade lines (CAS0â€“CAS2)**, and power pins.
4ï¸âƒ£ **INT** output CPU ko signal bhejta hai aur **INTA** se CPU acknowledge karta hai.
5ï¸âƒ£ Diagram neatly label karna zaroori hai.

---
## ğŸ§© **8259 â€“ Block Diagram**

### ğŸ”¹ **Definition (1 mark):**

* 8259 ek **Programmable Interrupt Controller (PIC)** hai.
* Ye **multiple interrupt requests (IR0â€“IR7)** ko handle karke **CPU ko priority ke hisaab se interrupt signal** bhejta hai.
* Ye **masking, priority setting, vector address generation** jaise functions karta hai.

---

### ğŸ§± **Block Diagram (simplified for exam drawing):**

```
             +--------------------------------+
             |         DATA BUS BUFFER        |
             | (Interface with CPU, D0â€“D7)    |
             +---------------+----------------+
                             |
                             v
             +---------------+----------------+
             |         READ/WRITE CONTROL      |
             | (Handles RD, WR, CS, A0)        |
             +---------------+----------------+
                             |
                             v
             +---------------+----------------+
             |   CONTROL LOGIC & COMMAND UNIT  |
             +---------------+----------------+
                             |
        +-----------+-----------------------------+
        |           |                             |
        v           v                             v
+---------------+ +---------------+       +----------------+
|  INTERRUPT    | |  IN-SERVICE   |       | PRIORITY       |
|  REQUEST REG. | |  REGISTER     |-----> | RESOLVER       |
|    (IRR)      | |   (ISR)       |       +----------------+
+---------------+ +---------------+                |
                                                   v
                                          +----------------+
                                          |  CASCADE BUFFER|
                                          | (CAS0â€“CAS2, SP/EN) |
                                          +----------------+
                                                   |
                                                   v
                                               To CPU (INT)
```

ğŸ“ **Label left side:** IR0â€“IR7 (interrupt inputs)
ğŸ“ **Label right side:** INT (output to CPU), INTA (from CPU)
ğŸ“ **Top side:** Data Bus (D0â€“D7)

---

### ğŸ”¹ **Main Blocks Explanation (in short points):**

| **Block Name**                       | **Function (Simple Hinglish)**                                 |
| ------------------------------------ | -------------------------------------------------------------- |
| **Interrupt Request Register (IRR)** | Sabhi interrupt requests store karta hai (IR0â€“IR7).            |
| **In-Service Register (ISR)**        | Jo interrupt CPU service kar raha hai, uska record rakhta hai. |
| **Interrupt Mask Register (IMR)**    | Software se enable/disable interrupts karne ke liye.           |
| **Priority Resolver**                | Decide karta hai kaunsa interrupt highest priority ka hai.     |
| **Control Logic**                    | CPU ke commands (RD, WR, INTA) interpret karta hai.            |
| **Data Bus Buffer**                  | CPU ke sath data exchange karta hai.                           |
| **Cascade Buffer/Comparator**        | Multiple 8259 ko connect karne ke liye (master-slave mode).    |

---

### ğŸ”¹ **Working Summary (1 mark):**

1. Device interrupt send karta hai â†’ IRR me store hota hai.
2. Priority Resolver decide karta hai highest priority.
3. INT line ke through CPU ko signal bhejta hai.
4. CPU jab INTA deta hai â†’ ISR me mark hota hai.
5. Service ke baad interrupt clear hota hai.

---

### âœï¸ **5 Marks ke liye Answer Structure:**

| Part                  | Marks | Content                |
| --------------------- | ----- | ---------------------- |
| Definition            | 1     | Short intro            |
| Block Diagram         | 2     | Neat labeled diagram   |
| Explanation of blocks | 1.5   | Key blocks + functions |
| Working               | 0.5   | 4â€“5 step process       |

---
<img src="https://github.com/snortsniper15/markdown/blob/main/img/block8259.png">
