package registers

import chisel3._
import chisel3.util._
import statecode.CoreState
import statecode.RegInputOp

class RegisterFiles(ThreadsPerBlk: Int = 4, ThreadId: Int = 0, DataBits: Int = 8) extends Module {
    val io = IO(new Bundle {
        val enable = Input(Bool())

        // Kernel Execution
        val block_id = Input(UInt(8.W))

        // State
        val core_state = Input(CoreState())

        // Instruction Signals
        val decoded_reg_address = new Bundle{
            val rd = Input(UInt(4.W))
            val rs = Input(UInt(4.W))
            val rt = Input(UInt(4.W))
        }

        // Control Signals
        val decoded_reg_write_enable = Input(Bool())
        val decoded_reg_input_mux = Input(RegInputOp())
        val decoded_immediate = Input(UInt(DataBits.W))

        // Thread Unit Outputs
        val alu_out = Input(UInt(DataBits.W))
        val lsu_out = Input(UInt(DataBits.W))

        // Register File Output
        val reg_out = new Bundle{
            val rs = Output(UInt(DataBits.W))
            val rt = Output(UInt(DataBits.W))
        }
    })

    def InitValByIndex(index: Int): UInt = {
        index match {
            case 14 => ThreadsPerBlk.U
            case 15 => ThreadId.U
            case _  => 0.U(8.W)
        }
    }

    val registers = RegInit(VecInit(Seq.tabulate(16)(i => InitValByIndex(i))))
    val rs = RegInit(0.U(DataBits.W))
    val rt = RegInit(0.U(DataBits.W))

    when (!reset.asBool && io.enable) {
        // update block id when a new bolck is issued from dispatcher
        registers(13) := io.block_id

        // Fill rs/rt when core_state = REQUEST
        when (io.core_state === CoreState.REQUEST) {
            rs := registers(io.decoded_reg_address.rs)
            rt := registers(io.decoded_reg_address.rt)
        }.elsewhen (io.core_state === CoreState.UPDATE) {  // Store rd when core_state = UPDATE
            when (io.decoded_reg_write_enable && io.decoded_reg_address < 13.U) {
                switch (io.decoded_reg_input_mux) {
                    is(RegInputOp.ARITHMETIC) {
                        registers(io.decoded_reg_address.rd) := io.alu_out
                    }
                    is(RegInputOp.MEMORY) {
                        registers(io.decoded_reg_address.rd) := io.lsu_out
                    }
                    is(RegInputOp.CONSTANT) {
                        registers(io.decoded_reg_address.rd) := io.decoded_immediate
                    }
                }
            }
        }
    }

    // printf(
    //   "registers: [%d%d%d%d%d%d%d%d%d%d%d%d%d]\n",
    //   registers(0),
    //   registers(1),
    //   registers(2),
    //   registers(3),
    //   registers(4),
    //   registers(5),
    //   registers(6),
    //   registers(7),
    //   registers(8),
    //   registers(9),
    //   registers(10),
    //   registers(11),
    //   registers(12)
    // )

    io.reg_out.rs := rs
    io.reg_out.rt := rt
}

object MainRegisters extends App {
    println(getVerilogString(new RegisterFiles))
}
