Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/Proyecto/Ram_ok/sim_ram_isim_beh.exe -prj /home/ise/Documents/Proyecto/Ram_ok/sim_ram_beh.prj work.sim_ram 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/Proyecto/Ram_ok/../MemoriaRam/Ram.vhd" into library work
Parsing VHDL file "/home/ise/Documents/Proyecto/Ram_ok/../MemoriaRam/sim_ram.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96652 KB
Fuse CPU Usage: 2540 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture syn of entity rams [\rams(255,32,8)\]
Compiling architecture behavior of entity sim_ram
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/Documents/Proyecto/Ram_ok/sim_ram_isim_beh.exe
Fuse Memory Usage: 404816 KB
Fuse CPU Usage: 2810 ms
GCC CPU Usage: 470 ms
