
Loading design for application trce from file counter_impl1.ncd.
Design name: Streamer
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 13 17:25:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[2]

   Delay:               6.088ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

      6.088ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_106 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.686ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C25C.CLK to      R6C25C.Q0 UART_Packets_Inst/UART_Inst/SLICE_89 (from ipClk_c)
ROUTE         3     0.753      R6C25C.Q0 to      R6C25A.C0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238      R6C25A.C0 to      R6C25A.F0 UART_Packets_Inst/UART_Inst/SLICE_174
ROUTE         1     0.448      R6C25A.F0 to      R6C25D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R6C25D.C1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13B.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    6.088   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[5]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[4]

   Delay:               6.088ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

      6.088ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_107 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.686ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C25C.CLK to      R6C25C.Q0 UART_Packets_Inst/UART_Inst/SLICE_89 (from ipClk_c)
ROUTE         3     0.753      R6C25C.Q0 to      R6C25A.C0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238      R6C25A.C0 to      R6C25A.F0 UART_Packets_Inst/UART_Inst/SLICE_174
ROUTE         1     0.448      R6C25A.F0 to      R6C25D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R6C25D.C1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13A.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    6.088   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[7]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[6]

   Delay:               6.088ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

      6.088ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_108 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.686ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C25C.CLK to      R6C25C.Q0 UART_Packets_Inst/UART_Inst/SLICE_89 (from ipClk_c)
ROUTE         3     0.753      R6C25C.Q0 to      R6C25A.C0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238      R6C25A.C0 to      R6C25A.F0 UART_Packets_Inst/UART_Inst/SLICE_174
ROUTE         1     0.448      R6C25A.F0 to      R6C25D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R6C25D.C1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13C.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    6.088   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/txState[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[7]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[6]

   Delay:               5.950ns  (18.1% logic, 81.9% route), 4 logic levels.

 Constraint Details:

      5.950ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_108 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.824ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C22A.CLK to     R10C22A.Q0 UART_Packets_Inst/UART_Inst/SLICE_109 (from ipClk_c)
ROUTE        16     1.301     R10C22A.Q0 to      R6C25D.A1 UART_Packets_Inst/UART_Inst/txState[0]
CTOF_DEL    ---     0.238      R6C25D.A1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13C.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    5.950   (18.1% logic, 81.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R10C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/txState[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[5]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[4]

   Delay:               5.950ns  (18.1% logic, 81.9% route), 4 logic levels.

 Constraint Details:

      5.950ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_107 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.824ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C22A.CLK to     R10C22A.Q0 UART_Packets_Inst/UART_Inst/SLICE_109 (from ipClk_c)
ROUTE        16     1.301     R10C22A.Q0 to      R6C25D.A1 UART_Packets_Inst/UART_Inst/txState[0]
CTOF_DEL    ---     0.238      R6C25D.A1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13A.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    5.950   (18.1% logic, 81.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R10C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/txState[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[2]

   Delay:               5.950ns  (18.1% logic, 81.9% route), 4 logic levels.

 Constraint Details:

      5.950ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_106 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.824ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C22A.CLK to     R10C22A.Q0 UART_Packets_Inst/UART_Inst/SLICE_109 (from ipClk_c)
ROUTE        16     1.301     R10C22A.Q0 to      R6C25D.A1 UART_Packets_Inst/UART_Inst/txState[0]
CTOF_DEL    ---     0.238      R6C25D.A1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13B.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    5.950   (18.1% logic, 81.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R10C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[0]

   Delay:               5.821ns  (22.6% logic, 77.4% route), 5 logic levels.

 Constraint Details:

      5.821ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_105 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.953ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C25C.CLK to      R6C25C.Q0 UART_Packets_Inst/UART_Inst/SLICE_89 (from ipClk_c)
ROUTE         3     0.753      R6C25C.Q0 to      R6C25A.C0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238      R6C25A.C0 to      R6C25A.F0 UART_Packets_Inst/UART_Inst/SLICE_174
ROUTE         1     0.448      R6C25A.F0 to      R6C25D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R6C25D.C1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.582     R10C22D.F1 to     R15C14B.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    5.821   (22.6% logic, 77.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.955ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/BitsReceived[2]

   Delay:               5.483ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      5.483ns physical path delay ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_87 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.955ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.542  IOL_T28A.INFF to     R15C19A.D1 UART_Packets_Inst.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C19A.D1 to     R15C19A.F1 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         2     1.063     R15C19A.F1 to     R12C19A.A1 UART_Packets_Inst/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C19A.A1 to     R12C19A.F1 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         2     1.045     R12C19A.F1 to    R16C19C.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.483   (15.2% logic, 84.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.955ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/BitsReceived[0]

   Delay:               5.483ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      5.483ns physical path delay ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_86 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.955ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to UART_Packets_Inst/UART_Inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.542  IOL_T28A.INFF to     R15C19A.D1 UART_Packets_Inst.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C19A.D1 to     R15C19A.F1 UART_Packets_Inst/UART_Inst/SLICE_114
ROUTE         2     1.063     R15C19A.F1 to     R12C19A.A1 UART_Packets_Inst/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C19A.A1 to     R12C19A.F1 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         2     1.045     R12C19A.F1 to    R16C19B.LSR UART_Packets_Inst/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.483   (15.2% logic, 84.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R16C19B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 14.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/txData[2]

   Delay:               5.739ns  (22.9% logic, 77.1% route), 5 logic levels.

 Constraint Details:

      5.739ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_106 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 14.035ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R6C25B.CLK to      R6C25B.Q1 UART_Packets_Inst/UART_Inst/SLICE_88 (from ipClk_c)
ROUTE         4     0.404      R6C25B.Q1 to      R6C25A.D0 UART_Packets_Inst/UART_Inst/BitsSent[1]
CTOF_DEL    ---     0.238      R6C25A.D0 to      R6C25A.F0 UART_Packets_Inst/UART_Inst/SLICE_174
ROUTE         1     0.448      R6C25A.F0 to      R6C25D.C1 UART_Packets_Inst/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R6C25D.C1 to      R6C25D.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE         2     1.239      R6C25D.F1 to     R10C22A.C1 UART_Packets_Inst/UART_Inst/N_339
CTOF_DEL    ---     0.238     R10C22A.C1 to     R10C22A.F1 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         3     0.484     R10C22A.F1 to     R10C22D.A1 UART_Packets_Inst/UART_Inst/N_161
CTOF_DEL    ---     0.238     R10C22D.A1 to     R10C22D.F1 UART_Packets_Inst/UART_Inst/SLICE_175
ROUTE         4     1.849     R10C22D.F1 to     R15C13B.CE UART_Packets_Inst/UART_Inst/N_39 (to ipClk_c)
                  --------
                    5.739   (22.9% logic, 77.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to     R6C25B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C13B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  158.378MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  158.378 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 1305 connections (88.84% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 13 17:25:51 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[6]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_141 to RegistersControl_Inst/SLICE_149 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_141 to RegistersControl_Inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C13B.CLK to     R18C13B.Q0 UART_Packets_Inst/SLICE_141 (from ipClk_c)
ROUTE         1     0.041     R18C13B.Q0 to     R18C13C.M0 opRxStream.Source_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[7]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[7]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_141 to RegistersControl_Inst/SLICE_149 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_141 to RegistersControl_Inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C13B.CLK to     R18C13B.Q1 UART_Packets_Inst/SLICE_141 (from ipClk_c)
ROUTE         1     0.041     R18C13B.Q1 to     R18C13C.M1 opRxStream.Source_Q[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[0]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_138 to RegistersControl_Inst/SLICE_146 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_138 to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C14C.CLK to     R18C14C.Q0 UART_Packets_Inst/SLICE_138 (from ipClk_c)
ROUTE         1     0.041     R18C14C.Q0 to     R18C14B.M0 opRxStream.Source_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RdRegisters.ClockTicks[0]  (from ipClk_c +)
   Destination:    FF         Data in        RdRegisters.ClockTicks[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_38 to SLICE_38 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_38 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C6C.CLK to      R11C6C.Q0 SLICE_38 (from ipClk_c)
ROUTE         3     0.057      R11C6C.Q0 to      R11C6C.D0 RdRegisters.ClockTicks[0]
CTOF_DEL    ---     0.059      R11C6C.D0 to      R11C6C.F0 SLICE_38
ROUTE         1     0.000      R11C6C.F0 to     R11C6C.DI0 RdRegisters.ClockTicks_i[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to     R11C6C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to     R11C6C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsSent[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_89 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_89 to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R6C25C.CLK to      R6C25C.Q0 UART_Packets_Inst/UART_Inst/SLICE_89 (from ipClk_c)
ROUTE         3     0.057      R6C25C.Q0 to      R6C25C.D0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059      R6C25C.D0 to      R6C25C.F0 UART_Packets_Inst/UART_Inst/SLICE_89
ROUTE         1     0.000      R6C25C.F0 to     R6C25C.DI0 UART_Packets_Inst/UART_Inst/un1_BitsSent_3_axbxc2 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to     R6C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_TxSend  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_TxSend  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/SLICE_120 to UART_Packets_Inst/SLICE_120 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_120 to UART_Packets_Inst/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C16A.CLK to     R17C16A.Q0 UART_Packets_Inst/SLICE_120 (from ipClk_c)
ROUTE         5     0.057     R17C16A.Q0 to     R17C16A.D0 UART_Packets_Inst/UART_TxSend
CTOF_DEL    ---     0.059     R17C16A.D0 to     R17C16A.F0 UART_Packets_Inst/SLICE_120
ROUTE         1     0.000     R17C16A.F0 to    R17C16A.DI0 UART_Packets_Inst/fb (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_87 to UART_Packets_Inst/UART_Inst/SLICE_87 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_87 to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19C.CLK to     R16C19C.Q0 UART_Packets_Inst/UART_Inst/SLICE_87 (from ipClk_c)
ROUTE         3     0.057     R16C19C.Q0 to     R16C19C.D0 UART_Packets_Inst/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059     R16C19C.D0 to     R16C19C.F0 UART_Packets_Inst/UART_Inst/SLICE_87
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 UART_Packets_Inst/UART_Inst/BitsReceived_RNO[2] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/txState[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/txState[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/SLICE_125 to UART_Packets_Inst/SLICE_125 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_125 to UART_Packets_Inst/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C15C.CLK to     R17C15C.Q0 UART_Packets_Inst/SLICE_125 (from ipClk_c)
ROUTE         9     0.057     R17C15C.Q0 to     R17C15C.D0 UART_Packets_Inst/txState[2]
CTOF_DEL    ---     0.059     R17C15C.D0 to     R17C15C.F0 UART_Packets_Inst/SLICE_125
ROUTE         1     0.000     R17C15C.F0 to    R17C15C.DI0 UART_Packets_Inst/N_215_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/txState[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/txState[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_109 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_109 to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C22A.CLK to     R10C22A.Q0 UART_Packets_Inst/UART_Inst/SLICE_109 (from ipClk_c)
ROUTE        16     0.057     R10C22A.Q0 to     R10C22A.D0 UART_Packets_Inst/UART_Inst/txState[0]
CTOF_DEL    ---     0.059     R10C22A.D0 to     R10C22A.F0 UART_Packets_Inst/UART_Inst/SLICE_109
ROUTE         1     0.000     R10C22A.F0 to    R10C22A.DI0 UART_Packets_Inst/UART_Inst/N_81s (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R10C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R10C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/txState[4]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/txState[4]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/SLICE_126 to UART_Packets_Inst/SLICE_126 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_126 to UART_Packets_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C15B.CLK to     R17C15B.Q0 UART_Packets_Inst/SLICE_126 (from ipClk_c)
ROUTE         2     0.057     R17C15B.Q0 to     R17C15B.D0 UART_Packets_Inst/txState[4]
CTOF_DEL    ---     0.059     R17C15B.D0 to     R17C15B.F0 UART_Packets_Inst/SLICE_126
ROUTE         1     0.000     R17C15B.F0 to    R17C15B.DI0 UART_Packets_Inst/N_211_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 1305 connections (88.84% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

