# 4-bit-vedic-multiplier
Implementation of a 4-bit Vedic multiplier using Verilog HDL based on Urdhva Tiryagbhyam Sutra of Vedic Mathematics. Includes simulation waveforms, schematic, and performance reports.
