package verilog-dtc
brief = "DepTyCheck model of SystemVerilog"

authors = "Denis Buzdalov"

license = "Apache-2.0"

sourcedir = "src"
builddir = ".build"

version = 0.1.0
langversion >= 0.7.0

--executable = verilog-dtc
--main = Runner

depends = deptycheck >= 0.0.240407

modules = Test.Verilog
