<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 30 MHz HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.394</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="32.939" period="33.333" constraintValue="33.333" deviceLimit="0.394" freqLimit="2538.071" physResource="hijacker1/SPI_S1/presck/CLK" logResource="hijacker1/SPI_S1/presck/CK" locationPin="SLICE_X11Y4.CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>346</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.420</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSEN), 3 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.581</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd4</twSrc><twDest BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twTotPathDel>7.315</twTotPathDel><twClkSkew dest = "0.611" src = "0.681">0.070</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd4</twSrc><twDest BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_progEn1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.PSEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>Inst_SysCon/progEn</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.PSCLK</twSite><twDelType>Tdmcck_PSEN</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>5.109</twRouteDel><twTotDel>7.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.729</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twTotPathDel>7.167</twTotPathDel><twClkSkew dest = "0.611" src = "0.681">0.070</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.615</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_progEn1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.PSEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>Inst_SysCon/progEn</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.PSCLK</twSite><twDelType>Tdmcck_PSEN</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>4.961</twRouteDel><twTotDel>7.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.219</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd6</twSrc><twDest BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twTotPathDel>5.134</twTotPathDel><twClkSkew dest = "2.268" src = "0.881">-1.387</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd6</twSrc><twDest BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X25Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_progEn1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.PSEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>Inst_SysCon/progEn</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.PSCLK</twSite><twDelType>Tdmcck_PSEN</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>2.984</twRouteDel><twTotDel>5.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X25Y75.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.632</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd7</twDest><twTotPathDel>5.789</twTotPathDel><twClkSkew dest = "0.839" src = "2.384">1.545</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.967</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7-In1</twBEL><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>3.967</twRouteDel><twTotDel>5.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstQ_99 (SLICE_X38Y65.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.022</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_1</twSrc><twDest BELType="FF">Inst_SysCon/RstQ_99</twDest><twTotPathDel>4.394</twTotPathDel><twClkSkew dest = "0.600" src = "3.150">2.550</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_1</twSrc><twDest BELType='FF'>Inst_SysCon/RstQ_99</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/RstDbncQ_1</twComp><twBEL>Inst_SysCon/RstDbncQ_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>Inst_SysCon/RstDbncQ_1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N78</twComp><twBEL>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp><twBEL>Inst_SysCon/RstQ_99</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>3.507</twRouteDel><twTotDel>4.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.434</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_8</twSrc><twDest BELType="FF">Inst_SysCon/RstQ_99</twDest><twTotPathDel>4.351</twTotPathDel><twClkSkew dest = "0.600" src = "1.781">1.181</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_8</twSrc><twDest BELType='FF'>Inst_SysCon/RstQ_99</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X47Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/RstDbncQ_9</twComp><twBEL>Inst_SysCon/RstDbncQ_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N78</twComp><twBEL>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>N78</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N78</twComp><twBEL>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp><twBEL>Inst_SysCon/RstQ_99</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>3.259</twRouteDel><twTotDel>4.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.488</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_9</twSrc><twDest BELType="FF">Inst_SysCon/RstQ_99</twDest><twTotPathDel>4.297</twTotPathDel><twClkSkew dest = "0.600" src = "1.781">1.181</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_9</twSrc><twDest BELType='FF'>Inst_SysCon/RstQ_99</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X47Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/RstDbncQ_9</twComp><twBEL>Inst_SysCon/RstDbncQ_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>Inst_SysCon/RstDbncQ_9</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N78</twComp><twBEL>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>N78</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N78</twComp><twBEL>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>Inst_SysCon/RstDbnc_RstQ[99]_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp><twBEL>Inst_SysCon/RstQ_99</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>3.205</twRouteDel><twTotDel>4.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/Mshreg_RstQ_96_0 (SLICE_X38Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_99</twSrc><twDest BELType="FF">Inst_SysCon/Mshreg_RstQ_96_0</twDest><twTotPathDel>0.692</twTotPathDel><twClkSkew dest = "0.562" src = "0.128">-0.434</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_99</twSrc><twDest BELType='FF'>Inst_SysCon/Mshreg_RstQ_96_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X38Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp><twBEL>Inst_SysCon/RstQ_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y66.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/Mshreg_RstQ_96_0</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X35Y99.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">Inst_SysCon/DcmProgReg_2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew dest = "0.375" src = "0.127">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/DcmProgReg_2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT91</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>81.0</twPctLog><twPctRoute>19.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstDbncQ_5 (SLICE_X51Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_4</twSrc><twDest BELType="FF">Inst_SysCon/RstDbncQ_5</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_4</twSrc><twDest BELType='FF'>Inst_SysCon/RstDbncQ_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X51Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/RstDbncQ_5</twComp><twBEL>Inst_SysCon/RstDbncQ_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Inst_SysCon/RstDbncQ_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_SysCon/RstDbncQ_5</twComp><twBEL>Inst_SysCon/RstDbncQ_5</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>666</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.990</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_17 (SLICE_X0Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.510</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_17</twDest><twTotPathDel>7.898</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_17</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>4.763</twRouteDel><twTotDel>7.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.390</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_17</twDest><twTotPathDel>6.021</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.626</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_17</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>4.711</twRouteDel><twTotDel>6.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.605</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_17</twDest><twTotPathDel>4.806</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_17</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>4.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_16 (SLICE_X0Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.521</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_16</twDest><twTotPathDel>7.887</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twLogDel>3.124</twLogDel><twRouteDel>4.763</twRouteDel><twTotDel>7.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_16</twDest><twTotPathDel>6.010</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.626</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twLogDel>1.299</twLogDel><twRouteDel>4.711</twRouteDel><twTotDel>6.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.616</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_16</twDest><twTotPathDel>4.795</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>4.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_18 (SLICE_X0Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.544</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_18</twDest><twTotPathDel>7.864</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_18</twBEL></twPathDel><twLogDel>3.101</twLogDel><twRouteDel>4.763</twRouteDel><twTotDel>7.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.424</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_18</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.626</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_18</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>4.711</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.639</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_18</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "0.477" src = "0.531">0.054</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_18</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA0), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_7</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.077" src = "0.075">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_7</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;7&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_7</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_10</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.391</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_10</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_10</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA1), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_8</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_8</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_8</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>1214557596923</twItemCnt><twErrCntSetup>6267</twErrCntSetup><twErrCntEndPt>6267</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20798</twEndPtCnt><twPathErrCnt>1214517225617</twPathErrCnt><twMinPer>33.856</twMinPer></twConstHead><twPathRptBanner iPaths="841253992" iCriticalPaths="841241700" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_30 (SLICE_X32Y95.BX), 841253992 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.356</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_30</twDest><twTotPathDel>33.777</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_30</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N3099</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>hijacker1/N1301</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.291</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_30</twBEL></twPathDel><twLogDel>5.037</twLogDel><twRouteDel>28.740</twRouteDel><twTotDel>33.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.225</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_30</twDest><twTotPathDel>33.646</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_30</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;3&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>hijacker1/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_30</twBEL></twPathDel><twLogDel>5.039</twLogDel><twRouteDel>28.607</twRouteDel><twTotDel>33.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.050</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_30</twDest><twTotPathDel>33.471</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_30</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_30</twBEL></twPathDel><twLogDel>5.037</twLogDel><twRouteDel>28.434</twRouteDel><twTotDel>33.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="841253992" iCriticalPaths="841241685" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_31 (SLICE_X32Y95.BX), 841253992 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.349</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.770</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N3099</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>hijacker1/N1301</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.291</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>28.740</twRouteDel><twTotDel>33.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.218</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.639</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;3&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>hijacker1/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.032</twLogDel><twRouteDel>28.607</twRouteDel><twTotDel>33.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.043</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.464</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>28.434</twRouteDel><twTotDel>33.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="841253992" iCriticalPaths="841241685" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_31 (SLICE_X32Y95.B4), 841253992 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.308</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.729</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N3099</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>hijacker1/N1301</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp><twBEL>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.291</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.257</twLogDel><twRouteDel>28.472</twRouteDel><twTotDel>33.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.177</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.598</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;3&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>hijacker1/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.259</twLogDel><twRouteDel>28.339</twRouteDel><twTotDel>33.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-21.002</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_31</twDest><twTotPathDel>33.423</twTotPathDel><twClkSkew dest = "0.553" src = "0.597">0.044</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_buff_0_750</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X11Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp><twBEL>hijacker1/LSGMInfo_buff_0_750</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;750&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N1975</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/N2021</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>hijacker1/N1940</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N2452</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/GMI1/min2[5]_min1[5]_LessThan_3_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>hijacker1/N3139</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/N1900</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/[3].minL_m/min2[5]_min1[5]_LessThan_3_o13</twComp><twBEL>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[3].minL_m/GMI2/GMI1/min1&lt;0&gt;</twComp><twBEL>hijacker1/[3].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.423</twDelInfo><twComp>hijacker1/[3].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_lut&lt;0&gt;</twBEL><twBEL>hijacker1/[3].AAS/Msub_OutArr&lt;29:24&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.003</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;3&gt;&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI1/GMI1/min1&lt;5&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>hijacker1/N3206</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[3][29]_GND_9_o_add_184_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs0S/min1&lt;3&gt;</twComp><twBEL>hijacker1/SGMLoop[3].[3].Cs0S/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>hijacker1/SGMLoop[3].[3].Cs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N4487</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;3&gt;&lt;23:18&gt;_cy&lt;2&gt;11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>hijacker1/N4487</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y87.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd10_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_410</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd114</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd114</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;31&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd11_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_31</twBEL></twPathDel><twLogDel>5.257</twLogDel><twRouteDel>28.166</twRouteDel><twTotDel>33.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y36.DIA12), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_in0_reg_37</twSrc><twDest BELType="RAM">hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_in0_reg_37</twSrc><twDest BELType='RAM'>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X17Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/LSGMInfo_in0_reg&lt;39&gt;</twComp><twBEL>hijacker1/LSGMInfo_in0_reg_37</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y36.DIA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/LSGMInfo_in0_reg&lt;37&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y36.DIA13), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_in0_reg_38</twSrc><twDest BELType="RAM">hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_in0_reg_38</twSrc><twDest BELType='RAM'>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X17Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/LSGMInfo_in0_reg&lt;39&gt;</twComp><twBEL>hijacker1/LSGMInfo_in0_reg_38</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y36.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/LSGMInfo_in0_reg&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/[6].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y28.DIA10), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_in1_reg_101</twSrc><twDest BELType="RAM">hijacker1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.066" src = "0.060">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_in1_reg_101</twSrc><twDest BELType='RAM'>hijacker1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X54Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/LSGMInfo_in1_reg&lt;101&gt;</twComp><twBEL>hijacker1/LSGMInfo_in1_reg_101</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y28.DIA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/LSGMInfo_in1_reg&lt;101&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/[16].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y32.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/[29].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1489</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.760</twMinPer></twConstHead><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/RST_O (SLICE_X41Y11.A5), 44 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.910</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_16</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>6.207</twTotPathDel><twClkSkew dest = "0.487" src = "0.488">0.001</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_16</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_glue_set</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>4.193</twRouteDel><twTotDel>6.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.936</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_12</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>6.168</twTotPathDel><twClkSkew dest = "0.150" src = "0.164">0.014</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_12</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;15&gt;</twComp><twBEL>Inst_camctlB/rstCnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_glue_set</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>4.154</twRouteDel><twTotDel>6.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.053</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_3</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>6.054</twTotPathDel><twClkSkew dest = "0.150" src = "0.161">0.011</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_3</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp><twBEL>Inst_camctlB/rstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_glue_set</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>4.040</twRouteDel><twTotDel>6.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/VDDEN_O (SLICE_X43Y11.SR), 23 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.984</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_16</twSrc><twDest BELType="FF">Inst_camctlB/VDDEN_O</twDest><twTotPathDel>6.130</twTotPathDel><twClkSkew dest = "0.484" src = "0.488">0.004</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_16</twSrc><twDest BELType='FF'>Inst_camctlB/VDDEN_O</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;573&gt;</twComp><twBEL>Inst_camctlB/_n015121</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_camctlB/_n01512</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/_n01401</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Inst_camctlB/_n0140</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/VDDEN_O</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.235</twRouteDel><twTotDel>6.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.005</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_12</twSrc><twDest BELType="FF">Inst_camctlB/VDDEN_O</twDest><twTotPathDel>6.091</twTotPathDel><twClkSkew dest = "0.237" src = "0.259">0.022</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_12</twSrc><twDest BELType='FF'>Inst_camctlB/VDDEN_O</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;15&gt;</twComp><twBEL>Inst_camctlB/rstCnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;573&gt;</twComp><twBEL>Inst_camctlB/_n015121</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_camctlB/_n01512</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/_n01401</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Inst_camctlB/_n0140</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/VDDEN_O</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.196</twRouteDel><twTotDel>6.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.122</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_3</twSrc><twDest BELType="FF">Inst_camctlB/VDDEN_O</twDest><twTotPathDel>5.977</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_3</twSrc><twDest BELType='FF'>Inst_camctlB/VDDEN_O</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp><twBEL>Inst_camctlB/rstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;569&gt;</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_233_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;573&gt;</twComp><twBEL>Inst_camctlB/_n015121</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_camctlB/_n01512</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/GND_1226_o_rstCnt[21]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/_n01401</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Inst_camctlB/_n0140</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>Inst_camctlB/_n0140</twComp><twBEL>Inst_camctlB/VDDEN_O</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>5.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_5 (SLICE_X52Y6.C6), 26 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.533</twSlack><twSrc BELType="FF">Inst_camctlA/initA_4</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>5.573</twTotPathDel><twClkSkew dest = "0.232" src = "0.244">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_4</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X49Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp><twBEL>Inst_camctlA/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y1.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y1.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM30</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_camctlA/_n0130&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N38</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>5.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.580</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>5.526</twTotPathDel><twClkSkew dest = "0.232" src = "0.244">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X51Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y1.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.304</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y1.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM30</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_camctlA/_n0130&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N38</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>4.313</twRouteDel><twTotDel>5.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.642</twSlack><twSrc BELType="FF">Inst_camctlA/initA_4</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>5.464</twTotPathDel><twClkSkew dest = "0.232" src = "0.244">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_4</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X49Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp><twBEL>Inst_camctlA/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y1.B5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>Inst_camctlA/initA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y1.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM22</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_camctlA/_n0130&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N38</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>4.264</twRouteDel><twTotDel>5.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X52Y7.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_0</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM9</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_0</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlA/regData1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>Inst_camctlA/initFb&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X52Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_2</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM11</twDest><twTotPathDel>0.305</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_2</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlA/regData1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>Inst_camctlA/initFb&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM11</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM10 (SLICE_X52Y7.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_1</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM10</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_1</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlA/regData1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_camctlA/initFb&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM10</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="131"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="132" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>12738</twItemCnt><twErrCntSetup>22</twErrCntSetup><twErrCntEndPt>22</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1309</twEndPtCnt><twPathErrCnt>231</twPathErrCnt><twMinPer>9.083</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (SLICE_X20Y93.A2), 4 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.083</twSlack><twSrc BELType="OTHER">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>8.916</twTotPathDel><twClkSkew dest = "0.572" src = "0.637">0.065</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y37.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>2.007</twLogDel><twRouteDel>6.909</twRouteDel><twTotDel>8.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.198</twSlack><twSrc BELType="OTHER">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>6.621</twTotPathDel><twClkSkew dest = "0.480" src = "0.559">0.079</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y117.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.019</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>2.007</twLogDel><twRouteDel>4.614</twRouteDel><twTotDel>6.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.224</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew dest = "0.480" src = "0.476">-0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.044</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.639</twRouteDel><twTotDel>3.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="289" iCriticalPaths="10" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (SLICE_X8Y103.A5), 289 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.803</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>8.684</twTotPathDel><twClkSkew dest = "0.230" src = "0.247">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.453</twLogDel><twRouteDel>6.231</twRouteDel><twTotDel>8.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.664</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>8.545</twTotPathDel><twClkSkew dest = "0.230" src = "0.247">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.383</twLogDel><twRouteDel>6.162</twRouteDel><twTotDel>8.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.475</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>8.356</twTotPathDel><twClkSkew dest = "0.230" src = "0.247">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.867</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_325_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.124</twLogDel><twRouteDel>6.232</twRouteDel><twTotDel>8.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="268" iCriticalPaths="59" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (SLICE_X9Y102.CE), 268 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.661</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>8.544</twTotPathDel><twClkSkew dest = "0.232" src = "0.247">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.405</twLogDel><twRouteDel>6.139</twRouteDel><twTotDel>8.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.586</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>8.469</twTotPathDel><twClkSkew dest = "0.232" src = "0.247">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.411</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>8.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.555</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>8.438</twTotPathDel><twClkSkew dest = "0.232" src = "0.247">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv121</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0145</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.561</twLogDel><twRouteDel>5.877</twRouteDel><twTotDel>8.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X30Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X30Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (SLICE_X30Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="162" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X6Y88.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X6Y90.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="165" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>4.881</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.251</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>4.805</twTotPathDel><twClkSkew dest = "0.496" src = "0.490">-0.006</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X7Y109.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.368</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>4.368</twRouteDel><twTotDel>4.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.286</twTotPathDel><twClkSkew dest = "0.496" src = "0.482">-0.014</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.928</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>3.928</twRouteDel><twTotDel>4.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.221</twTotPathDel><twClkSkew dest = "0.496" src = "0.480">-0.016</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X10Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>3.810</twRouteDel><twTotDel>4.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X10Y104.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twDest><twTotPathDel>0.548</twTotPathDel><twClkSkew dest = "0.900" src = "0.862">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (SLICE_X10Y104.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twDest><twTotPathDel>0.633</twTotPathDel><twClkSkew dest = "0.900" src = "0.862">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X10Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X10Y104.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.638</twTotPathDel><twClkSkew dest = "0.900" src = "0.862">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X10Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/gear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="178"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="179" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tcp" slack="4.225" period="4.630" constraintValue="4.630" deviceLimit="0.405" freqLimit="2469.136" physResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK" locationPin="SLICE_X10Y104.CLK" clockNet="PClkX2"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tcp" slack="4.225" period="4.630" constraintValue="4.630" deviceLimit="0.405" freqLimit="2469.136" physResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK" locationPin="SLICE_X10Y104.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="182" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="183"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>3892</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>728</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.719</twMinPer></twConstHead><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X4Y84.D1), 96 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.541</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>7.567</twTotPathDel><twClkSkew dest = "0.567" src = "0.627">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X6Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_cmd_byte_addr&lt;25&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>5.731</twRouteDel><twTotDel>7.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.208</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.905</twTotPathDel><twClkSkew dest = "0.475" src = "0.530">0.055</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X1Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;3&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT_lut&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.780</twLogDel><twRouteDel>5.125</twRouteDel><twTotDel>6.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.209</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.952</twTotPathDel><twClkSkew dest = "0.149" src = "0.156">0.007</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_cmd_byte_addr&lt;25&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.797</twLogDel><twRouteDel>5.155</twRouteDel><twTotDel>6.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X4Y84.C6), 96 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.754</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>7.354</twTotPathDel><twClkSkew dest = "0.567" src = "0.627">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X6Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_cmd_byte_addr&lt;25&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>5.513</twRouteDel><twTotDel>7.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.421</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.692</twTotPathDel><twClkSkew dest = "0.475" src = "0.530">0.055</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X1Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;3&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT_lut&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>6.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.422</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.739</twTotPathDel><twClkSkew dest = "0.149" src = "0.156">0.007</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_cmd_byte_addr&lt;25&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.802</twLogDel><twRouteDel>4.937</twRouteDel><twTotDel>6.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (SLICE_X6Y62.B1), 3 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.755</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>7.414</twTotPathDel><twClkSkew dest = "0.505" src = "0.504">-0.001</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA31</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>FbRdData&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>3.250</twLogDel><twRouteDel>4.164</twRouteDel><twTotDel>7.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.941</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>7.228</twTotPathDel><twClkSkew dest = "0.505" src = "0.504">-0.001</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA15</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>FbRdData&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>3.250</twLogDel><twRouteDel>3.978</twRouteDel><twTotDel>7.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.511</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>4.636</twTotPathDel><twClkSkew dest = "0.597" src = "0.618">0.021</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X5Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>FbRdData&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>3.695</twRouteDel><twTotDel>4.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X4Y80.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (SLICE_X4Y85.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3CMDCA9), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">Inst_FBCtl/pc_rd_addr2_4</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew dest = "0.076" src = "0.073">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pc_rd_addr2_4</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X2Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_FBCtl/pc_rd_addr2&lt;7&gt;</twComp><twBEL>Inst_FBCtl/pc_rd_addr2_4</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P3CMDCA9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>Inst_FBCtl/pc_rd_addr2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P3CMDCLK</twSite><twDelType>Tmcbckd_CMDCA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="212" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X2Y95.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.637</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X23Y10.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathFromToDelay"><twSlack>7.863</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.637</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.000</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>2.844</twRouteDel><twTotDel>4.637</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>9.027</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>2.599</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X23Y10.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>8.243</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.000</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>2.686</twRouteDel><twTotDel>4.257</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>9.407</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.441</twRouteDel><twTotDel>3.093</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X23Y10.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="222"><twSlack>2.044</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>2.044</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="223"><twSlack>2.813</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X23Y10.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="224"><twSlack>1.785</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>1.785</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="225"><twSlack>2.554</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.600</twRouteDel><twTotDel>2.554</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="226" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.919</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y16.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>7.581</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>4.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.633</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>4.919</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>10.448</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y16.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>7.772</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>4.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.633</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>4.728</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>10.639</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>1.861</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y16.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="235"><twSlack>1.151</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="236"><twSlack>2.967</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>2.967</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y16.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="237"><twSlack>1.044</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>0.619</twRouteDel><twTotDel>1.044</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="238"><twSlack>2.860</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;7&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.906</twRouteDel><twTotDel>2.860</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="239" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.685</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X24Y11.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathFromToDelay"><twSlack>7.815</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>4.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>4.685</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathFromToDelay"><twSlack>9.986</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.514</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X24Y11.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathFromToDelay"><twSlack>8.050</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>4.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>2.640</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>10.221</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X24Y11.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="248"><twSlack>1.261</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.518</twLogDel><twRouteDel>0.743</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="249"><twSlack>2.682</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.635</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X24Y11.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="250"><twSlack>1.389</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.952</twRouteDel><twTotDel>1.389</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="251"><twSlack>2.810</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>2.810</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="252" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.480</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y9.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>8.020</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>4.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>2.681</twRouteDel><twTotDel>4.480</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>9.574</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.926</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.990</twRouteDel><twTotDel>2.926</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y9.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>8.174</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>4.326</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>4.326</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>9.728</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.772</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y9.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="261"><twSlack>1.632</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>1.135</twRouteDel><twTotDel>1.632</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="262"><twSlack>2.601</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.575</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X20Y9.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="263"><twSlack>1.623</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>1.623</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="264"><twSlack>2.592</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y7.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>2.592</twTotDel><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="265" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.903</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X27Y6.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathFromToDelay"><twSlack>8.597</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>3.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>3.903</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathFromToDelay"><twSlack>9.538</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X27Y6.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathFromToDelay"><twSlack>8.637</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>3.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>3.863</twTotDel><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathFromToDelay"><twSlack>9.578</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>2.922</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X27Y6.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="274"><twSlack>1.685</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>1.685</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="275"><twSlack>2.254</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.180</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X27Y6.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="276"><twSlack>1.728</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>1.728</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="277"><twSlack>2.297</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.331</twRouteDel><twTotDel>2.297</twTotDel><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="278" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.325</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X18Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>8.175</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.702</twRouteDel><twTotDel>4.325</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathFromToDelay"><twSlack>9.541</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>2.959</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X18Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathFromToDelay"><twSlack>8.187</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.313</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.784</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>4.313</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>9.553</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>2.082</twRouteDel><twTotDel>2.947</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X18Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="287"><twSlack>1.611</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>1.611</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="288"><twSlack>2.474</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X18Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="289"><twSlack>1.722</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>1.722</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="290"><twSlack>2.585</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.619</twRouteDel><twTotDel>2.585</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="291" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.450</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X23Y5.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathFromToDelay"><twSlack>8.050</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathFromToDelay"><twSlack>9.282</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>2.288</twRouteDel><twTotDel>3.218</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X23Y5.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathFromToDelay"><twSlack>8.221</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.656</twRouteDel><twTotDel>4.279</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathFromToDelay"><twSlack>9.453</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.047</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>3.047</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X23Y5.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="300"><twSlack>1.796</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>1.796</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="301"><twSlack>2.635</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X23Y5.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="302"><twSlack>1.760</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.359</twRouteDel><twTotDel>1.760</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="303"><twSlack>2.599</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.599</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="304" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>48</twErrCntSetup><twErrCntEndPt>48</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>48</twPathErrCnt><twMinOff>4.519</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstOffIn anchorID="306" twDataPathType="twDataPathMaxDelay"><twSlack>-3.269</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp157.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.424</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1131</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.285</twDelInfo><twComp>CamAD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>7.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstOffIn anchorID="308" twDataPathType="twDataPathMaxDelay"><twSlack>-3.251</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp157.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.426</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1121</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.265</twDelInfo><twComp>CamAD&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>5.691</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstOffIn anchorID="310" twDataPathType="twDataPathMaxDelay"><twSlack>-3.162</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp157.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.585</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO131</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.017</twDelInfo><twComp>CamAD&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>5.602</twRouteDel><twTotDel>7.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y18.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="311"><twConstOffIn anchorID="312" twDataPathType="twDataPathMinDelay"><twSlack>6.344</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.516</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp157.IMUX.27</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.461</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.461</twRouteDel><twTotDel>3.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>3.516</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_9 (SLICE_X22Y18.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="313"><twConstOffIn anchorID="314" twDataPathType="twDataPathMinDelay"><twSlack>6.668</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_9</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>U11.PAD</twSrcSite><twPathDel><twSite>U11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;1&gt;</twComp><twBEL>CAMA_D_I&lt;1&gt;</twBEL><twBEL>CAMA_D_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>CAMA_D_I_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT161</twBEL><twBEL>Inst_camctlA/D_O_9</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>2.741</twRouteDel><twTotDel>3.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_camctlA/D_O_1 (SLICE_X22Y18.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="315"><twConstOffIn anchorID="316" twDataPathType="twDataPathMinDelay"><twSlack>6.795</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_1</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U11.PAD</twSrcSite><twPathDel><twSite>U11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;1&gt;</twComp><twBEL>CAMA_D_I&lt;1&gt;</twBEL><twBEL>CAMA_D_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>CAMA_D_I_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT81</twBEL><twBEL>Inst_camctlA/D_O_1</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.741</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="317" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>18902058</twItemCnt><twErrCntSetup>6448</twErrCntSetup><twErrCntEndPt>6448</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6466</twEndPtCnt><twPathErrCnt>18902040</twPathErrCnt><twMinOff>25.981</twMinOff></twConstHead><twPathRptBanner iPaths="23930" iCriticalPaths="23930" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_247 (SLICE_X2Y57.BX), 23930 paths
</twPathRptBanner><twPathRpt anchorID="318"><twConstOffIn anchorID="319" twDataPathType="twDataPathMaxDelay"><twSlack>-24.731</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>4.938</twLogDel><twRouteDel>24.225</twRouteDel><twTotDel>29.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="320"><twConstOffIn anchorID="321" twDataPathType="twDataPathMaxDelay"><twSlack>-24.531</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[5].ATL/_i000002/_i000002/_i000002/Madd_n0010[2:0]_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>4.992</twLogDel><twRouteDel>23.971</twRouteDel><twTotDel>28.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="322"><twConstOffIn anchorID="323" twDataPathType="twDataPathMaxDelay"><twSlack>-24.476</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1576</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>4.884</twLogDel><twRouteDel>24.024</twRouteDel><twTotDel>28.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="23930" iCriticalPaths="23930" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_246 (SLICE_X2Y57.BX), 23930 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstOffIn anchorID="325" twDataPathType="twDataPathMaxDelay"><twSlack>-24.700</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_246</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_246</twBEL></twPathDel><twLogDel>4.907</twLogDel><twRouteDel>24.225</twRouteDel><twTotDel>29.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="326"><twConstOffIn anchorID="327" twDataPathType="twDataPathMaxDelay"><twSlack>-24.500</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_246</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[5].ATL/_i000002/_i000002/_i000002/Madd_n0010[2:0]_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_246</twBEL></twPathDel><twLogDel>4.961</twLogDel><twRouteDel>23.971</twRouteDel><twTotDel>28.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="328"><twConstOffIn anchorID="329" twDataPathType="twDataPathMaxDelay"><twSlack>-24.445</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_246</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1576</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.722</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_246</twBEL></twPathDel><twLogDel>4.853</twLogDel><twRouteDel>24.024</twRouteDel><twTotDel>28.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_246</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="23930" iCriticalPaths="23930" sType="EndPoint">Paths for end point hijacker1/LSGMInfoAggreReg_247 (SLICE_X2Y57.B4), 23930 paths
</twPathRptBanner><twPathRpt anchorID="330"><twConstOffIn anchorID="331" twDataPathType="twDataPathMaxDelay"><twSlack>-24.546</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.583</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>5.168</twLogDel><twRouteDel>23.810</twRouteDel><twTotDel>28.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="332"><twConstOffIn anchorID="333" twDataPathType="twDataPathMaxDelay"><twSlack>-24.346</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[5].ATL/_i000002/_i000002/_i000002/Madd_n0010[2:0]_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.583</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>5.222</twLogDel><twRouteDel>23.556</twRouteDel><twTotDel>28.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="334"><twConstOffIn anchorID="335" twDataPathType="twDataPathMaxDelay"><twSlack>-24.291</twSlack><twSrc BELType="PAD">SW_I&lt;1&gt;</twSrc><twDest BELType="FF">hijacker1/LSGMInfoAggreReg_247</twDest><twClkDel>3.207</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;1&gt;</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>15</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;1&gt;</twComp><twBEL>SW_I&lt;1&gt;</twBEL><twBEL>SW_I_1_IBUF</twBEL><twBEL>ProtoComp157.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>1194</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][179]_GND_9_o_add_656_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[28].[1].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1576</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>hijacker1/SGMLoop[30].[3].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>hijacker1/SGMLoop[30].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;565&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/LSGMInfo_buff_0&lt;569&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;185:180&gt;_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;184&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1185</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;_SW1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>hijacker1/N5257</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_lut&lt;4&gt;</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd91_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd_491</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd924</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>hijacker1/ADDERTREE_INTERNAL_Madd924</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.583</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;247&gt;</twComp><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_lut&lt;0&gt;5</twBEL><twBEL>hijacker1/ADDERTREE_INTERNAL_Madd92_xor&lt;0&gt;_6</twBEL><twBEL>hijacker1/LSGMInfoAggreReg_247</twBEL></twPathDel><twLogDel>5.114</twLogDel><twRouteDel>23.609</twRouteDel><twTotDel>28.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/LSGMInfoAggreReg_247</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>3.207</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/misoGate (SLICE_X23Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstOffIn anchorID="337" twDataPathType="twDataPathMinDelay"><twSlack>5.525</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/misoGate</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/misoGate</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/misoGate</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.664</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/presck (SLICE_X11Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstOffIn anchorID="339" twDataPathType="twDataPathMinDelay"><twSlack>5.880</twSlack><twSrc BELType="PAD">sck</twSrc><twDest BELType="FF">hijacker1/SPI_S1/presck</twDest><twClkDel>3.532</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/SPI_S1/presck</twClkDest><twOff>6.250</twOff><twOffSrc>sck</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sck</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>1</twLogLvls><twSrcSite>T3.PAD</twSrcSite><twPathDel><twSite>T3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>sck</twComp><twBEL>sck</twBEL><twBEL>sck_IBUF</twBEL><twBEL>ProtoComp157.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.013</twDelInfo><twComp>sck_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/SPI_S1/presck</twComp><twBEL>hijacker1/SPI_S1/presck</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>3.532</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_C_4 (SLICE_X22Y4.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstOffIn anchorID="341" twDataPathType="twDataPathMinDelay"><twSlack>6.396</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_4_C_4</twDest><twClkDel>3.535</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/SPI_S1/WSReg_4_C_4</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_4_C_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp157.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.887</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_C_4</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_C_4</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.160</twRouteDel><twTotDel>3.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_4_C_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp161.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>1168</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>3.535</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="342"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="7.420" actualRollup="12.490" errors="0" errorRollup="25" items="346" itemsRollup="22924"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="9.762" errors="0" errorRollup="1" items="0" itemsRollup="3975"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="4.881" actualRollup="N/A" errors="1" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="7.719" actualRollup="N/A" errors="0" errorRollup="0" items="3892" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="6.760" actualRollup="N/A" errors="0" errorRollup="0" items="6211" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="9.083" actualRollup="N/A" errors="22" errorRollup="0" items="12738" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="343"><twConstRollup name="TS_CAMB_PCLK_I" fullName="TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;" type="origin" depth="0" requirement="12.500" prefType="period" actual="33.856" actualRollup="4.919" errors="6267" errorRollup="0" items="1214557596923" itemsRollup="28"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_6_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.637" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_0_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.919" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_1_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.685" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_2_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.480" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_3_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="3.903" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_4_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.325" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_5_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.450" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="344">7</twUnmetConstCnt><twDataSheet anchorID="345" twNameLen="15"><twSUH2ClkList anchorID="346" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.598</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.436</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.233</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.181</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.597</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="347" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.955</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.098</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.942</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.598</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.676</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.511</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.449</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.981</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mosi</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sck</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.370</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="348" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>7.990</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="349" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>33.856</twRiseRise></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseRise>3.731</twRiseRise><twFallRise>3.731</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="350" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>9.083</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="351" twDestWidth="11"><twDest>css</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseFall>3.473</twRiseFall></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseFall>0.725</twRiseFall><twFallFall>0.725</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="352" twDestWidth="11" twWorstWindow="4.425" twWorstSetup="4.519" twWorstHold="-0.094" twWorstSetupSlack="-3.269" twWorstHoldSlack="6.344" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.222" twHoldSlack = "6.836" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.586</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.048" twHoldSlack = "6.668" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.418</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.348" twHoldSlack = "7.893" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.598</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.643</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.186" twHoldSlack = "7.760" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.436</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.510</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.250" twHoldSlack = "7.820" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.570</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.983" twHoldSlack = "7.568" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.233</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.318</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.843" twHoldSlack = "7.485" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.235</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.791" twHoldSlack = "7.429" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.179</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.323" twHoldSlack = "6.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.094</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-1.123" twHoldSlack = "7.431" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.269" twHoldSlack = "7.847" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.597</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="353" twDestWidth="11" twWorstWindow="26.706" twWorstSetup="25.981" twWorstHold="0.725" twWorstSetupSlack="-24.731" twWorstHoldSlack="5.525" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.063" twHoldSlack = "6.738" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.488</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.109" twHoldSlack = "6.780" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.530</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.705" twHoldSlack = "7.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.955</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.098</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.538" twHoldSlack = "7.192" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.942</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.237" twHoldSlack = "6.848" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.598</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.323" twHoldSlack = "6.926" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.676</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.237" twHoldSlack = "6.849" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.599</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.148" twHoldSlack = "6.761" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.511</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.071" twHoldSlack = "6.699" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.449</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-0.716" twHoldSlack = "7.024" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.774</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-24.190" twHoldSlack = "7.768" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.518</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-24.731" twHoldSlack = "8.430" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.981</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-24.123" twHoldSlack = "8.398" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">25.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.148</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.620" twHoldSlack = "7.893" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.643</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "-2.481" twHoldSlack = "5.525" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.725</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>mosi</twSrc><twSUHSlackTime twSetupSlack = "-2.046" twHoldSlack = "6.549" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.299</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>sck</twSrc><twSUHSlackTime twSetupSlack = "0.598" twHoldSlack = "5.880" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.370</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="354"><twErrCnt>12788</twErrCnt><twScore>145920384</twScore><twSetupScore>145919886</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>498</twPinLimitScore><twConstCov><twPathCnt>1214576525737</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>71855</twConnCnt></twConstCov><twStats anchorID="355"><twMinPer>33.856</twMinPer><twFootnote number="1" /><twMaxFreq>29.537</twMaxFreq><twMaxFromToDel>4.919</twMaxFromToDel><twMinInBeforeClk>25.981</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 16 01:10:39 2015 </twTimestamp></twFoot><twClientInfo anchorID="356"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 544 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
