Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  2 11:03:57 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (76)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (76)
-------------------------------
 There are 76 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.592        0.000                      0                  183        0.033        0.000                      0                  183        9.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 41.660}     83.330          12.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 41.665}     83.330          12.000          
  clock_design_1_clk_wiz_0_0_1     {0.000 10.000}     19.999          50.002          
sysclk                             {0.000 41.666}     83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 41.666}     83.333          12.000          
  clock_design_1_clk_wiz_0_0       {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         16.670        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  
  clock_design_1_clk_wiz_0_0_1          15.607        0.000                      0                  146        0.296        0.000                      0                  146        9.500        0.000                       0                    78  
sysclk                                                                                                                                                                              16.667        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  
  clock_design_1_clk_wiz_0_0            15.593        0.000                      0                  146        0.296        0.000                      0                  146        9.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clock_design_1_clk_wiz_0_0    clock_design_1_clk_wiz_0_0_1       15.592        0.000                      0                  146        0.033        0.000                      0                  146  
clock_design_1_clk_wiz_0_0_1  clock_design_1_clk_wiz_0_0         15.593        0.000                      0                  146        0.033        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clock_design_1_clk_wiz_0_0    clock_design_1_clk_wiz_0_0         16.830        0.000                      0                   37        0.500        0.000                      0                   37  
**async_default**             clock_design_1_clk_wiz_0_0_1  clock_design_1_clk_wiz_0_0         16.830        0.000                      0                   37        0.236        0.000                      0                   37  
**async_default**             clock_design_1_clk_wiz_0_0    clock_design_1_clk_wiz_0_0_1       16.829        0.000                      0                   37        0.236        0.000                      0                   37  
**async_default**             clock_design_1_clk_wiz_0_0_1  clock_design_1_clk_wiz_0_0_1       16.844        0.000                      0                   37        0.500        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_design_1_clk_wiz_0_0_1
  To Clock:  clock_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.718ns (18.336%)  route 3.198ns (81.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.737     3.031    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.530    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/C
                         clock pessimism              0.561    19.091    
                         clock uncertainty           -0.248    18.843    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    18.638    design_1_i/rnd_gen_top_0/inst/result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 15.607    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.718ns (18.967%)  route 3.068ns (81.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.606     2.900    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.530    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/C
                         clock pessimism              0.561    19.091    
                         clock uncertainty           -0.248    18.843    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    18.674    design_1_i/rnd_gen_top_0/inst/result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.886ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.248    18.841    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.636    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.886    

Slack (MET) :             15.886ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.248    18.841    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.636    design_1_i/rnd_gen_top_0/inst/result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.886    

Slack (MET) :             15.886ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.248    18.841    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.636    design_1_i/rnd_gen_top_0/inst/result_reg[6]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.886    

Slack (MET) :             15.886ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.248    18.841    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.636    design_1_i/rnd_gen_top_0/inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.886    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.248    18.851    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.646    design_1_i/pulse_generator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.248    18.851    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.646    design_1_i/pulse_generator_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.248    18.851    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.646    design_1_i/pulse_generator_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.248    18.851    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.646    design_1_i/pulse_generator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.934%)  route 0.174ns (54.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/Q
                         net (fo=2, routed)           0.174    -0.254    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[9]
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.856    -0.814    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.012    -0.550    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/Q
                         net (fo=2, routed)           0.235    -0.177    design_1_i/rnd_gen_top_0/inst/result_int[2]
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.859    -0.811    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.070    -0.489    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.435%)  route 0.214ns (50.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/Q
                         net (fo=2, routed)           0.214    -0.198    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[13]
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/p_30_out[12]
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.857    -0.813    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091    -0.470    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.911%)  route 0.189ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/Q
                         net (fo=2, routed)           0.189    -0.239    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[15]
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.006    -0.558    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.256    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.141 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.141    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_7
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.476    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/Q
                         net (fo=2, routed)           0.194    -0.246    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_4
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.476    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585    -0.579    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/Q
                         net (fo=2, routed)           0.195    -0.243    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1_n_4
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.105    -0.474    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.584    -0.580    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/Q
                         net (fo=2, routed)           0.189    -0.250    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1_n_7
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105    -0.475    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/Q
                         net (fo=2, routed)           0.189    -0.248    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.133 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1_n_7
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.105    -0.473    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.949%)  route 0.241ns (51.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y81         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/pulse_generator_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.324    design_1_i/pulse_generator_0/inst/counter_reg[11]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  design_1_i/pulse_generator_0/inst/pulse_i_2/O
                         net (fo=2, routed)           0.128    -0.151    design_1_i/pulse_generator_0/inst/pulse_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.106 r  design_1_i/pulse_generator_0/inst/pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/pulse_generator_0/inst/pulse_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/pulse_generator_0/inst/clock
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/C
                         clock pessimism              0.252    -0.566    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/pulse_generator_0/inst/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         19.999      18.999     SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     design_1_i/pulse_generator_0/inst/pulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     design_1_i/pulse_generator_0/inst/trigger_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_design_1_clk_wiz_0_0
  To Clock:  clock_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.718ns (18.336%)  route 3.198ns (81.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.737     3.031    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.531    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/C
                         clock pessimism              0.561    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    18.623    design_1_i/rnd_gen_top_0/inst/result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 15.593    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.718ns (18.967%)  route 3.068ns (81.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.606     2.900    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.531    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/C
                         clock pessimism              0.561    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    18.659    design_1_i/rnd_gen_top_0/inst/result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[6]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.934%)  route 0.174ns (54.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/Q
                         net (fo=2, routed)           0.174    -0.254    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[9]
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.856    -0.814    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.012    -0.550    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/Q
                         net (fo=2, routed)           0.235    -0.177    design_1_i/rnd_gen_top_0/inst/result_int[2]
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.859    -0.811    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.070    -0.489    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.435%)  route 0.214ns (50.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/Q
                         net (fo=2, routed)           0.214    -0.198    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[13]
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/p_30_out[12]
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.857    -0.813    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091    -0.470    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.911%)  route 0.189ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/Q
                         net (fo=2, routed)           0.189    -0.239    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[15]
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.006    -0.558    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.256    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.141 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.141    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_7
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.476    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/Q
                         net (fo=2, routed)           0.194    -0.246    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_4
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.476    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585    -0.579    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/Q
                         net (fo=2, routed)           0.195    -0.243    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1_n_4
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.105    -0.474    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.584    -0.580    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/Q
                         net (fo=2, routed)           0.189    -0.250    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1_n_7
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105    -0.475    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/Q
                         net (fo=2, routed)           0.189    -0.248    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.133 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1_n_7
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.105    -0.473    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.949%)  route 0.241ns (51.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y81         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/pulse_generator_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.324    design_1_i/pulse_generator_0/inst/counter_reg[11]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  design_1_i/pulse_generator_0/inst/pulse_i_2/O
                         net (fo=2, routed)           0.128    -0.151    design_1_i/pulse_generator_0/inst/pulse_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.106 r  design_1_i/pulse_generator_0/inst/pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/pulse_generator_0/inst/pulse_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/pulse_generator_0/inst/clock
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/C
                         clock pessimism              0.252    -0.566    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/pulse_generator_0/inst/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y79     design_1_i/pulse_generator_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     design_1_i/pulse_generator_0/inst/pulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     design_1_i/pulse_generator_0/inst/trigger_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y81     design_1_i/pulse_generator_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y82     design_1_i/pulse_generator_0/inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     design_1_i/pulse_generator_0/inst/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_design_1_clk_wiz_0_0
  To Clock:  clock_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.718ns (18.336%)  route 3.198ns (81.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.737     3.031    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.530    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/C
                         clock pessimism              0.561    19.091    
                         clock uncertainty           -0.264    18.827    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    18.622    design_1_i/rnd_gen_top_0/inst/result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.718ns (18.967%)  route 3.068ns (81.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.530 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.606     2.900    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.530    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/C
                         clock pessimism              0.561    19.091    
                         clock uncertainty           -0.264    18.827    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    18.658    design_1_i/rnd_gen_top_0/inst/result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.264    18.825    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.620    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.264    18.825    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.620    design_1_i/rnd_gen_top_0/inst/result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.264    18.825    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.620    design_1_i/rnd_gen_top_0/inst/result_reg[6]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.528 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.528    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/C
                         clock pessimism              0.561    19.089    
                         clock uncertainty           -0.264    18.825    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.620    design_1_i/rnd_gen_top_0/inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.630    design_1_i/pulse_generator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.630    design_1_i/pulse_generator_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.630    design_1_i/pulse_generator_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.524 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.524    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/C
                         clock pessimism              0.575    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.630    design_1_i/pulse_generator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.934%)  route 0.174ns (54.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/Q
                         net (fo=2, routed)           0.174    -0.254    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[9]
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.856    -0.814    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.264    -0.298    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.012    -0.286    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/Q
                         net (fo=2, routed)           0.235    -0.177    design_1_i/rnd_gen_top_0/inst/result_int[2]
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.859    -0.811    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.264    -0.295    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.070    -0.225    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.435%)  route 0.214ns (50.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/Q
                         net (fo=2, routed)           0.214    -0.198    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[13]
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/p_30_out[12]
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.857    -0.813    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.264    -0.297    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091    -0.206    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.911%)  route 0.189ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/Q
                         net (fo=2, routed)           0.189    -0.239    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[15]
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.264    -0.300    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.006    -0.294    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.256    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.141 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.141    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_7
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.212    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/Q
                         net (fo=2, routed)           0.194    -0.246    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_4
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.212    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585    -0.579    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/Q
                         net (fo=2, routed)           0.195    -0.243    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1_n_4
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.264    -0.315    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.105    -0.210    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.584    -0.580    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/Q
                         net (fo=2, routed)           0.189    -0.250    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1_n_7
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.264    -0.316    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/Q
                         net (fo=2, routed)           0.189    -0.248    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.133 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1_n_7
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.105    -0.209    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_generator_0/inst/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clock_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.949%)  route 0.241ns (51.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y81         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/pulse_generator_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.324    design_1_i/pulse_generator_0/inst/counter_reg[11]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  design_1_i/pulse_generator_0/inst/pulse_i_2/O
                         net (fo=2, routed)           0.128    -0.151    design_1_i/pulse_generator_0/inst/pulse_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.106 r  design_1_i/pulse_generator_0/inst/pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/pulse_generator_0/inst/pulse_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/pulse_generator_0/inst/clock
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120    -0.182    design_1_i/pulse_generator_0/inst/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clock_design_1_clk_wiz_0_0_1
  To Clock:  clock_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.718ns (18.336%)  route 3.198ns (81.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.737     3.031    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.531    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X63Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[5]/C
                         clock pessimism              0.561    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    18.623    design_1_i/rnd_gen_top_0/inst/result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 15.593    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.718ns (18.967%)  route 3.068ns (81.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.606     2.900    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.507    18.531    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X64Y89         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[13]/C
                         clock pessimism              0.561    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    18.659    design_1_i/rnd_gen_top_0/inst/result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[4]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[6]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[6]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.718ns (19.752%)  route 2.917ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.461     0.995    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.299     1.294 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/result[15]_i_1/O
                         net (fo=16, routed)          1.456     2.750    design_1_i/rnd_gen_top_0/inst/ready_counter_0_n_0
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.505    18.529    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[8]/C
                         clock pessimism              0.561    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.205    18.621    design_1_i/rnd_gen_top_0/inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[12]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[13]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[14]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.442%)  route 2.917ns (80.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.614    -0.879    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y80         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  design_1_i/pulse_generator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           1.578     1.154    design_1_i/pulse_generator_0/inst/counter_reg[5]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     1.278 r  design_1_i/pulse_generator_0/inst/pulse_i_5/O
                         net (fo=2, routed)           0.821     2.099    design_1_i/pulse_generator_0/inst/pulse_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  design_1_i/pulse_generator_0/inst/counter[0]_i_2/O
                         net (fo=16, routed)          0.519     2.742    design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.501    18.525    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y82         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[15]/C
                         clock pessimism              0.575    19.100    
                         clock uncertainty           -0.264    18.836    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    18.631    design_1_i/pulse_generator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 15.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.934%)  route 0.174ns (54.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[9]/Q
                         net (fo=2, routed)           0.174    -0.254    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[9]
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.856    -0.814    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.264    -0.298    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.012    -0.286    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[2]/Q
                         net (fo=2, routed)           0.235    -0.177    design_1_i/rnd_gen_top_0/inst/result_int[2]
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.859    -0.811    design_1_i/rnd_gen_top_0/inst/clock
    SLICE_X62Y87         FDRE                                         r  design_1_i/rnd_gen_top_0/inst/result_reg[2]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.264    -0.295    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.070    -0.225    design_1_i/rnd_gen_top_0/inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.435%)  route 0.214ns (50.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[13]/Q
                         net (fo=2, routed)           0.214    -0.198    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[13]
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/p_30_out[12]
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.857    -0.813    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.264    -0.297    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091    -0.206    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.911%)  route 0.189ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.428 r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[15]/Q
                         net (fo=2, routed)           0.189    -0.239    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/Q[15]
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.264    -0.300    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.006    -0.294    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.256    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_3_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.141 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.141    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_7
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.212    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.583    -0.581    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/Q
                         net (fo=2, routed)           0.194    -0.246    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.138 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.138    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]_i_2_n_4
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.264    -0.317    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105    -0.212    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.585    -0.579    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/Q
                         net (fo=2, routed)           0.195    -0.243    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[8]_i_1_n_4
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.264    -0.315    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.105    -0.210    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.584    -0.580    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/Q
                         net (fo=2, routed)           0.189    -0.250    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]_i_1_n_7
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.264    -0.316    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105    -0.211    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/Q
                         net (fo=2, routed)           0.189    -0.248    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.133 r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]_i_1_n_7
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.854    -0.816    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y81         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.264    -0.314    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.105    -0.209    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/pulse_generator_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/pulse_generator_0/inst/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.949%)  route 0.241ns (51.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.586    -0.578    design_1_i/pulse_generator_0/inst/clock
    SLICE_X63Y81         FDRE                                         r  design_1_i/pulse_generator_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/pulse_generator_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.324    design_1_i/pulse_generator_0/inst/counter_reg[11]
    SLICE_X64Y81         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  design_1_i/pulse_generator_0/inst/pulse_i_2/O
                         net (fo=2, routed)           0.128    -0.151    design_1_i/pulse_generator_0/inst/pulse_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.106 r  design_1_i/pulse_generator_0/inst/pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/pulse_generator_0/inst/pulse_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/pulse_generator_0/inst/clock
    SLICE_X64Y79         FDRE                                         r  design_1_i/pulse_generator_0/inst/pulse_reg/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.264    -0.302    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120    -0.182    design_1_i/pulse_generator_0/inst/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock_design_1_clk_wiz_0_0
  To Clock:  clock_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDPE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDPE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDPE (Recov_fdpe_C_PRE)     -0.534    18.289    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.419ns (20.927%)  route 1.583ns (79.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.583     1.117    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X64Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.494    18.330    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 17.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.690    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.690    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock_design_1_clk_wiz_0_0_1
  To Clock:  clock_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.244    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDPE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDPE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X62Y83         FDPE (Recov_fdpe_C_PRE)     -0.534    18.289    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_design_1_clk_wiz_0_0 rise@20.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.419ns (20.927%)  route 1.583ns (79.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.583     1.117    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X64Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.527    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/C
                         clock pessimism              0.561    19.088    
                         clock uncertainty           -0.264    18.824    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.494    18.330    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 17.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.264    -0.280    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.264    -0.280    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock_design_1_clk_wiz_0_0
  To Clock:  clock_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.829ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.829    

Slack (MET) :             16.829ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.829    

Slack (MET) :             16.829ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.243    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.829    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.242    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.242    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             16.969ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.242    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.969    

Slack (MET) :             16.969ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.242    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.969    

Slack (MET) :             16.969ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.242    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.969    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDPE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDPE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.264    18.822    
    SLICE_X62Y83         FDPE (Recov_fdpe_C_PRE)     -0.534    18.288    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.419ns (20.927%)  route 1.583ns (79.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.583     1.117    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X64Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.264    18.823    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.494    18.329    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.329    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 17.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.273    -0.546    
                         clock uncertainty            0.264    -0.282    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.428    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.264    -0.281    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.427    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.264    -0.280    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.264    -0.280    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock_design_1_clk_wiz_0_0_1
  To Clock:  clock_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.248    18.839    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.259    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         18.259    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.248    18.839    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.259    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.259    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.220%)  route 1.881ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.881     1.414    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.248    18.839    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.580    18.259    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.259    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.980ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.258    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.980    

Slack (MET) :             16.980ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.258    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 16.980    

Slack (MET) :             16.984ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.258    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.984    

Slack (MET) :             16.984ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.258    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.984    

Slack (MET) :             16.984ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.419ns (19.409%)  route 1.740ns (80.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.740     1.273    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X63Y83         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X63Y83         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.580    18.258    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.258    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 16.984    

Slack (MET) :             17.026ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.419ns (19.370%)  route 1.744ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.525 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.744     1.278    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X62Y83         FDPE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.502    18.525    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X62Y83         FDPE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]/C
                         clock pessimism              0.561    19.086    
                         clock uncertainty           -0.248    18.838    
    SLICE_X62Y83         FDPE (Recov_fdpe_C_PRE)     -0.534    18.304    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 17.026    

Slack (MET) :             17.228ns  (required time - arrival time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
                            (recovery check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clock_design_1_clk_wiz_0_0_1 rise@19.999ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.419ns (20.927%)  route 1.583ns (79.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.526 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.608    -0.885    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          1.583     1.117    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/reset
    SLICE_X64Y84         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          1.503    18.526    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/clock
    SLICE_X64Y84         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]/C
                         clock pessimism              0.561    19.087    
                         clock uncertainty           -0.248    18.839    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.494    18.345    design_1_i/rnd_gen_top_0/inst/rnd_lfsr_0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 17.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.262    -0.192    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y78         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.851    -0.819    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y78         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X62Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.692    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.076%)  route 0.345ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.345    -0.109    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y79         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.852    -0.818    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y79         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.146    -0.691    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.690    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/reset_generator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clock_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_design_1_clk_wiz_0_0_1 rise@0.000ns - clock_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.879%)  route 0.408ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.582    -0.582    design_1_i/reset_generator_0/inst/clock
    SLICE_X61Y77         FDRE                                         r  design_1_i/reset_generator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.454 f  design_1_i/reset_generator_0/inst/counter_reg[3]/Q
                         net (fo=40, routed)          0.408    -0.046    design_1_i/rnd_gen_top_0/inst/ready_counter_0/reset
    SLICE_X62Y80         FDCE                                         f  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=76, routed)          0.853    -0.817    design_1_i/rnd_gen_top_0/inst/ready_counter_0/clock
    SLICE_X62Y80         FDCE                                         r  design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X62Y80         FDCE (Remov_fdce_C_CLR)     -0.146    -0.690    design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.644    





