Netlist file: single_inv_reg.net   Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Array size: 25 x 25 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       top^FF_NODE~3		25		4		0		#0
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       (null)		0		2	
sub_level       (null)		0		3	
sub_level       (null)		0		4	
sub_level       top^FF_NODE~3		0		5	
top_level       top^d_in		26		4		7		#1
sub_level       top^d_in		0		0	
top_level       top^rst			26		4		3		#2
sub_level       top^rst			0		0	
top_level       out:top^d_out		26		3		6		#3
sub_level       out:top^d_out		0		0	
top_level       top^clock		25		26		3		#4
sub_level       top^clock		0		0	
