{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@year": "2020", "@timestamp": "2020-01-06T04:07:50.000050-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2017", "@month": "01"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Fast processing of non-repeated values in hardware", "abstracts": "The paper suggests a technique for fast data processing of unique and constrained items. The technique is based on two methods that involve: 1) address-based data sorting; and 2) communication-time networks. Input data are received one by one from a sequential channel. The first method enables undesirable values (e.g. previously taken or explicitly blocked) to be discarded. Although this method is chosen from the scope of data sorting, it is used in the paper (after some adjustments) for filtering. The second method enables each data item to be properly handled during communication time. For example, in case of data sorting it means that as soon as a new item is received it will immediately be placed in a proper position of the produced sorted subset that is composed of all previously acquired items. The circuits that implement the proposed methods have been entirely modeled and verified in software, then described in VHDL, synthesized and implemented in hardware, and finally evaluated. The results have shown that the proposed solutions are well suited for real-time applications.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Address-based sorting", "@xml:lang": "eng"}, {"$": "Communication-time circuits", "@xml:lang": "eng"}, {"$": "Data filtering", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Sorting networks", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Elektron. Elektrotech.", "website": {"ce:e-address": {"$": "http://eejournal.ktu.lt/index.php/elt/article/download/18336/8799", "@type": "email"}}, "@country": "ltu", "translated-sourcetitle": {"$": "Elektronika ir Elektrotechnika", "@xml:lang": "eng"}, "issn": {"$": "13921215", "@type": "print"}, "volisspag": {"voliss": {"@volume": "23", "@issue": "3"}, "pagerange": {"@first": "74", "@last": "77"}}, "@type": "j", "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "Kauno Technologijos Universitetas", "ce:e-address": {"$": "asta.stulgiene@ktu.lt", "@type": "email"}}, "sourcetitle": "Elektronika ir Elektrotechnika", "@srcid": "19900193212", "publicationdate": {"year": "2017", "date-text": {"@xfab-added": "true", "$": "2017"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "21", "@year": "2017", "@timestamp": "BST 05:23:03", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "616850045", "@idtype": "PUI"}, {"$": "665967098", "@idtype": "CAR-ID"}, {"$": "20171084508", "@idtype": "REAXYSCAR"}, {"$": "2017072334", "@idtype": "SNCPX"}, {"$": "85020550720", "@idtype": "SCP"}, {"$": "85020550720", "@idtype": "SGR"}], "ce:doi": "10.5755/j01.eie.23.3.18336"}}, "tail": {"bibliography": {"@refcount": "7", "reference": [{"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, \"Implementation in FPGA of address-based data sorting\", in Proc. 21st Int. Conf. on Field Programmable Logic and Applications, Crete, Greece, 2011, pp. 405-410. [Online]. Available: http://dx.doi.org/ 10.1109/FPL.2011.81", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http//dx.doi.org/10.1109/FPL.2011.81", "@type": "email"}}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Sorting networks on FPGAs\", The International Journal on Very Large Data Bases, vol. 21, no. 1, pp. 1-23, 2012. [Online]. Available: http://dx.doi.org/10.1007/ s00778-011-0232-z", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http//dx.doi.org/10.1007/s00778-011-0232-z", "@type": "email"}}, "ref-title": {"ref-titletext": "Sorting networks on FPGAS"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "J. Ortiz, D. Andrews, \"A streaming high-throughput linear sorter system with contention buffering\", International Journal of Reconfigurable Computing, vol. 2011, 2011. [Online]. Available: http://dx.doi.org/10.1155/2011/963539", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http//dx.doi.org/10.1155/2011/963539", "@type": "email"}}, "ref-title": {"ref-titletext": "A streaming high-throughput linear sorter system with contention buffering"}, "refd-itemidlist": {"itemid": {"$": "79954989992", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2011"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D."}]}, "ref-sourcetitle": "International Journal of Reconfigurable Computing"}}, {"ref-fulltext": "S. W. Aj-Haj Baddar, K. E. Batcher, Designing Sorting Networks. A New Paradigm, New York: Springer-Verlag, 2011, 136 p. [Online]. Available: https://doi.org/10.1007/978-1-4614-1851-1", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "https//doi.org/10.1007/978-1-4614-1851-1", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "136"}}, "ref-text": "A New Paradigm, New York: Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "M. Zuluada, P. Milder, M. Puschel, \"Streaming sorting networks\", ACM Transactions on Design Automation of Electronic Systems, vol. 21, no. 4, 2016. [Online]. Available: http://dx.doi.org/10.1145/ 2854150", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "http//dx.doi.org/10.1145/2854150", "@type": "email"}}, "ref-title": {"ref-titletext": "Streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84974530263", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "ACM Transactions on Design Automation of Electronic Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Sudnitson, \"Fast data sort based on searching networks with ring pipeline\", Elektronika ir Elektrotechnika, vol. 22, no. 4, pp. 58-62, 2016. [Online]. Available: http://dx.doi.org/10.5755/j01.eie.22.4.15920", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "http//dx.doi.org/10.5755/j01.eie.22.4.15920", "@type": "email"}}, "ref-title": {"ref-titletext": "Fast data sort based on searching networks with ring pipeline"}, "refd-itemidlist": {"itemid": {"$": "84983089365", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "4"}, "pagerange": {"@first": "58", "@last": "62"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektronika Ir Elektrotechnika"}}, {"ref-fulltext": "Digilent, Inc., Nexys 4 FPGA Board Reference Manual, 2016. [Online]. Available: https://reference.digilentinc.com/lib/exe/ fetch.phpmedia=nexys:nexys4:nexys4-rm.pdf", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https//reference.digilentinc.com/lib/exe/fetch.phpmedia=nexys:nexys4:nexys4_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046668467", "@idtype": "SGR"}}, "ref-text": "Digilent", "ref-sourcetitle": "Inc., Nexys 4 FPGA Board Reference Manual"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "eid": "2-s2.0-85020550720", "dc:description": "The paper suggests a technique for fast data processing of unique and constrained items. The technique is based on two methods that involve: 1) address-based data sorting; and 2) communication-time networks. Input data are received one by one from a sequential channel. The first method enables undesirable values (e.g. previously taken or explicitly blocked) to be discarded. Although this method is chosen from the scope of data sorting, it is used in the paper (after some adjustments) for filtering. The second method enables each data item to be properly handled during communication time. For example, in case of data sorting it means that as soon as a new item is received it will immediately be placed in a proper position of the produced sorted subset that is composed of all previously acquired items. The circuits that implement the proposed methods have been entirely modeled and verified in software, then described in VHDL, synthesized and implemented in hardware, and finally evaluated. The results have shown that the proposed solutions are well suited for real-time applications.", "prism:coverDate": "2017-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85020550720", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85020550720"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85020550720&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85020550720&origin=inward"}], "source-id": "19900193212", "citedby-count": "1", "prism:volume": "23", "subtype": "ar", "dc:title": "Fast processing of non-repeated values in hardware", "openaccess": "1", "prism:issn": "13921215", "prism:issueIdentifier": "3", "subtypeDescription": "Article", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:pageRange": "74-77", "prism:endingPage": "77", "openaccessFlag": "true", "prism:doi": "10.5755/j01.eie.23.3.18336", "prism:startingPage": "74", "dc:identifier": "SCOPUS_ID:85020550720", "dc:publisher": "Kauno Technologijos Universitetasasta.stulgiene@ktu.lt"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Address-based sorting"}, {"@_fa": "true", "$": "Communication-time circuits"}, {"@_fa": "true", "$": "Data filtering"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Sorting networks"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}