// Seed: 1531744376
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  wire id_5;
  assign id_4[1!=?1] = 1;
  wire id_6;
endmodule
module module_1;
  tri id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  initial forever @(posedge 1);
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5
);
  assign id_5 = 1'b0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
