Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:47 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'xadc_wiz_0'

1. Summary
----------

SUCCESS in the upgrade of xadc_wiz_0 (xilinx.com:ip:xadc_wiz:3.3) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:46 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'usbcspififo'

1. Summary
----------

SUCCESS in the upgrade of usbcspififo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:44 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'spimasteroutfifo'

1. Summary
----------

SUCCESS in the upgrade of spimasteroutfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:41 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'spimasterinfifo'

1. Summary
----------

SUCCESS in the upgrade of spimasterinfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:38 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'samplemem'

1. Summary
----------

SUCCESS in the upgrade of samplemem (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 6) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:35 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'peripheralclocks'

1. Summary
----------

SUCCESS in the upgrade of peripheralclocks (xilinx.com:ip:clk_wiz:6.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:34 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_gen_0'

1. Summary
----------

SUCCESS in the upgrade of mult_gen_0 (xilinx.com:ip:mult_gen:12.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:33 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'instructinfifo'

1. Summary
----------

SUCCESS in the upgrade of instructinfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:32 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_ui2f'

1. Summary
----------

SUCCESS in the upgrade of fp_ui2f (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:28 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_sub'

1. Summary
----------

SUCCESS in the upgrade of fp_sub (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:23 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_sqrt'

1. Summary
----------

SUCCESS in the upgrade of fp_sqrt (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:19 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_mul'

1. Summary
----------

SUCCESS in the upgrade of fp_mul (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:15 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_msub'

1. Summary
----------

SUCCESS in the upgrade of fp_msub (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:10 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_madd'

1. Summary
----------

SUCCESS in the upgrade of fp_madd (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:06 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_lt'

1. Summary
----------

SUCCESS in the upgrade of fp_lt (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:44:02 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_le'

1. Summary
----------

SUCCESS in the upgrade of fp_le (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:57 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_i2f'

1. Summary
----------

SUCCESS in the upgrade of fp_i2f (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:53 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_f2i'

1. Summary
----------

SUCCESS in the upgrade of fp_f2i (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:49 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_eq'

1. Summary
----------

SUCCESS in the upgrade of fp_eq (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:44 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_div'

1. Summary
----------

SUCCESS in the upgrade of fp_div (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:40 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_add'

1. Summary
----------

SUCCESS in the upgrade of fp_add (xilinx.com:ip:floating_point:7.1) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:36 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'commandring'

1. Summary
----------

SUCCESS in the upgrade of commandring (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:33 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'centralclock'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of centralclock (xilinx.com:ip:clk_wiz:6.0) from (Rev. 12) to (Rev. 13)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLK_OUT7_PORT' from 'clk_out7' to 'clkbus' has been ignored for IP 'centralclock'

An attempt to modify the value of disabled parameter 'CLKOUT7_REQUESTED_OUT_FREQ' from '100.000' to '166.66667' has been ignored for IP 'centralclock'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name centralclock
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_D.CAN_DEBUG {false} \
  CONFIG.CLKFB_IN_D.FREQ_HZ {100000000} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_D.CAN_DEBUG {false} \
  CONFIG.CLKFB_OUT_D.FREQ_HZ {100000000} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {162.035} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {285.743} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {146.458} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {166.66667} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {142.107} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {236.428} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {25.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {true} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {192.113} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {50.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {146.458} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {166.66667} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN1_D.BOARD.ASSOCIATED_PARAM {CLK_IN1_BOARD_INTERFACE} \
  CONFIG.CLK_IN1_D.CAN_DEBUG {false} \
  CONFIG.CLK_IN1_D.FREQ_HZ {100000000} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_D.BOARD.ASSOCIATED_PARAM {CLK_IN2_BOARD_INTERFACE} \
  CONFIG.CLK_IN2_D.CAN_DEBUG {false} \
  CONFIG.CLK_IN2_D.FREQ_HZ {100000000} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk100} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk10} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk166} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk200} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk25} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk50} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clkbus} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {centralclock} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {100} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {5} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {6} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {50.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.intr.PortWidth {1} \
  CONFIG.intr.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.ref_clk.ASSOCIATED_BUSIF {} \
  CONFIG.ref_clk.ASSOCIATED_PORT {} \
  CONFIG.ref_clk.ASSOCIATED_RESET {} \
  CONFIG.ref_clk.CLK_DOMAIN {} \
  CONFIG.ref_clk.FREQ_HZ {100000000} \
  CONFIG.ref_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ref_clk.INSERT_VIP {0} \
  CONFIG.ref_clk.PHASE {0.0} \
  CONFIG.reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.INSERT_VIP {0} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} \
  CONFIG.s_axi_aclk.ASSOCIATED_BUSIF {s_axi_lite} \
  CONFIG.s_axi_aclk.ASSOCIATED_PORT {} \
  CONFIG.s_axi_aclk.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.s_axi_aclk.CLK_DOMAIN {} \
  CONFIG.s_axi_aclk.FREQ_HZ {100000000} \
  CONFIG.s_axi_aclk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.s_axi_aclk.INSERT_VIP {0} \
  CONFIG.s_axi_aclk.PHASE {0.0} \
  CONFIG.s_axi_lite.ADDR_WIDTH {32} \
  CONFIG.s_axi_lite.ARUSER_WIDTH {0} \
  CONFIG.s_axi_lite.AWUSER_WIDTH {0} \
  CONFIG.s_axi_lite.BUSER_WIDTH {0} \
  CONFIG.s_axi_lite.CLK_DOMAIN {} \
  CONFIG.s_axi_lite.DATA_WIDTH {32} \
  CONFIG.s_axi_lite.FREQ_HZ {100000000} \
  CONFIG.s_axi_lite.HAS_BRESP {1} \
  CONFIG.s_axi_lite.HAS_BURST {1} \
  CONFIG.s_axi_lite.HAS_CACHE {1} \
  CONFIG.s_axi_lite.HAS_LOCK {1} \
  CONFIG.s_axi_lite.HAS_PROT {1} \
  CONFIG.s_axi_lite.HAS_QOS {1} \
  CONFIG.s_axi_lite.HAS_REGION {1} \
  CONFIG.s_axi_lite.HAS_RRESP {1} \
  CONFIG.s_axi_lite.HAS_WSTRB {1} \
  CONFIG.s_axi_lite.ID_WIDTH {0} \
  CONFIG.s_axi_lite.INSERT_VIP {0} \
  CONFIG.s_axi_lite.MAX_BURST_LENGTH {256} \
  CONFIG.s_axi_lite.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_lite.NUM_READ_THREADS {1} \
  CONFIG.s_axi_lite.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_lite.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_lite.PHASE {0.0} \
  CONFIG.s_axi_lite.PROTOCOL {AXI4} \
  CONFIG.s_axi_lite.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_lite.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_lite.RUSER_WIDTH {0} \
  CONFIG.s_axi_lite.SUPPORTS_NARROW_BURST {1} \
  CONFIG.s_axi_lite.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_lite.WUSER_WIDTH {0} \
  CONFIG.s_axi_resetn.ASSOCIATED_RESET {aresetn} \
  CONFIG.s_axi_resetn.INSERT_VIP {0} \
  CONFIG.s_axi_resetn.POLARITY {ACTIVE_LOW} " [get_ips centralclock]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:32 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cachememhalf'

1. Summary
----------

SUCCESS in the upgrade of cachememhalf (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 6) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:29 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cachemem'

1. Summary
----------

SUCCESS in the upgrade of cachemem (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 6) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:28 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'bitfifo'

1. Summary
----------

SUCCESS in the upgrade of bitfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 15:43:25 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi4interconnect'

1. Summary
----------

SUCCESS in the upgrade of axi4interconnect (xilinx.com:ip:axi_interconnect:1.7) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:15 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_ui2f'

1. Summary
----------

SUCCESS in the update of fp_ui2f (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:12 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_sub'

1. Summary
----------

SUCCESS in the update of fp_sub (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:09 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_sqrt'

1. Summary
----------

SUCCESS in the update of fp_sqrt (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:06 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_mul'

1. Summary
----------

SUCCESS in the update of fp_mul (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:03 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_msub'

1. Summary
----------

SUCCESS in the update of fp_msub (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:10:00 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_madd'

1. Summary
----------

SUCCESS in the update of fp_madd (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:57 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_lt'

1. Summary
----------

SUCCESS in the update of fp_lt (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:54 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_le'

1. Summary
----------

SUCCESS in the update of fp_le (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:51 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_i2f'

1. Summary
----------

SUCCESS in the update of fp_i2f (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:48 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_f2i'

1. Summary
----------

SUCCESS in the update of fp_f2i (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:45 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_eq'

1. Summary
----------

SUCCESS in the update of fp_eq (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:42 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_div'

1. Summary
----------

SUCCESS in the update of fp_div (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 23 19:09:39 2024
| Host         : fastturtle running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fp_add'

1. Summary
----------

SUCCESS in the update of fp_add (xilinx.com:ip:floating_point:7.1 (Rev. 15)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:13 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'usbcspififo'

1. Summary
----------

SUCCESS in the upgrade of usbcspififo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:12 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'uartoutfifo'

1. Summary
----------

SUCCESS in the upgrade of uartoutfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:11 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'uartinfifo'

1. Summary
----------

SUCCESS in the upgrade of uartinfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:11 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'spimasteroutfifo'

1. Summary
----------

SUCCESS in the upgrade of spimasteroutfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:10 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'spimasterinfifo'

1. Summary
----------

SUCCESS in the upgrade of spimasterinfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:08 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'peripheralclocks'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of peripheralclocks (xilinx.com:ip:clk_wiz:6.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLK_OUT2_PORT' from 'clk_out2' to 'clkopl16' has been ignored for IP 'peripheralclocks'

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '57.28' has been ignored for IP 'peripheralclocks'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name peripheralclocks
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {436.972} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {380.190} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {22.591} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {367.185} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {385.600} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {57.28} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk12} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clkopl16} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {peripheralclocks} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {48.625} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {35.875} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {3} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips peripheralclocks]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:08 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'opl2fifo'

1. Summary
----------

SUCCESS in the upgrade of opl2fifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:07 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'instructinfifo'

1. Summary
----------

SUCCESS in the upgrade of instructinfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:06 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'gpucmdring'

1. Summary
----------

SUCCESS in the upgrade of gpucmdring (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:05 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'centralclock'

1. Summary
----------

SUCCESS in the upgrade of centralclock (xilinx.com:ip:clk_wiz:6.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:02 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cachemem'

1. Summary
----------

SUCCESS in the upgrade of cachemem (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:02 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'bitfifo'

1. Summary
----------

SUCCESS in the upgrade of bitfifo (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 19:39:01 2023
| Host         : engin-MS-7C91 running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi4interconnect'

1. Summary
----------

SUCCESS in the upgrade of axi4interconnect (xilinx.com:ip:axi_interconnect:1.7) from (Rev. 20) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 23 19:13:17 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'centralclock'

1. Summary
----------

SUCCESS in the upgrade of centralclock (xilinx.com:ip:clk_wiz:6.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Feb  5 13:40:14 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'uartinfifo'

1. Summary
----------

SUCCESS in the conversion of uartinfifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Feb  5 13:40:13 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'instructinfifo'

1. Summary
----------

SUCCESS in the conversion of instructinfifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Feb  5 13:40:13 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'cachemem'

1. Summary
----------

SUCCESS in the conversion of cachemem (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Feb  5 13:40:13 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'bootmem64k'

1. Summary
----------

SUCCESS in the conversion of bootmem64k (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Feb  5 13:39:56 2023
| Host         : enci-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'uartoutfifo'

1. Summary
----------

SUCCESS in the conversion of uartoutfifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 7)) to Vivado generation flows.

