// Seed: 4241366735
module module_0 (
    input  tri0 id_0
    , id_3,
    output tri  id_1
);
endmodule
module module_0 (
    output tri0 module_1,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3
    , id_11,
    output supply0 id_4,
    output tri1 id_5,
    input wand id_6,
    output wor id_7,
    input supply0 id_8,
    input wire id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  assign id_1  = -1;
  assign id_12 = id_6;
endmodule
module module_2 #(
    parameter id_0 = 32'd76,
    parameter id_1 = 32'd4,
    parameter id_4 = 32'd43
) (
    input wand _id_0,
    input uwire _id_1,
    output logic id_2,
    input tri0 id_3,
    output supply1 _id_4,
    output wand id_5,
    input wand id_6
);
  logic [7:0][id_1 : id_0  !=  id_0] id_8;
  localparam id_9 = -1;
  reg id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
  always @(-1) begin : LABEL_0
    id_2  <= 1;
    id_10 <= #id_0 id_10;
  end
  assign id_2 = 1'b0 - 1;
  id_11 :
  assert property (@(posedge (1)) id_6)
  else $unsigned(99);
  ;
  parameter id_12 = id_9(
      id_9 == id_9#(
          .id_9(id_9),
          .id_9(id_9[id_0 :-1]),
          .id_9(id_9[-1]),
          .id_9((-1) + -1)) [id_1-1]
  ) == id_9;
  wire id_13;
endmodule
