library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PC is
	port(clk : in std_logic;
		  En : in std_logic;
		  cnt : out std_logic_vector(15 downto 0));
end PC;

architecture Behavioral of PC is

	signal s_count : unsigned(15 downto 0);
	
begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			if(enable = '1') then
				s_count <= s_count + 1;
			end if;
		end if;
	end process;
	count <= std_logic_vector(s_count);
end Behavioral;