

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2'
================================================================
* Date:           Tue Jul 26 16:54:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.040 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1022|     1022|  10.629 us|  10.629 us|  1022|  1022|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_1_VITIS_LOOP_214_2  |     1020|     1020|        14|          1|          1|  1008|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 19 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %d"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [model_functions.cpp:213]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln213 = icmp_eq  i10 %indvar_flatten_load, i10 1008" [model_functions.cpp:213]   --->   Operation 27 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln213_1 = add i10 %indvar_flatten_load, i10 1" [model_functions.cpp:213]   --->   Operation 28 'add' 'add_ln213_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split25, void %_Z12maxPool1_fixPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA1_S3_.exit.exitStub" [model_functions.cpp:213]   --->   Operation 29 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [model_functions.cpp:214]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_load = load i4 %d" [model_functions.cpp:213]   --->   Operation 31 'load' 'd_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln213 = add i4 %d_load, i4 1" [model_functions.cpp:213]   --->   Operation 32 'add' 'add_ln213' <Predicate = (!icmp_ln213)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln214 = icmp_eq  i7 %i_load, i7 126" [model_functions.cpp:214]   --->   Operation 33 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln213)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln213 = select i1 %icmp_ln214, i7 0, i7 %i_load" [model_functions.cpp:213]   --->   Operation 34 'select' 'select_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln213_1 = select i1 %icmp_ln214, i4 %add_ln213, i4 %d_load" [model_functions.cpp:213]   --->   Operation 35 'select' 'select_ln213_1' <Predicate = (!icmp_ln213)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln213, i5 0" [model_functions.cpp:219]   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %select_ln213, i3 0" [model_functions.cpp:219]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i10 %tmp_s" [model_functions.cpp:219]   --->   Operation 38 'zext' 'zext_ln219' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.54ns)   --->   "%sub_ln219 = sub i12 %tmp_2, i12 %zext_ln219" [model_functions.cpp:219]   --->   Operation 39 'sub' 'sub_ln219' <Predicate = (!icmp_ln213)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [11/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 40 'urem' 'rem_i_urem' <Predicate = (!icmp_ln213)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln213_cast = zext i7 %select_ln213" [model_functions.cpp:213]   --->   Operation 41 'zext' 'select_ln213_cast' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (4.35ns)   --->   "%mul = mul i15 %select_ln213_cast, i15 171" [model_functions.cpp:213]   --->   Operation 42 'mul' 'mul' <Predicate = (!icmp_ln213)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [model_functions.cpp:213]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln214 = add i7 %select_ln213, i7 1" [model_functions.cpp:214]   --->   Operation 44 'add' 'add_ln214' <Predicate = (!icmp_ln213)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln213 = store i10 %add_ln213_1, i10 %indvar_flatten" [model_functions.cpp:213]   --->   Operation 45 'store' 'store_ln213' <Predicate = (!icmp_ln213)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln213 = store i4 %select_ln213_1, i4 %d" [model_functions.cpp:213]   --->   Operation 46 'store' 'store_ln213' <Predicate = (!icmp_ln213)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln214 = store i7 %add_ln214, i7 %i" [model_functions.cpp:214]   --->   Operation 47 'store' 'store_ln214' <Predicate = (!icmp_ln213)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln213_1_cast1 = zext i4 %select_ln213_1" [model_functions.cpp:213]   --->   Operation 48 'zext' 'select_ln213_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%select_ln213_1_cast = zext i4 %select_ln213_1" [model_functions.cpp:213]   --->   Operation 49 'zext' 'select_ln213_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln219 = add i12 %sub_ln219, i12 %select_ln213_1_cast" [model_functions.cpp:219]   --->   Operation 50 'add' 'add_ln219' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i12 %add_ln219" [model_functions.cpp:219]   --->   Operation 51 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv1_addr = getelementptr i35 %conv1, i64 0, i64 %zext_ln219_1" [model_functions.cpp:219]   --->   Operation 52 'getelementptr' 'conv1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln219_1 = add i12 %sub_ln219, i12 8" [model_functions.cpp:219]   --->   Operation 53 'add' 'add_ln219_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln219_2 = add i12 %add_ln219_1, i12 %select_ln213_1_cast" [model_functions.cpp:219]   --->   Operation 54 'add' 'add_ln219_2' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i12 %add_ln219_2" [model_functions.cpp:219]   --->   Operation 55 'zext' 'zext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%conv1_addr_1 = getelementptr i35 %conv1, i64 0, i64 %zext_ln219_2" [model_functions.cpp:219]   --->   Operation 56 'getelementptr' 'conv1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln219_3 = add i12 %sub_ln219, i12 16" [model_functions.cpp:219]   --->   Operation 57 'add' 'add_ln219_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln219_4 = add i12 %add_ln219_3, i12 %select_ln213_1_cast" [model_functions.cpp:219]   --->   Operation 58 'add' 'add_ln219_4' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln219_3 = zext i12 %add_ln219_4" [model_functions.cpp:219]   --->   Operation 59 'zext' 'zext_ln219_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_addr_2 = getelementptr i35 %conv1, i64 0, i64 %zext_ln219_3" [model_functions.cpp:219]   --->   Operation 60 'getelementptr' 'conv1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [10/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 61 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv1_load = load i12 %conv1_addr" [model_functions.cpp:219]   --->   Operation 62 'load' 'conv1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%conv1_load_1 = load i12 %conv1_addr_1" [model_functions.cpp:219]   --->   Operation 63 'load' 'conv1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%conv1_load_2 = load i12 %conv1_addr_2" [model_functions.cpp:219]   --->   Operation 64 'load' 'conv1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp, i3 0" [model_functions.cpp:213]   --->   Operation 65 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%empty_36 = add i9 %tmp_24_cast, i9 %select_ln213_1_cast1" [model_functions.cpp:213]   --->   Operation 66 'add' 'empty_36' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 67 [9/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 67 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%conv1_load = load i12 %conv1_addr" [model_functions.cpp:219]   --->   Operation 68 'load' 'conv1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%conv1_load_1 = load i12 %conv1_addr_1" [model_functions.cpp:219]   --->   Operation 69 'load' 'conv1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%conv1_load_2 = load i12 %conv1_addr_2" [model_functions.cpp:219]   --->   Operation 70 'load' 'conv1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 71 [8/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 71 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 72 [7/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 72 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 73 [6/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 73 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 74 [5/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 74 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 75 [4/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 75 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 76 [3/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 76 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 77 [2/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 77 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 78 [1/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln213, i7 3" [model_functions.cpp:213]   --->   Operation 78 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i2 %rem_i_urem" [model_functions.cpp:215]   --->   Operation 79 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln215 = icmp_eq  i2 %trunc_ln215, i2 0" [model_functions.cpp:215]   --->   Operation 80 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%p_load = load i35 %empty" [model_functions.cpp:215]   --->   Operation 81 'load' 'p_load' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.02ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i35 0, i35 %p_load" [model_functions.cpp:215]   --->   Operation 82 'select' 'select_ln215' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (2.49ns)   --->   "%icmp_ln1548 = icmp_ult  i35 %select_ln215, i35 %conv1_load"   --->   Operation 83 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (1.02ns)   --->   "%select_ln220 = select i1 %icmp_ln1548, i35 %conv1_load, i35 %select_ln215" [model_functions.cpp:220]   --->   Operation 84 'select' 'select_ln220' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.03>
ST_13 : Operation 85 [1/1] (2.49ns)   --->   "%icmp_ln1548_1 = icmp_ult  i35 %select_ln220, i35 %conv1_load_1"   --->   Operation 85 'icmp' 'icmp_ln1548_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (1.02ns)   --->   "%select_ln220_1 = select i1 %icmp_ln1548_1, i35 %conv1_load_1, i35 %select_ln220" [model_functions.cpp:220]   --->   Operation 86 'select' 'select_ln220_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (2.49ns)   --->   "%icmp_ln1548_2 = icmp_ult  i35 %select_ln220_1, i35 %conv1_load_2"   --->   Operation 87 'icmp' 'icmp_ln1548_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (1.02ns)   --->   "%select_ln220_2 = select i1 %icmp_ln1548_2, i35 %conv1_load_2, i35 %select_ln220_1" [model_functions.cpp:220]   --->   Operation 88 'select' 'select_ln220_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln220 = store i35 %select_ln220_2, i35 %empty" [model_functions.cpp:220]   --->   Operation 89 'store' 'store_ln220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_213_1_VITIS_LOOP_214_2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1008, i64 1008, i64 1008"   --->   Operation 91 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [model_functions.cpp:208]   --->   Operation 93 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_36" [model_functions.cpp:213]   --->   Operation 94 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%max1_V_0_addr = getelementptr i35 %max1_V_0, i64 0, i64 %p_cast" [model_functions.cpp:213]   --->   Operation 95 'getelementptr' 'max1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln221 = store i35 %select_ln220_2, i9 %max1_V_0_addr" [model_functions.cpp:221]   --->   Operation 96 'store' 'store_ln221' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 336> <RAM>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 6.83ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', model_functions.cpp:214) on local variable 'i' [19]  (0 ns)
	'icmp' operation ('icmp_ln214', model_functions.cpp:214) [24]  (1.49 ns)
	'select' operation ('select_ln213', model_functions.cpp:213) [25]  (0.993 ns)
	'mul' operation ('mul', model_functions.cpp:213) [60]  (4.35 ns)

 <State 2>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln219_2', model_functions.cpp:219) [38]  (3.79 ns)
	'getelementptr' operation ('conv1_addr_1', model_functions.cpp:219) [40]  (0 ns)
	'load' operation ('conv1_load_1', model_functions.cpp:219) on array 'conv1' [53]  (3.25 ns)

 <State 3>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 4>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 5>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 6>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 8>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 9>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 10>: 4.21ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:213) [46]  (4.21 ns)
	'icmp' operation ('icmp_ln215', model_functions.cpp:215) [48]  (0.959 ns)

 <State 12>: 4.54ns
The critical path consists of the following:
	'load' operation ('p_load', model_functions.cpp:215) on local variable 'empty' [18]  (0 ns)
	'select' operation ('select_ln215', model_functions.cpp:215) [49]  (1.02 ns)
	'icmp' operation ('icmp_ln1548') [51]  (2.5 ns)
	'select' operation ('select_ln220', model_functions.cpp:220) [52]  (1.02 ns)

 <State 13>: 7.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1548_1') [54]  (2.5 ns)
	'select' operation ('select_ln220_1', model_functions.cpp:220) [55]  (1.02 ns)
	'icmp' operation ('icmp_ln1548_2') [57]  (2.5 ns)
	'select' operation ('select_ln220_2', model_functions.cpp:220) [58]  (1.02 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('max1_V_0_addr', model_functions.cpp:213) [65]  (0 ns)
	'store' operation ('store_ln221', model_functions.cpp:221) of variable 'select_ln220_2', model_functions.cpp:220 on array 'max1_V_0' [66]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
