
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980567 heartbeat IPC: 3.35507 cumulative IPC: 3.35507 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362515 heartbeat IPC: 2.95688 cumulative IPC: 3.14341 (Simulation time: 0 hr 1 min 42 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127101 (Simulation time: 0 hr 2 min 7 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26786343 heartbeat IPC: 0.489624 cumulative IPC: 0.267964 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 65396751 heartbeat IPC: 0.258997 cumulative IPC: 0.261919 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 103018839 heartbeat IPC: 0.265801 cumulative IPC: 0.263458 (Simulation time: 0 hr 5 min 37 sec) 
Finished CPU 0 instructions: 25000000 cycles: 94891756 cumulative IPC: 0.263458 (Simulation time: 0 hr 5 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.263458 instructions: 25000000 cycles: 94891756
cpu0_DTLB TOTAL     ACCESS:    6315389  HIT:    5877813  MISS:     437576
cpu0_DTLB LOAD      ACCESS:    5890567  HIT:    5610242  MISS:     280325
cpu0_DTLB RFO       ACCESS:     424822  HIT:     267571  MISS:     157251
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3975 cycles
cpu0_ITLB TOTAL     ACCESS:    2383371  HIT:    2383371  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383371  HIT:    2383371  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10713  HIT:      10713  MISS:          0
cpu0_L1I LOAD      ACCESS:      10713  HIT:      10713  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437576  HIT:     432146  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280325  HIT:     275639  MISS:       4686
cpu0_STLB RFO       ACCESS:     157251  HIT:     156507  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.079 cycles
cpu0_L1D TOTAL     ACCESS:    6194909  HIT:    4952724  MISS:    1242185
cpu0_L1D LOAD      ACCESS:    5559468  HIT:    4433676  MISS:    1125792
cpu0_L1D RFO       ACCESS:     630040  HIT:     515597  MISS:     114443
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 141.195 cycles
cpu0_L2C TOTAL     ACCESS:    5638194  HIT:    3819330  MISS:    1818864
cpu0_L2C LOAD      ACCESS:    1125788  HIT:      92346  MISS:    1033442
cpu0_L2C RFO       ACCESS:     114437  HIT:      67903  MISS:      46534
cpu0_L2C PREFETCH  ACCESS:    4047945  HIT:    3314369  MISS:     733576
cpu0_L2C WRITEBACK ACCESS:     348074  HIT:     343431  MISS:       4643
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1281  MISS:        669
cpu0_L2C PREFETCH  REQUESTED:    4712459  ISSUED:    4088598  USEFUL:     571689  USELESS:     162101
cpu0_L2C AVERAGE MISS LATENCY: 106.282 cycles
LLC TOTAL     ACCESS:    2071515  HIT:    1370120  MISS:     701395
LLC LOAD      ACCESS:    1033441  HIT:     412528  MISS:     620913
LLC RFO       ACCESS:      46534  HIT:      20122  MISS:      26412
LLC PREFETCH  ACCESS:     737651  HIT:     685507  MISS:      52144
LLC WRITEBACK ACCESS:     253220  HIT:     251559  MISS:       1661
LLC TRANSLATION ACCESS:        669  HIT:        404  MISS:        265
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 223.524 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      52751  ROW_BUFFER_MISS:     646506
 DBUS AVG_CONGESTED_CYCLE:    3.96099
 WQ ROW_BUFFER_HIT:      27892  ROW_BUFFER_MISS:     183396  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1768
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

