// Seed: 4061130718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_0 (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output supply1 module_1
    , id_13,
    input tri0 id_6,
    output wand id_7,
    input wor id_8,
    output tri id_9,
    output wor id_10,
    input supply0 id_11
);
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  assign id_7 = id_4 == id_2;
endmodule
