
---------- Begin Simulation Statistics ----------
final_tick                                82439219000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693688                       # Number of bytes of host memory used
host_op_rate                                   218013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   459.59                       # Real time elapsed on the host
host_tick_rate                              179375620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082439                       # Number of seconds simulated
sim_ticks                                 82439219000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095623                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478226                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648784                       # CPI: cycles per instruction
system.cpu.discardedOps                        190802                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610518                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32380894                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606507                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164878438                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132497544                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49641                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26734                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79208                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30114                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20347264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20347264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109322                       # Request fanout histogram
system.membus.respLayer1.occupancy         1019996500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           608029500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       724451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    177021056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              177128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76656                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6354048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           785364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000572                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 784915     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    449      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             785364                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2058556500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770419995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               599258                       # number of demand (read+write) hits
system.l2.demand_hits::total                   599381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data              599258                       # number of overall hits
system.l2.overall_hits::total                  599381                       # number of overall hits
system.l2.demand_misses::.cpu.inst                417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108910                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109327                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               417                       # number of overall misses
system.l2.overall_misses::.cpu.data            108910                       # number of overall misses
system.l2.overall_misses::total                109327                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9778151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9813823000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35672000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9778151000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9813823000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708708                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708708                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.772222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.153791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154262                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.772222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.153791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154262                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85544.364508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89781.939216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89765.776066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85544.364508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89781.939216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89765.776066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49641                       # number of writebacks
system.l2.writebacks::total                     49641                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8688751500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8720253500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8688751500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8720253500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.772222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.153784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154255                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.772222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.153784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154255                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75544.364508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79782.852027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79766.684656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75544.364508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79782.852027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79766.684656                       # average overall mshr miss latency
system.l2.replacements                          76656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       674810                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           674810                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       674810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       674810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            209772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                209772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79208                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7264400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7264400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91712.964600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91712.964600                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6472320500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6472320500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81712.964600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81712.964600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35672000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35672000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.772222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.772222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85544.364508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85544.364508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31502000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.772222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.772222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75544.364508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75544.364508                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        389486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2513750500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2513750500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.070856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84632.364824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84632.364824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2216431000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2216431000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74634.845271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74634.845271                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31605.460515                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.944985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.397855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.641626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31477.421033                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11441400                       # Number of tag accesses
system.l2.tags.data_accesses                 11441400                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13939840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13993216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6354048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6354048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            647459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169092335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             169739793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       647459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           647459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77075548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77075548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77075548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           647459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169092335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246815342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    217795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009271225500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6061                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6061                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93322                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49641                       # Number of write requests accepted
system.mem_ctrls.readBursts                    218644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3787803500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1093145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7887097250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17325.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36075.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                218644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    441.140528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.372517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.468137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1079      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24267     52.62%     54.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2233      4.84%     59.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1280      2.78%     62.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1335      2.89%     65.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1747      3.79%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          813      1.76%     71.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          788      1.71%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12577     27.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.070945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.214222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.252998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6059     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6061                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.377000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4962     81.87%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.13%     82.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1047     17.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.08%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.46%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6061                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13992256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6352704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13993216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6354048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       169.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82254836000                       # Total gap between requests
system.mem_ctrls.avgGap                     517446.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13938880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6352704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 647458.826605332200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169080689.616916447878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77059245.308959081769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       217810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26669000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7860428250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1844802510250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31977.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36088.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18581439.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            163198980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86742315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           778102920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          256917960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6507193680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15340026390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18738743520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41870925765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.900563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48539961750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2752620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31146637250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            166090680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88279290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           782908140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261224460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6507193680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15543547740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18567357120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41916601110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.454612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48092388500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2752620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31594210500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050639                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050639                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050639                       # number of overall hits
system.cpu.icache.overall_hits::total         8050639                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051179                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71125.925926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71125.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71125.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71125.925926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37868000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37868000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70125.925926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70125.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70125.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70125.925926                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050639                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050639                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71125.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71125.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37868000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37868000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70125.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70125.925926                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.938114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.590741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.938114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102898                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102898                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51318326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51318326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51318925                       # number of overall hits
system.cpu.dcache.overall_hits::total        51318925                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747098                       # number of overall misses
system.cpu.dcache.overall_misses::total        747098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20004127000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20004127000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20004127000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20004127000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52057604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52057604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27059.004867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27059.004867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26775.773727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26775.773727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       674810                       # number of writebacks
system.cpu.dcache.writebacks::total            674810                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35065                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16844311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16844311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17170305000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17170305000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23919.341165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23919.341165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24246.089911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24246.089911                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707655                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40690012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40690012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7509440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7509440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17986.683832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17986.683832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6942265500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6942265500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16718.963811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16718.963811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12494686500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12494686500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38830.145318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38830.145318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9902045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9902045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34265.504533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34265.504533                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    325994000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    325994000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82425.790139                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82425.790139                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.335537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.467371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.335537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104840365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104840365                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82439219000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
