
*** Running vivado
    with args -log axi_to_apb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_to_apb.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Nov 26 13:55:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source axi_to_apb.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_to_apb
Command: synth_design -top axi_to_apb -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1056.652 ; gain = 467.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_to_apb' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/synth/axi_to_apb.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at 'c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7165' bound to instance 'U0' of component 'axi_apb_bridge' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/synth/axi_to_apb.vhd:233]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7274]
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:546]
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:546]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4132]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4132]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6084]
INFO: [Synth 8-226] default block is never used [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6332]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6084]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6662]
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6662]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7274]
INFO: [Synth 8-256] done synthesizing module 'axi_to_apb' (0#1) [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/synth/axi_to_apb.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element DATA_PHASE_WDT.cntr_start_reg was removed.  [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6480]
WARNING: [Synth 8-7129] Port axi_awprot[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module apb_mif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axilite_sif is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[9] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[8] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[7] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[6] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[5] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[4] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[3] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[2] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[1] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA2[0] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[9] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[8] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[7] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[6] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[5] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[4] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[3] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[2] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[1] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA3[0] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[31] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[30] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[29] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[28] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[27] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[26] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[25] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[24] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[23] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[22] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[21] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[20] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[19] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[18] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[17] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[16] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[15] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[14] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[13] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[12] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[11] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[10] in module multiplexor is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_APB_PRDATA4[9] in module multiplexor is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.559 ; gain = 583.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.559 ; gain = 583.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1172.559 ; gain = 583.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1172.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/axi_to_apb_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/axi_to_apb_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1256.137 ; gain = 0.285
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1256.137 ; gain = 666.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1256.137 ; gain = 666.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/axi_to_apb_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1256.137 ; gain = 666.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1256.137 ; gain = 666.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1256.137 ; gain = 666.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1360.547 ; gain = 771.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1388.227 ; gain = 799.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1391.805 ; gain = 802.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    34|
|4     |LUT4 |    39|
|5     |LUT5 |    41|
|6     |LUT6 |    52|
|7     |FDRE |   149|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 491 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1591.230 ; gain = 918.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1591.230 ; gain = 1002.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1591.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 18daccca
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1591.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/axi_to_apb_synth_1/axi_to_apb.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_to_apb, cache-ID = 3705f2e0726be587
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1591.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/axi_to_apb_synth_1/axi_to_apb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axi_to_apb_utilization_synth.rpt -pb axi_to_apb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 13:56:02 2025...
