// Seed: 597800333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      .id_0(1), .id_1(1), .id_2(id_6[1 : 1]), .id_3(id_7)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    output uwire id_3,
    input tri0 id_4
);
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1] = 1;
  always @(posedge id_0 + 1 or posedge 1) $display;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_7, id_6, id_6
  );
endmodule
