v 20130925 2
P 2500 16200 2500 15900 1 0 0
{
T 2550 16050 5 8 1 1 0 0 1
pinnumber=36
T 2550 16050 5 8 0 1 0 2 1
pinseq=2
T 2450 15600 9 8 1 1 90 5 1
pinlabel=VDDIO
T 2500 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 1700 16200 1700 15900 1 0 0
{
T 1750 16050 5 8 1 1 0 0 1
pinnumber=6
T 1750 16050 5 8 0 1 0 2 1
pinseq=3
T 1650 15500 9 8 1 1 90 5 1
pinlabel=VDDANA
T 1700 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 2100 16200 2100 15900 1 0 0
{
T 2150 16050 5 8 1 1 0 0 1
pinnumber=17
T 2150 16050 5 8 0 1 0 2 1
pinseq=4
T 2050 15600 9 8 1 1 90 5 1
pinlabel=VDDIO
T 2100 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 4800 9500 4500 9500 1 0 0
{
T 4600 9550 5 8 1 1 0 0 1
pinnumber=7
T 4600 9450 5 8 0 1 0 2 1
pinseq=34
T 4450 9500 9 8 1 1 0 6 1
pinlabel=PB08
T 4450 9500 5 8 0 1 0 8 1
pintype=io
}
P 4800 9200 4500 9200 1 0 0
{
T 4600 9250 5 8 1 1 0 0 1
pinnumber=8
T 4600 9150 5 8 0 1 0 2 1
pinseq=35
T 4450 9200 9 8 1 1 0 6 1
pinlabel=PB09
T 4450 9200 5 8 0 1 0 8 1
pintype=io
}
P 4800 8900 4500 8900 1 0 0
{
T 4600 8950 5 8 1 1 0 0 1
pinnumber=19
T 4600 8850 5 8 0 1 0 2 1
pinseq=36
T 4450 8900 9 8 1 1 0 6 1
pinlabel=PB10
T 4450 8900 5 8 0 1 0 8 1
pintype=io
}
P 4800 8600 4500 8600 1 0 0
{
T 4600 8650 5 8 1 1 0 0 1
pinnumber=20
T 4600 8550 5 8 0 1 0 2 1
pinseq=37
T 4450 8600 9 8 1 1 0 6 1
pinlabel=PB11
T 4450 8600 5 8 0 1 0 8 1
pintype=io
}
P 4800 8300 4500 8300 1 0 0
{
T 4600 8350 5 8 1 1 0 0 1
pinnumber=37
T 4600 8250 5 8 0 1 0 2 1
pinseq=38
T 4450 8300 9 8 1 1 0 6 1
pinlabel=PB22
T 4450 8300 5 8 0 1 0 8 1
pintype=io
}
P 4800 8000 4500 8000 1 0 0
{
T 4600 8050 5 8 1 1 0 0 1
pinnumber=38
T 4600 7950 5 8 0 1 0 2 1
pinseq=39
T 4450 8000 9 8 1 1 0 6 1
pinlabel=PB23
T 4450 8000 5 8 0 1 0 8 1
pintype=io
}
P 4800 10100 4500 10100 1 0 0
{
T 4600 10150 5 8 1 1 0 0 1
pinnumber=47
T 4600 10050 5 8 0 1 0 2 1
pinseq=40
T 4450 10100 9 8 1 1 0 6 1
pinlabel=PB02
T 4450 10100 5 8 0 1 0 8 1
pintype=io
}
P 4800 9800 4500 9800 1 0 0
{
T 4600 9850 5 8 1 1 0 0 1
pinnumber=48
T 4600 9750 5 8 0 1 0 2 1
pinseq=41
T 4450 9800 9 8 1 1 0 6 1
pinlabel=PB03
T 4450 9800 5 8 0 1 0 8 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 305 8045 5 8 1 1 0 6 1
pinnumber=40
T 300 7950 5 8 0 1 0 8 1
pinseq=63
T 455 7995 9 8 1 1 0 0 1
pinlabel=\_RESET\_
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 14900 400 14900 1 0 0
{
T 300 14950 5 8 1 1 0 6 1
pinnumber=1
T 300 14850 5 8 0 1 0 8 1
pinseq=10
T 450 14900 9 8 1 1 0 0 1
pinlabel=PA00 / XOSC32K1
T 450 14900 5 8 0 1 0 2 1
pintype=io
}
P 100 14600 400 14600 1 0 0
{
T 300 14650 5 8 1 1 0 6 1
pinnumber=2
T 300 14550 5 8 0 1 0 8 1
pinseq=11
T 450 14600 9 8 1 1 0 0 1
pinlabel=PA01 / XOSC32K2
T 450 14600 5 8 0 1 0 2 1
pintype=io
}
P 100 14300 400 14300 1 0 0
{
T 300 14350 5 8 1 1 0 6 1
pinnumber=3
T 300 14250 5 8 0 1 0 8 1
pinseq=12
T 450 14300 9 8 1 1 0 0 1
pinlabel=PA02
T 450 14300 5 8 0 1 0 2 1
pintype=io
}
P 100 14000 400 14000 1 0 0
{
T 300 14050 5 8 1 1 0 6 1
pinnumber=4
T 300 13950 5 8 0 1 0 8 1
pinseq=13
T 450 14000 9 8 1 1 0 0 1
pinlabel=PA03
T 450 14000 5 8 0 1 0 2 1
pintype=io
}
P 100 13700 400 13700 1 0 0
{
T 300 13750 5 8 1 1 0 6 1
pinnumber=9
T 300 13650 5 8 0 1 0 8 1
pinseq=14
T 450 13700 9 8 1 1 0 0 1
pinlabel=PA04
T 450 13700 5 8 0 1 0 2 1
pintype=io
}
P 100 13400 400 13400 1 0 0
{
T 300 13450 5 8 1 1 0 6 1
pinnumber=10
T 300 13350 5 8 0 1 0 8 1
pinseq=15
T 450 13400 9 8 1 1 0 0 1
pinlabel=PA05
T 450 13400 5 8 0 1 0 2 1
pintype=io
}
P 100 13100 400 13100 1 0 0
{
T 300 13150 5 8 1 1 0 6 1
pinnumber=11
T 300 13050 5 8 0 1 0 8 1
pinseq=16
T 450 13100 9 8 1 1 0 0 1
pinlabel=PA06
T 450 13100 5 8 0 1 0 2 1
pintype=io
}
P 100 12800 400 12800 1 0 0
{
T 300 12850 5 8 1 1 0 6 1
pinnumber=12
T 300 12750 5 8 0 1 0 8 1
pinseq=17
T 450 12800 9 8 1 1 0 0 1
pinlabel=PA07
T 450 12800 5 8 0 1 0 2 1
pintype=io
}
P 100 12200 400 12200 1 0 0
{
T 300 12250 5 8 1 1 0 6 1
pinnumber=13
T 300 12150 5 8 0 1 0 8 1
pinseq=18
T 450 12200 9 8 1 1 0 0 1
pinlabel=PA08
T 450 12200 5 8 0 1 0 2 1
pintype=io
}
P 100 11900 400 11900 1 0 0
{
T 300 11950 5 8 1 1 0 6 1
pinnumber=14
T 300 11850 5 8 0 1 0 8 1
pinseq=19
T 450 11900 9 8 1 1 0 0 1
pinlabel=PA09
T 450 11900 5 8 0 1 0 2 1
pintype=io
}
P 100 11600 400 11600 1 0 0
{
T 300 11650 5 8 1 1 0 6 1
pinnumber=15
T 300 11550 5 8 0 1 0 8 1
pinseq=20
T 450 11600 9 8 1 1 0 0 1
pinlabel=PA10
T 450 11600 5 8 0 1 0 2 1
pintype=io
}
P 100 11300 400 11300 1 0 0
{
T 300 11350 5 8 1 1 0 6 1
pinnumber=16
T 300 11250 5 8 0 1 0 8 1
pinseq=21
T 450 11300 9 8 1 1 0 0 1
pinlabel=PA11
T 450 11300 5 8 0 1 0 2 1
pintype=io
}
P 100 11000 400 11000 1 0 0
{
T 300 11050 5 8 1 1 0 6 1
pinnumber=21
T 300 10950 5 8 0 1 0 8 1
pinseq=22
T 450 11000 9 8 1 1 0 0 1
pinlabel=PA12
T 450 11000 5 8 0 1 0 2 1
pintype=io
}
P 100 10700 400 10700 1 0 0
{
T 300 10750 5 8 1 1 0 6 1
pinnumber=22
T 300 10650 5 8 0 1 0 8 1
pinseq=23
T 450 10700 9 8 1 1 0 0 1
pinlabel=PA13
T 450 10700 5 8 0 1 0 2 1
pintype=io
}
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=23
T 300 10350 5 8 0 1 0 8 1
pinseq=24
T 450 10400 9 8 1 1 0 0 1
pinlabel=PA14
T 450 10400 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=24
T 300 10050 5 8 0 1 0 8 1
pinseq=25
T 450 10100 9 8 1 1 0 0 1
pinlabel=PA15
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 4800 14900 4500 14900 1 0 0
{
T 4595 14945 5 8 1 1 0 0 1
pinnumber=25
T 4600 14850 5 8 0 1 0 2 1
pinseq=26
T 4445 14895 9 8 1 1 0 6 1
pinlabel=PA16
T 4450 14900 5 8 0 1 0 8 1
pintype=io
}
P 4800 14600 4500 14600 1 0 0
{
T 4595 14645 5 8 1 1 0 0 1
pinnumber=26
T 4600 14550 5 8 0 1 0 2 1
pinseq=27
T 4445 14595 9 8 1 1 0 6 1
pinlabel=PA17
T 4450 14600 5 8 0 1 0 8 1
pintype=io
}
P 4800 14300 4500 14300 1 0 0
{
T 4595 14345 5 8 1 1 0 0 1
pinnumber=27
T 4600 14250 5 8 0 1 0 2 1
pinseq=28
T 4445 14295 9 8 1 1 0 6 1
pinlabel=PA18
T 4450 14300 5 8 0 1 0 8 1
pintype=io
}
P 4800 14000 4500 14000 1 0 0
{
T 4595 14045 5 8 1 1 0 0 1
pinnumber=28
T 4600 13950 5 8 0 1 0 2 1
pinseq=29
T 4445 13995 9 8 1 1 0 6 1
pinlabel=PA19
T 4450 14000 5 8 0 1 0 8 1
pintype=io
}
P 4800 13700 4500 13700 1 0 0
{
T 4595 13745 5 8 1 1 0 0 1
pinnumber=29
T 4600 13650 5 8 0 1 0 2 1
pinseq=30
T 4445 13695 9 8 1 1 0 6 1
pinlabel=PA20
T 4450 13700 5 8 0 1 0 8 1
pintype=io
}
P 4800 13400 4500 13400 1 0 0
{
T 4595 13445 5 8 1 1 0 0 1
pinnumber=30
T 4600 13350 5 8 0 1 0 2 1
pinseq=31
T 4445 13395 9 8 1 1 0 6 1
pinlabel=PA21
T 4450 13400 5 8 0 1 0 8 1
pintype=io
}
P 4800 13100 4500 13100 1 0 0
{
T 4595 13145 5 8 1 1 0 0 1
pinnumber=31
T 4600 13050 5 8 0 1 0 2 1
pinseq=32
T 4445 13095 9 8 1 1 0 6 1
pinlabel=PA22
T 4450 13100 5 8 0 1 0 8 1
pintype=io
}
P 4800 12800 4500 12800 1 0 0
{
T 4595 12845 5 8 1 1 0 0 1
pinnumber=32
T 4600 12750 5 8 0 1 0 2 1
pinseq=33
T 4445 12795 9 8 1 1 0 6 1
pinlabel=PA23
T 4450 12800 5 8 0 1 0 8 1
pintype=io
}
P 1800 7300 1800 7600 1 0 0
{
T 1850 7400 5 8 1 1 0 0 1
pinnumber=5
T 1850 7400 5 8 0 1 0 2 1
pinseq=5
T 1850 8000 9 8 1 1 90 3 1
pinlabel=GNDANA
T 1800 7800 5 8 0 1 0 3 1
pintype=pwr
}
B 400 7600 4100 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4500 16000 8 10 1 1 0 6 1
refdes=U?
T 400 16300 5 10 0 0 0 0 1
device=ATmega165P-16AU
T 400 16500 5 10 0 0 0 0 1
footprint=TQFP64
T 400 16700 5 10 0 0 0 0 1
author=John Sloan <jsloan(AT)digium.com>
T 400 16900 5 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc8019.pdf
T 400 17100 5 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 400 17300 5 10 0 0 0 0 1
numslots=0
P 4800 10700 4500 10700 1 0 0
{
T 4595 10745 5 8 1 1 0 0 1
pinnumber=46
T 4600 10650 5 8 0 1 0 2 1
pinseq=33
T 4445 10695 9 8 1 1 0 6 1
pinlabel=SWDIO / PA31
T 4450 10700 5 8 0 1 0 8 1
pintype=io
}
P 4800 11000 4500 11000 1 0 0
{
T 4595 11045 5 8 1 1 0 0 1
pinnumber=45
T 4600 10950 5 8 0 1 0 2 1
pinseq=32
T 4445 10995 9 8 1 1 0 6 1
pinlabel=SWCLK / PA30
T 4450 11000 5 8 0 1 0 8 1
pintype=io
}
P 4800 11300 4500 11300 1 0 0
{
T 4595 11345 5 8 1 1 0 0 1
pinnumber=41
T 4600 11250 5 8 0 1 0 2 1
pinseq=31
T 4445 11295 9 8 1 1 0 6 1
pinlabel=PA28
T 4450 11300 5 8 0 1 0 8 1
pintype=io
}
P 4800 11600 4500 11600 1 0 0
{
T 4595 11645 5 8 1 1 0 0 1
pinnumber=39
T 4600 11550 5 8 0 1 0 2 1
pinseq=30
T 4445 11595 9 8 1 1 0 6 1
pinlabel=PA27
T 4450 11600 5 8 0 1 0 8 1
pintype=io
}
P 4800 11900 4500 11900 1 0 0
{
T 4595 11945 5 8 1 1 0 0 1
pinnumber=34
T 4600 11850 5 8 0 1 0 2 1
pinseq=29
T 4445 11895 9 8 1 1 0 6 1
pinlabel=PA25
T 4450 11900 5 8 0 1 0 8 1
pintype=io
}
P 4800 12200 4500 12200 1 0 0
{
T 4595 12245 5 8 1 1 0 0 1
pinnumber=33
T 4600 12150 5 8 0 1 0 2 1
pinseq=28
T 4445 12195 9 8 1 1 0 6 1
pinlabel=PA24
T 4450 12200 5 8 0 1 0 8 1
pintype=io
}
P 2200 7300 2200 7600 1 0 0
{
T 2250 7400 5 8 1 1 0 0 1
pinnumber=18
T 2250 7400 5 8 0 1 0 2 1
pinseq=5
T 2250 7900 9 8 1 1 90 3 1
pinlabel=GND
T 2200 7800 5 8 0 1 0 3 1
pintype=pwr
}
P 2600 7300 2600 7600 1 0 0
{
T 2650 7400 5 8 1 1 0 0 1
pinnumber=35
T 2650 7400 5 8 0 1 0 2 1
pinseq=5
T 2650 7900 9 8 1 1 90 3 1
pinlabel=GND
T 2600 7800 5 8 0 1 0 3 1
pintype=pwr
}
P 3000 7300 3000 7600 1 0 0
{
T 3050 7400 5 8 1 1 0 0 1
pinnumber=42
T 3050 7400 5 8 0 1 0 2 1
pinseq=5
T 3050 7900 9 8 1 1 90 3 1
pinlabel=GND
T 3000 7800 5 8 0 1 0 3 1
pintype=pwr
}
P 2900 16200 2900 15900 1 0 0
{
T 2950 16050 5 8 1 1 0 0 1
pinnumber=44
T 2950 16050 5 8 0 1 0 2 1
pinseq=2
T 2850 15600 9 8 1 1 90 5 1
pinlabel=VDDIN
T 2900 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 3300 16200 3300 15900 1 0 0
{
T 3350 16050 5 8 1 1 0 0 1
pinnumber=43
T 3350 16050 5 8 0 1 0 2 1
pinseq=2
T 3250 15500 9 8 1 1 90 5 1
pinlabel=VDDCORE
T 3300 15700 5 8 0 1 0 5 1
pintype=pwr
}
