---
title: Multi Sensing Watch project
order : 5
subtitle: FPGA 기반 실시간 센서 통합 감지 시스템
description: ""
layout: page
permalink: /projects/Multi_Sensing_Watch/
image: /img/watch/basys3.jpg
tags : [Vivado, FPGA, Verilog]
---

<h1 style="font-size: 36px; font-weight: bold;">개요</h1>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">프로젝트 기간</h2>
<p style="font-size: 18px; line-height: 1.4; margin-left: 10px;">
2025.08.14 ~ 2025.08.25
</p>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">목적</h2>
<ul style="font-size: 18px; line-height: 1.4; margin-left: 30px;">
  <li>RV32I instruction Set 구현, 각 Type별 명령어 구동 </li>
  <li>DataPath와 ControlUnit을 분리하여 FSM 기반의 타이밍 제어</li>
</ul>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">개발 환경</h2>
<ul style="font-size: 18px; line-height: 1.4; margin-left: 30px;">
  <li>사용 언어 : SystemVerilog, C</li>
  <li>Tool : Vivado, VCS, Verdi, draw.io </li>
  <li>editor : VS Code, Gvim </li>
</ul>

---