INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13\divby13.hlsrun_package_summary, at 01/24/26 17:04:03
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13 -config C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg -cmdlineconfig C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/config.cmdline
INFO: [HLS 200-10] For user 'theec' on host 'icarus' (Windows NT_amd64 version 10.0) on Sat Jan 24 17:04:05 -0500 2026
INFO: [HLS 200-10] In directory 'C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13'
INFO: [HLS 200-2005] Using work_dir C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=divby13.cpp' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=divby13' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 24 17:04:09 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/hls_data.json outdir=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip srcdir=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/misc
INFO: Copied 3 verilog file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/verilog
INFO: Copied 3 vhdl file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/drivers
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 633.371 ; gain = 193.688
INFO: Import ports from HDL: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/vhdl/divby13.vhd (divby13)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/xilinx_com_hls_divby13_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 17:04:25 2026...
INFO: [HLS 200-802] Generated output file divby13/divby13.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.919 seconds; peak allocated memory: 287.688 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 24s
