// Seed: 3852971431
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_1 = 32'd19,
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd37,
    parameter id_6 = 32'd98,
    parameter id_7 = 32'd24
) (
    input logic _id_1,
    input id_2,
    input id_3,
    input _id_4,
    output _id_5,
    output _id_6,
    output logic _id_7
);
  always @(posedge (1)) begin
    SystemTFIdentifier(1'b0, id_5);
    id_2 <= (id_6);
    id_4 <= 1;
    id_4[id_5+id_6] = id_4;
    #1 id_5 <= 1 ** id_2[id_1[""]];
    id_3 <= 1;
    if (id_1[(id_7|id_4|(1))==id_6]) begin
      id_5 <= 1;
    end else if (~id_5) begin
      if (id_4)
        if (id_7) begin
          id_2 <= id_5;
        end else id_5 <= id_2;
    end
    id_2 <= id_1;
  end
  assign id_6[1] = 1;
  always @(posedge 1) begin
    #1 SystemTFIdentifier(1, id_2[1'b0 : 1], id_2, 1);
  end
  type_10(
      id_4 | id_2 | 1, (id_4), 1 !== id_5
  );
  assign id_6 = id_7;
  type_11(
      id_5, id_5
  );
  assign id_6 = id_3;
  initial begin
    id_2 <= 1;
    SystemTFIdentifier;
  end
endmodule
`timescale 1ps / 1 ps
module module_1 #(
    parameter id_3 = 32'd36
) (
    input logic id_1,
    output logic id_2,
    output logic _id_3,
    output id_4
);
  logic id_5;
  logic id_6;
  type_0 id_7 (
      .id_0 (1),
      .id_1 (!(1)),
      .id_2 (1),
      .id_3 (1'd0),
      .id_4 (id_2),
      .id_5 (id_6),
      .id_6 ((id_6)),
      .id_7 (id_5[id_3 : 1]),
      .id_8 (id_3),
      .id_9 (id_6),
      .id_10({1, id_4}),
      .id_11(1),
      .id_12(id_5),
      .id_13(id_1),
      .id_14(1),
      .id_15(!id_3)
  );
  assign id_2 = 1;
endmodule
