// Seed: 3442036992
module module_0 ();
  bit id_1 = -1'b0;
  logic id_2;
  logic [-1 : -1] id_3;
  always @(*) release id_3;
  initial begin : LABEL_0
    $signed(57);
    ;
    if (1) id_1 <= id_1 ^ id_3;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_2  ==  -1 : -1 'b0] id_6, id_7;
  localparam id_8 = 1;
  wire id_9;
  timeunit 1ps;
endmodule
