# System Verilog Testbech Examples #
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# **1) Half Adder SV Testbench:**
- Code Link :-> https://edaplayground.com/x/BQ23
  # Questasim Result:
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/1356296f-b3b6-4bfa-a634-71f4af16fef6" />
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/f26084f8-3a91-4848-855c-f66d13f0ba58" />
  <img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/2479df0f-7634-4617-bf50-abd7a1652cd3" />
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# **2) Full Adder SV Testbench:**   
- Code Link -> https://edaplayground.com/x/EjbC
  # Questasim Result:
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/d6c0b958-6f05-4c3e-a899-9e176684c800" />
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/f35b31df-efbb-4ac5-b880-7c4b1806b8fd" />
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/278edf51-808d-45c6-9509-2ffaed465613" />

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# **3) Adeer 4-bit SV Testbench:**
- Code Link -> https://edaplayground.com/x/PZu6
  # Questasim Result:
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/09d6167f-000e-47b2-95c4-c6e7440cdeb2" />
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/fcf75aeb-4dd7-4643-a6c0-2fcdca9a990c" />

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# **4) D Flip Flop SV Testebench:** 
- Code Link -> https://edaplayground.com/x/rLeP
  # Questasim Result:
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/337e870c-143f-4943-a342-f8a8b5d83a22" />
<img width="1920" height="1080" alt="image" src="https://github.com/user-attachments/assets/b855f31a-7769-485f-97e2-48a40f5875b7" />

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

