#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 11 07:42:59 2022
# Process ID: 59960
# Current directory: /home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1
# Command line: vivado -log game_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_top.tcl
# Log file: /home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1/game_top.vds
# Journal file: /home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source game_top.tcl -notrace
Command: synth_design -top game_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60931
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.715 ; gain = 0.000 ; free physical = 478333 ; free virtual = 497090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'game_top' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/game_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1/.Xil/Vivado-59960-rsws08.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1/.Xil/Vivado-59960-rsws08.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'drawcon' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/drawcon.v:23]
INFO: [Synth 8-226] default block is never used [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/drawcon.v:101]
INFO: [Synth 8-6155] done synthesizing module 'drawcon' (2#1) [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/drawcon.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_out' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/vga_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_out' (3#1) [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/vga_out.v:23]
INFO: [Synth 8-6157] synthesizing module 'position_logic' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/position_logic.v:23]
	Parameter button_S0 bound to: 6'b100000 
	Parameter button_S1 bound to: 6'b010000 
	Parameter button_S2 bound to: 6'b001000 
	Parameter button_S3 bound to: 6'b000100 
	Parameter button_S4 bound to: 6'b000010 
	Parameter button_S5 bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'position_logic' (4#1) [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/position_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_top' (5#1) [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/game_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.492 ; gain = 2.777 ; free physical = 479121 ; free virtual = 497879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2407.336 ; gain = 17.621 ; free physical = 479117 ; free virtual = 497875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2407.336 ; gain = 17.621 ; free physical = 479117 ; free virtual = 497875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.336 ; gain = 0.000 ; free physical = 479110 ; free virtual = 497868
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/bouazim/Desktop/home/liuh0f/project/pro1/nexys-a7-100t-master.xdc]
Finished Parsing XDC File [/home/bouazim/Desktop/home/liuh0f/project/pro1/nexys-a7-100t-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bouazim/Desktop/home/liuh0f/project/pro1/nexys-a7-100t-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.117 ; gain = 0.000 ; free physical = 479023 ; free virtual = 497780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.117 ; gain = 0.000 ; free physical = 479023 ; free virtual = 497780
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 479095 ; free virtual = 497853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 479094 ; free virtual = 497852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 479095 ; free virtual = 497853
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wall_reg' [/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.srcs/sources_1/new/drawcon.v:146]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 479086 ; free virtual = 497844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input   11 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 479070 ; free virtual = 497832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478950 ; free virtual = 497711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478948 ; free virtual = 497710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478948 ; free virtual = 497710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    27|
|4     |LUT1    |     3|
|5     |LUT2    |    26|
|6     |LUT3    |    22|
|7     |LUT4    |    71|
|8     |LUT5    |    61|
|9     |LUT6    |    87|
|10    |FDRE    |    81|
|11    |FDSE    |    15|
|12    |LD      |     1|
|13    |IBUF    |     5|
|14    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.117 ; gain = 137.402 ; free physical = 478944 ; free virtual = 497705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.117 ; gain = 17.621 ; free physical = 478996 ; free virtual = 497757
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2527.125 ; gain = 137.402 ; free physical = 478996 ; free virtual = 497757
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.125 ; gain = 0.000 ; free physical = 479084 ; free virtual = 497846
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.125 ; gain = 0.000 ; free physical = 479029 ; free virtual = 497791
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2527.125 ; gain = 143.773 ; free physical = 479173 ; free virtual = 497935
INFO: [Common 17-1381] The checkpoint '/home/bouazim/Desktop/home/liuh0f/project/pro1/pro1.runs/synth_1/game_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_top_utilization_synth.rpt -pb game_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 07:43:52 2022...
