// Seed: 2110771733
module module_0 (
    output tri id_0
);
  logic id_2 = id_2;
  logic id_3;
  parameter id_4 = 1;
  assign id_2 = id_4;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_5 = 32'd57
) (
    output wor id_0,
    input uwire _id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    output wor _id_5,
    input tri1 id_6
);
  logic [7:0][-1 : id_1][1 'b0] id_8;
  assign id_0.id_4 = id_4 - 1;
  wire id_9[id_5 : -1];
  ;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  uwire id_10;
  logic id_11;
  ;
  integer id_12 = id_4;
  assign id_0 = -1'b0;
  always id_8 <= -1;
  assign id_11 = 'b0;
  logic id_13;
  assign id_3  = -1;
  assign id_10 = 1;
endmodule
