byte[4] in_RT = {0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 4;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient byte t_55 = 0;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient int t_67 = 0;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient byte t_78 = 0;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient int t_83 = 0;
transient bool t_84 = false;
transient byte t_85 = 0;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient int t_90 = 0;
transient bool t_91 = false;
transient byte t_92 = 0;
transient bool t_93 = false;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient int t_97 = 0;
transient bool t_98 = false;
transient byte t_99 = 0;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient int t_104 = 0;
transient bool t_105 = false;
transient bool t_106 = false;
transient byte t_107 = 0;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient bool t_121 = false;
transient byte t_122 = 0;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient bool t_127 = false;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient bool t_139 = false;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient bool t_144 = false;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient bool t_151 = false;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient bool t_155 = false;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient bool t_159 = false;
transient bool t_160 = false;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient bool t_164 = false;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient byte t_169 = 0;
transient bool t_170 = false;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient bool t_186 = false;
transient int t_187 = 0;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient int t_193 = 0;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient int t_199 = 0;
transient bool t_200 = false;
transient bool t_201 = false;
transient bool t_202 = false;
transient bool t_203 = false;
transient bool t_204 = false;
transient int t_205 = 0;
transient bool t_206 = false;
transient bool t_207 = false;
transient byte t_208 = 0;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient bool t_215 = false;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient bool t_220 = false;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient int t_224 = 0;
transient bool t_225 = false;
transient bool t_226 = false;
transient bool t_227 = false;
transient int t_228 = 0;
transient int t_229 = 0;
transient int t_230 = 0;
transient bool t_231 = false;
transient bool t_232 = false;
transient bool t_233 = false;
transient int t_234 = 0;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient int t_238 = 0;
transient int t_239 = 0;
transient int t_240 = 0;
transient bool t_241 = false;
transient bool t_242 = false;
transient bool t_243 = false;
transient int t_244 = 0;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient int t_248 = 0;
transient int t_249 = 0;
transient int t_250 = 0;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient int t_254 = 0;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient int t_258 = 0;
transient int t_259 = 0;
transient int t_260 = 0;
transient bool t_261 = false;
transient bool t_262 = false;
transient bool t_263 = false;
transient bool t_264 = false;
transient bool t_265 = false;
transient bool t_266 = false;
transient bool t_267 = false;
transient bool t_268 = false;
transient bool t_269 = false;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient bool t_273 = false;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Token 
		guardBlock
			t_52 = Token.state == 0;

		guardCondition t_52;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_53 = Token.state == 1,
			t_54 = Token.i < 4,
			t_55 = in_RT[Token.i],
			t_56 = t_55 == 0,
			t_57 = t_54 and t_56,
			t_58 = t_53 and t_57;

		guardCondition t_58;
		effect
			Token.state = 1,
			t_59 = Token.i + 1,
			Token.i = t_59;

	process Token 
		guardBlock
			t_60 = Token.state == 1,
			t_61 = Token.i == 4,
			t_62 = t_60 and t_61;

		guardCondition t_62;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_63 = Token.state == 3,
			t_64 = Token.NRT_count == 0,
			t_65 = t_63 and t_64;

		guardCondition t_65;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_66 = Token.state == 5;

		guardCondition t_66;
		effect
			Token.state = 0,
			t_67 = 4 - RT_count,
			Token.NRT_count = t_67;

	process LTL_property 
		guardBlock
			t_68 = LTL_property.state == 0;

		guardCondition t_68;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_69 = LTL_property.state == 0,
			t_70 = Node_0.state == 3,
			t_71 = not t_70,
			t_72 = t_69 and t_71;

		guardCondition t_72;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_73 = LTL_property.state == 1,
			t_74 = Node_0.state == 3,
			t_75 = not t_74,
			t_76 = t_73 and t_75;

		guardCondition t_76;
		effect
			LTL_property.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_77 = Bandwidth.state == 1,
			t_78 = in_RT[Bandwidth.i],
			t_79 = t_78 == 1,
			t_80 = t_77 and t_79,
			t_81 = Node_0.state == 8,
			t_82 = t_80 and t_81;

		guardCondition t_82;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_83 = RT_count - 1,
			RT_count = t_83,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_84 = Bandwidth.state == 1,
			t_85 = in_RT[Bandwidth.i],
			t_86 = t_85 == 1,
			t_87 = t_84 and t_86,
			t_88 = Node_1.state == 8,
			t_89 = t_87 and t_88;

		guardCondition t_89;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_90 = RT_count - 1,
			RT_count = t_90,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_91 = Bandwidth.state == 1,
			t_92 = in_RT[Bandwidth.i],
			t_93 = t_92 == 1,
			t_94 = t_91 and t_93,
			t_95 = Node_2.state == 8,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_97 = RT_count - 1,
			RT_count = t_97,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_98 = Bandwidth.state == 1,
			t_99 = in_RT[Bandwidth.i],
			t_100 = t_99 == 1,
			t_101 = t_98 and t_100,
			t_102 = Node_3.state == 8,
			t_103 = t_101 and t_102;

		guardCondition t_103;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_104 = RT_count - 1,
			RT_count = t_104,
			Node_3.state = 6;

	process Token_Node_1 
		guardBlock
			t_105 = Token.state == 1,
			t_106 = Token.i == 1,
			t_107 = in_RT[Token.i],
			t_108 = t_107 == 1,
			t_109 = t_106 and t_108,
			t_110 = t_105 and t_109,
			t_111 = Node_1.state == 0,
			t_112 = t_110 and t_111;

		guardCondition t_112;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_113 = Token.state == 3,
			t_114 = Token.NRT_count > 0,
			t_115 = Token.next == 1,
			t_116 = t_114 and t_115,
			t_117 = t_113 and t_116,
			t_118 = Node_1.state == 0,
			t_119 = t_117 and t_118;

		guardCondition t_119;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Token_Node_2 
		guardBlock
			t_120 = Token.state == 1,
			t_121 = Token.i == 2,
			t_122 = in_RT[Token.i],
			t_123 = t_122 == 1,
			t_124 = t_121 and t_123,
			t_125 = t_120 and t_124,
			t_126 = Node_2.state == 0,
			t_127 = t_125 and t_126;

		guardCondition t_127;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_128 = Token.state == 3,
			t_129 = Token.NRT_count > 0,
			t_130 = Token.next == 2,
			t_131 = t_129 and t_130,
			t_132 = t_128 and t_131,
			t_133 = Node_2.state == 0,
			t_134 = t_132 and t_133;

		guardCondition t_134;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_135 = Node_0.state == 2,
			t_136 = Bandwidth.state == 0,
			t_137 = t_135 and t_136;

		guardCondition t_137;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_138 = Node_1.state == 2,
			t_139 = Bandwidth.state == 0,
			t_140 = t_138 and t_139;

		guardCondition t_140;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_141 = Node_2.state == 2,
			t_142 = Bandwidth.state == 0,
			t_143 = t_141 and t_142;

		guardCondition t_143;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_144 = Node_3.state == 2,
			t_145 = Bandwidth.state == 0,
			t_146 = t_144 and t_145;

		guardCondition t_146;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_147 = Node_0.state == 3,
			t_148 = Node_0.granted == 0,
			t_149 = t_147 and t_148,
			t_150 = Bandwidth.state == 0,
			t_151 = t_149 and t_150;

		guardCondition t_151;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_152 = Node_1.state == 3,
			t_153 = Node_1.granted == 0,
			t_154 = t_152 and t_153,
			t_155 = Bandwidth.state == 0,
			t_156 = t_154 and t_155;

		guardCondition t_156;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_157 = Node_2.state == 3,
			t_158 = Node_2.granted == 0,
			t_159 = t_157 and t_158,
			t_160 = Bandwidth.state == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_162 = Node_3.state == 3,
			t_163 = Node_3.granted == 0,
			t_164 = t_162 and t_163,
			t_165 = Bandwidth.state == 0,
			t_166 = t_164 and t_165;

		guardCondition t_166;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Token_Node_3 
		guardBlock
			t_167 = Token.state == 1,
			t_168 = Token.i == 3,
			t_169 = in_RT[Token.i],
			t_170 = t_169 == 1,
			t_171 = t_168 and t_170,
			t_172 = t_167 and t_171,
			t_173 = Node_3.state == 0,
			t_174 = t_172 and t_173;

		guardCondition t_174;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_175 = Token.state == 3,
			t_176 = Token.NRT_count > 0,
			t_177 = Token.next == 3,
			t_178 = t_176 and t_177,
			t_179 = t_175 and t_178,
			t_180 = Node_3.state == 0,
			t_181 = t_179 and t_180;

		guardCondition t_181;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_182 = Bandwidth.state == 2,
			t_183 = RT_count < 2,
			t_184 = t_182 and t_183,
			t_185 = Node_0.state == 4,
			t_186 = t_184 and t_185;

		guardCondition t_186;
		effect
			Bandwidth.state = 0,
			t_187 = RT_count + 1,
			RT_count = t_187,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_188 = Bandwidth.state == 2,
			t_189 = RT_count < 2,
			t_190 = t_188 and t_189,
			t_191 = Node_1.state == 4,
			t_192 = t_190 and t_191;

		guardCondition t_192;
		effect
			Bandwidth.state = 0,
			t_193 = RT_count + 1,
			RT_count = t_193,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_194 = Bandwidth.state == 2,
			t_195 = RT_count < 2,
			t_196 = t_194 and t_195,
			t_197 = Node_2.state == 4,
			t_198 = t_196 and t_197;

		guardCondition t_198;
		effect
			Bandwidth.state = 0,
			t_199 = RT_count + 1,
			RT_count = t_199,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_200 = Bandwidth.state == 2,
			t_201 = RT_count < 2,
			t_202 = t_200 and t_201,
			t_203 = Node_3.state == 4,
			t_204 = t_202 and t_203;

		guardCondition t_204;
		effect
			Bandwidth.state = 0,
			t_205 = RT_count + 1,
			RT_count = t_205,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Token_Node_0 
		guardBlock
			t_206 = Token.state == 1,
			t_207 = Token.i == 0,
			t_208 = in_RT[Token.i],
			t_209 = t_208 == 1,
			t_210 = t_207 and t_209,
			t_211 = t_206 and t_210,
			t_212 = Node_0.state == 0,
			t_213 = t_211 and t_212;

		guardCondition t_213;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_214 = Token.state == 3,
			t_215 = Token.NRT_count > 0,
			t_216 = Token.next == 0,
			t_217 = t_215 and t_216,
			t_218 = t_214 and t_217,
			t_219 = Node_0.state == 0,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Node_0_Token 
		guardBlock
			t_221 = Node_0.state == 6,
			t_222 = Token.state == 2,
			t_223 = t_221 and t_222;

		guardCondition t_223;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_224 = Token.i + 1,
			Token.i = t_224;

	process Node_0_Token 
		guardBlock
			t_225 = Node_0.state == 6,
			t_226 = Token.state == 4,
			t_227 = t_225 and t_226;

		guardCondition t_227;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_228 = Token.next + 1,
			t_229 = t_228 % 4,
			Token.next = t_229,
			t_230 = Token.NRT_count - 1,
			Token.NRT_count = t_230;

	process Node_1_Token 
		guardBlock
			t_231 = Node_1.state == 6,
			t_232 = Token.state == 2,
			t_233 = t_231 and t_232;

		guardCondition t_233;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_234 = Token.i + 1,
			Token.i = t_234;

	process Node_1_Token 
		guardBlock
			t_235 = Node_1.state == 6,
			t_236 = Token.state == 4,
			t_237 = t_235 and t_236;

		guardCondition t_237;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_238 = Token.next + 1,
			t_239 = t_238 % 4,
			Token.next = t_239,
			t_240 = Token.NRT_count - 1,
			Token.NRT_count = t_240;

	process Node_2_Token 
		guardBlock
			t_241 = Node_2.state == 6,
			t_242 = Token.state == 2,
			t_243 = t_241 and t_242;

		guardCondition t_243;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_244 = Token.i + 1,
			Token.i = t_244;

	process Node_2_Token 
		guardBlock
			t_245 = Node_2.state == 6,
			t_246 = Token.state == 4,
			t_247 = t_245 and t_246;

		guardCondition t_247;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_248 = Token.next + 1,
			t_249 = t_248 % 4,
			Token.next = t_249,
			t_250 = Token.NRT_count - 1,
			Token.NRT_count = t_250;

	process Node_3_Token 
		guardBlock
			t_251 = Node_3.state == 6,
			t_252 = Token.state == 2,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_254 = Token.i + 1,
			Token.i = t_254;

	process Node_3_Token 
		guardBlock
			t_255 = Node_3.state == 6,
			t_256 = Token.state == 4,
			t_257 = t_255 and t_256;

		guardCondition t_257;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_258 = Token.next + 1,
			t_259 = t_258 % 4,
			Token.next = t_259,
			t_260 = Token.NRT_count - 1,
			Token.NRT_count = t_260;

	process Bandwidth_Node_0 
		guardBlock
			t_261 = Bandwidth.state == 2,
			t_262 = RT_count >= 2,
			t_263 = t_261 and t_262,
			t_264 = Node_0.state == 4,
			t_265 = t_263 and t_264;

		guardCondition t_265;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_266 = Bandwidth.state == 2,
			t_267 = RT_count >= 2,
			t_268 = t_266 and t_267,
			t_269 = Node_1.state == 4,
			t_270 = t_268 and t_269;

		guardCondition t_270;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_271 = Bandwidth.state == 2,
			t_272 = RT_count >= 2,
			t_273 = t_271 and t_272,
			t_274 = Node_2.state == 4,
			t_275 = t_273 and t_274;

		guardCondition t_275;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_276 = Bandwidth.state == 2,
			t_277 = RT_count >= 2,
			t_278 = t_276 and t_277,
			t_279 = Node_3.state == 4,
			t_280 = t_278 and t_279;

		guardCondition t_280;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
