# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_41_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator {C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_datapath.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:48 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator" C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_datapath.sv 
# -- Compiling module q_8_41_datapath
# 
# Top level modules:
# 	q_8_41_datapath
# End time: 12:35:48 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator {C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_pkg.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:50 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator" C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_pkg.sv 
# -- Compiling package q_8_41_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:35:50 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator {C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_controller.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:50 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator" C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_controller.sv 
# -- Compiling package q_8_41_controller_sv_unit
# -- Importing package q_8_41_pkg
# -- Compiling module q_8_41_controller
# 
# Top level modules:
# 	q_8_41_controller
# End time: 12:35:50 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator {C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:50 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_41_decimator" C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41.sv 
# -- Compiling module q_8_41
# 
# Top level modules:
# 	q_8_41
# End time: 12:35:50 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:53 on Jan 03,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv 
# -- Compiling module q_8_41_tb
# 
# Top level modules:
# 	q_8_41_tb
# End time: 12:35:53 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_41_tb
# vsim work.q_8_41_tb 
# Start time: 12:35:58 on Jan 03,2020
# Loading sv_std.std
# Loading work.q_8_41_tb
# Loading work.q_8_41
# Loading work.q_8_41_pkg
# Loading work.q_8_41_controller_sv_unit
# Loading work.q_8_41_controller
# Loading work.q_8_41_datapath
add wave -position insertpoint  \
sim:/q_8_41_tb/rst \
sim:/q_8_41_tb/clk \
sim:/q_8_41_tb/en \
sim:/q_8_41_tb/load \
sim:/q_8_41_tb/data_in \
sim:/q_8_41_tb/R0 \
sim:/q_8_41_tb/state \
sim:/q_8_41_tb/clr_P1_P0 \
sim:/q_8_41_tb/load_P1_P0 \
sim:/q_8_41_tb/load_R0
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv(13)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_41_tb
# 1
# Break in Module q_8_41_tb at C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv line 13
vlog -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:49 on Jan 03,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv 
# -- Compiling module q_8_41_tb
# 
# Top level modules:
# 	q_8_41_tb
# End time: 12:36:49 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_41_tb
# End time: 12:36:52 on Jan 03,2020, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim work.q_8_41_tb 
# Start time: 12:36:52 on Jan 03,2020
# Loading sv_std.std
# Loading work.q_8_41_tb
# Loading work.q_8_41
# Loading work.q_8_41_pkg
# Loading work.q_8_41_controller_sv_unit
# Loading work.q_8_41_controller
# Loading work.q_8_41_datapath
add wave -position insertpoint  \
sim:/q_8_41_tb/rst \
sim:/q_8_41_tb/clk \
sim:/q_8_41_tb/en \
sim:/q_8_41_tb/load \
sim:/q_8_41_tb/data_in \
sim:/q_8_41_tb/R0 \
sim:/q_8_41_tb/P1 \
sim:/q_8_41_tb/P0 \
sim:/q_8_41_tb/state \
sim:/q_8_41_tb/clr_P1_P0 \
sim:/q_8_41_tb/load_P1_P0 \
sim:/q_8_41_tb/load_R0
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv(15)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_41_tb
# 1
# Break in Module q_8_41_tb at C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv line 15
vlog -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:26 on Jan 03,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv 
# -- Compiling module q_8_41_tb
# 
# Top level modules:
# 	q_8_41_tb
# End time: 12:37:26 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/q_8_41_tb/P1 \
sim:/q_8_41_tb/P0
vsim work.q_8_41_tb
# End time: 12:37:53 on Jan 03,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim work.q_8_41_tb 
# Start time: 12:37:53 on Jan 03,2020
# Loading sv_std.std
# Loading work.q_8_41_tb
# Loading work.q_8_41
# Loading work.q_8_41_pkg
# Loading work.q_8_41_controller_sv_unit
# Loading work.q_8_41_controller
# Loading work.q_8_41_datapath
add wave -position insertpoint  \
sim:/q_8_41_tb/rst \
sim:/q_8_41_tb/clk \
sim:/q_8_41_tb/en \
sim:/q_8_41_tb/load \
sim:/q_8_41_tb/data_in \
sim:/q_8_41_tb/R0 \
sim:/q_8_41_tb/P1 \
sim:/q_8_41_tb/P0 \
sim:/q_8_41_tb/state \
sim:/q_8_41_tb/clr_P1_P0 \
sim:/q_8_41_tb/load_P1_P0 \
sim:/q_8_41_tb/load_R0
# Can't move the Now cursor.
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv(15)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_41_tb
# 1
# Break in Module q_8_41_tb at C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv line 15
vlog -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:23 on Jan 03,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv 
# -- Compiling module q_8_41_tb
# 
# Top level modules:
# 	q_8_41_tb
# End time: 15:27:23 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_41_tb
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv(15)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_41_tb
# 1
# Break in Module q_8_41_tb at C:/Users/home/Downloads/digital_design/q_8_41_decimator/q_8_41_tb.sv line 15
# End time: 15:29:53 on Jan 03,2020, Elapsed time: 2:52:00
# Errors: 1, Warnings: 0
