#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 25 12:49:01 2016
# Process ID: 19058
# Log file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.vdi
# Journal file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mem_test_CI.tcl -notrace
Command: open_checkpoint /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.dcp
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-19058-ares.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-19058-ares.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1304.520 ; gain = 0.000 ; free physical = 7803 ; free virtual = 19832
Restored from archive | CPU: 0.000000 secs | Memory: 0.013145 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1304.520 ; gain = 0.000 ; free physical = 7803 ; free virtual = 19832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1322.551 ; gain = 10.027 ; free physical = 7801 ; free virtual = 19826
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1992f4546

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1805.074 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 9 cells.
Phase 2 Constant Propagation | Checksum: 18f97f3e1

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1805.074 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 545 unconnected nets.
INFO: [Opt 31-11] Eliminated 122 unconnected cells.
Phase 3 Sweep | Checksum: 23941a6f8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1805.074 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.074 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416
Ending Logic Optimization Task | Checksum: 23941a6f8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1805.074 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416
Implement Debug Cores | Checksum: 2db40140f
Logic Optimization | Checksum: 2db40140f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 14 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 233735f37

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1869.082 ; gain = 0.000 ; free physical = 7391 ; free virtual = 19416
Ending Power Optimization Task | Checksum: 233735f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.082 ; gain = 64.008 ; free physical = 7391 ; free virtual = 19416
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.082 ; gain = 564.562 ; free physical = 7391 ; free virtual = 19416
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1901.090 ; gain = 0.000 ; free physical = 7408 ; free virtual = 19436
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1e1dffc36

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1901.098 ; gain = 0.000 ; free physical = 7410 ; free virtual = 19436

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.098 ; gain = 0.000 ; free physical = 7410 ; free virtual = 19436
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.098 ; gain = 0.000 ; free physical = 7410 ; free virtual = 19436

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: fe896d6e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1901.098 ; gain = 0.000 ; free physical = 7410 ; free virtual = 19436
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: fe896d6e

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: fe896d6e

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 8dc5c824

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12ba83494

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 159608844

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364
Phase 2.2 Build Placer Netlist Model | Checksum: 159608844

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 159608844

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364
Phase 2.3 Constrain Clocks/Macros | Checksum: 159608844

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364
Phase 2 Placer Initialization | Checksum: 159608844

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1949.113 ; gain = 48.016 ; free physical = 7338 ; free virtual = 19364

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 17934bf1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7334 ; free virtual = 19360

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 17934bf1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7334 ; free virtual = 19360

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2127980b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7334 ; free virtual = 19360

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2312495bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7334 ; free virtual = 19360

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
Phase 4.4 Small Shape Detail Placement | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
Phase 4 Detail Placement | Checksum: 1dc6daf0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 194852687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 194852687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 194852687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 194852687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 194852687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 140dba796

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 140dba796

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
Ending Placer Task | Checksum: 13a5ee09e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.129 ; gain = 80.031 ; free physical = 7335 ; free virtual = 19361
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1981.129 ; gain = 0.000 ; free physical = 7331 ; free virtual = 19362
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1981.129 ; gain = 0.000 ; free physical = 7335 ; free virtual = 19362
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1981.129 ; gain = 0.000 ; free physical = 7334 ; free virtual = 19361
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1981.129 ; gain = 0.000 ; free physical = 7334 ; free virtual = 19362
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e4012cd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1981.773 ; gain = 0.645 ; free physical = 7262 ; free virtual = 19290

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: e4012cd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.762 ; gain = 5.633 ; free physical = 7233 ; free virtual = 19261
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 79677093

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2002.816 ; gain = 21.688 ; free physical = 7217 ; free virtual = 19245

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1039e22ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7199 ; free virtual = 19227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225
Phase 4 Rip-up And Reroute | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.25044 %
  Global Horizontal Routing Utilization  = 0.42571 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c943b72b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f1860bd2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.816 ; gain = 42.688 ; free physical = 7197 ; free virtual = 19225
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2023.816 ; gain = 0.000 ; free physical = 7192 ; free virtual = 19226
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 12:49:39 2016...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 25 12:49:44 2016
# Process ID: 20918
# Log file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/mem_test_CI.vdi
# Journal file: /afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mem_test_CI.tcl -notrace
Command: open_checkpoint mem_test_CI_routed.dcp
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-20918-ares.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/.Xil/Vivado-20918-ares.andrew.local.cmu.edu/dcp/mem_test_CI.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1303.527 ; gain = 0.000 ; free physical = 7795 ; free virtual = 19832
Restored from archive | CPU: 0.060000 secs | Memory: 1.333084 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1303.527 ; gain = 0.000 ; free physical = 7795 ; free virtual = 19832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -86 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mem_test_CI.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/nryan/Desktop/mem_ctrl/mem_ctrl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 25 12:50:08 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1677.055 ; gain = 373.527 ; free physical = 7432 ; free virtual = 19471
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file mem_test_CI.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 12:50:08 2016...
