
BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a450  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800a590  0800a590  0001a590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800aa7c  0800aa7c  0001aa7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800aa80  0800aa80  0001aa80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000104  20000008  0800aa84  00020008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 TIMERSERVER_CONTEXT 00000099  2000010c  0800ab88  0002010c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000003d  200001a8  0800ac21  000201a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200001e8  0800ac5e  000201e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 BLE_APP_CONTEXT 00000096  200001fc  0800ac6f  000201fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000480  20000298  0800ad05  00020298  2**3
                  ALLOC
 11 ._user_heap_stack 00001400  20000718  0800ad05  00020718  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020292  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 14 MB_MEM1       000001b7  20030028  20030028  00030000  2**2
                  ALLOC
 15 MB_MEM2       00000877  200301e0  200301e0  00030000  2**2
                  ALLOC
 16 .debug_line   0002c1bd  00000000  00000000  000202c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0003bf28  00000000  00000000  0004c47f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00006aca  00000000  00000000  000883a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000028d8  00000000  00000000  0008ee78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f825f  00000000  00000000  00091750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00002650  00000000  00000000  001899b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0002ca45  00000000  00000000  0018c000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000053  00000000  00000000  001b8a45  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000b31c  00000000  00000000  001b8a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .stabstr      0000014d  00000000  00000000  001c3db4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000298 	.word	0x20000298
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a578 	.word	0x0800a578

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000029c 	.word	0x2000029c
 800017c:	0800a578 	.word	0x0800a578

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <strcmp>:
 8000190:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000194:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000198:	2a01      	cmp	r2, #1
 800019a:	bf28      	it	cs
 800019c:	429a      	cmpcs	r2, r3
 800019e:	d0f7      	beq.n	8000190 <strcmp>
 80001a0:	1ad0      	subs	r0, r2, r3
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000250:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000252:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000254:	3304      	adds	r3, #4

08000256 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000256:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000258:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800025a:	d3f9      	bcc.n	8000250 <CopyDataInit>
  bx lr
 800025c:	4770      	bx	lr

0800025e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800025e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000260:	3004      	adds	r0, #4

08000262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000262:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000264:	d3fb      	bcc.n	800025e <FillZerobss>
  bx lr
 8000266:	4770      	bx	lr

08000268 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000268:	480c      	ldr	r0, [pc, #48]	; (800029c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800026a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800026c:	f001 ff7c 	bl	8002168 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000270:	480b      	ldr	r0, [pc, #44]	; (80002a0 <LoopForever+0x8>)
 8000272:	490c      	ldr	r1, [pc, #48]	; (80002a4 <LoopForever+0xc>)
 8000274:	4a0c      	ldr	r2, [pc, #48]	; (80002a8 <LoopForever+0x10>)
 8000276:	2300      	movs	r3, #0
 8000278:	f7ff ffed 	bl	8000256 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800027c:	480b      	ldr	r0, [pc, #44]	; (80002ac <LoopForever+0x14>)
 800027e:	490c      	ldr	r1, [pc, #48]	; (80002b0 <LoopForever+0x18>)
 8000280:	2300      	movs	r3, #0
 8000282:	f7ff ffee 	bl	8000262 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000286:	480b      	ldr	r0, [pc, #44]	; (80002b4 <LoopForever+0x1c>)
 8000288:	490b      	ldr	r1, [pc, #44]	; (80002b8 <LoopForever+0x20>)
 800028a:	2300      	movs	r3, #0
 800028c:	f7ff ffe9 	bl	8000262 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000290:	f008 fe22 	bl	8008ed8 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000294:	f001 fb24 	bl	80018e0 <main>

08000298 <LoopForever>:

LoopForever:
  b LoopForever
 8000298:	e7fe      	b.n	8000298 <LoopForever>
 800029a:	0000      	.short	0x0000
  ldr   r0, =_estack
 800029c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80002a0:	20000008 	.word	0x20000008
 80002a4:	2000010c 	.word	0x2000010c
 80002a8:	0800aa84 	.word	0x0800aa84
  INIT_BSS _sbss, _ebss
 80002ac:	20000298 	.word	0x20000298
 80002b0:	20000718 	.word	0x20000718
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80002b4:	200301e0 	.word	0x200301e0
 80002b8:	20030a57 	.word	0x20030a57

080002bc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80002bc:	e7fe      	b.n	80002bc <ADC1_IRQHandler>
	...

080002c0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80002c8:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <LL_EXTI_EnableIT_32_63+0x24>)
 80002ca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80002ce:	4905      	ldr	r1, [pc, #20]	; (80002e4 <LL_EXTI_EnableIT_32_63+0x24>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4313      	orrs	r3, r2
 80002d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80002d8:	bf00      	nop
 80002da:	370c      	adds	r7, #12
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	58000800 	.word	0x58000800

080002e8 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80002f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80002f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80002f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4313      	orrs	r3, r2
 80002fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000304:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4013      	ands	r3, r2
 800030a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800030c:	68fb      	ldr	r3, [r7, #12]
}
 800030e:	bf00      	nop
 8000310:	3714      	adds	r7, #20
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr

0800031a <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800031a:	b480      	push	{r7}
 800031c:	b085      	sub	sp, #20
 800031e:	af00      	add	r7, sp, #0
 8000320:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000326:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800032a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4313      	orrs	r3, r2
 8000332:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000336:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800033a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4013      	ands	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000344:	68fb      	ldr	r3, [r7, #12]
}
 8000346:	bf00      	nop
 8000348:	3714      	adds	r7, #20
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr

08000352 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000352:	b580      	push	{r7, lr}
 8000354:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000356:	f002 f923 	bl	80025a0 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800035a:	f002 f927 	bl	80025ac <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 800035e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000362:	f7ff ffad 	bl	80002c0 <LL_EXTI_EnableIT_32_63>

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
#endif

  APPD_SetCPU2GpioConfig( );
 8000366:	f000 f821 	bl	80003ac <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 800036a:	f000 f8c3 	bl	80004f4 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 800036e:	bf00      	nop
}
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000374:	b5b0      	push	{r4, r5, r7, lr}
 8000376:	b088      	sub	sp, #32
 8000378:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 800037a:	4b0b      	ldr	r3, [pc, #44]	; (80003a8 <APPD_EnableCPU2+0x34>)
 800037c:	1d3c      	adds	r4, r7, #4
 800037e:	461d      	mov	r5, r3
 8000380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000384:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000388:	c403      	stmia	r4!, {r0, r1}
 800038a:	8022      	strh	r2, [r4, #0]
 800038c:	3402      	adds	r4, #2
 800038e:	0c13      	lsrs	r3, r2, #16
 8000390:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000392:	f007 fbe5 	bl	8007b60 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	4618      	mov	r0, r3
 800039a:	f006 ff08 	bl	80071ae <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 800039e:	bf00      	nop
}
 80003a0:	3720      	adds	r7, #32
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bdb0      	pop	{r4, r5, r7, pc}
 80003a6:	bf00      	nop
 80003a8:	0800a590 	.word	0x0800a590

080003ac <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b088      	sub	sp, #32
 80003b0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
 80003be:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 80003c8:	2300      	movs	r3, #0
 80003ca:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 80003cc:	2300      	movs	r3, #0
 80003ce:	77fb      	strb	r3, [r7, #31]
 80003d0:	e038      	b.n	8000444 <APPD_SetCPU2GpioConfig+0x98>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 80003d2:	7ffb      	ldrb	r3, [r7, #31]
 80003d4:	4a44      	ldr	r2, [pc, #272]	; (80004e8 <APPD_SetCPU2GpioConfig+0x13c>)
 80003d6:	00db      	lsls	r3, r3, #3
 80003d8:	4413      	add	r3, r2
 80003da:	799b      	ldrb	r3, [r3, #6]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d02b      	beq.n	8000438 <APPD_SetCPU2GpioConfig+0x8c>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 80003e0:	7ffb      	ldrb	r3, [r7, #31]
 80003e2:	4a41      	ldr	r2, [pc, #260]	; (80004e8 <APPD_SetCPU2GpioConfig+0x13c>)
 80003e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80003e8:	4a40      	ldr	r2, [pc, #256]	; (80004ec <APPD_SetCPU2GpioConfig+0x140>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d01b      	beq.n	8000426 <APPD_SetCPU2GpioConfig+0x7a>
 80003ee:	4a3f      	ldr	r2, [pc, #252]	; (80004ec <APPD_SetCPU2GpioConfig+0x140>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d823      	bhi.n	800043c <APPD_SetCPU2GpioConfig+0x90>
 80003f4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80003f8:	d003      	beq.n	8000402 <APPD_SetCPU2GpioConfig+0x56>
 80003fa:	4a3d      	ldr	r2, [pc, #244]	; (80004f0 <APPD_SetCPU2GpioConfig+0x144>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d009      	beq.n	8000414 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000400:	e01c      	b.n	800043c <APPD_SetCPU2GpioConfig+0x90>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000402:	7ffb      	ldrb	r3, [r7, #31]
 8000404:	4a38      	ldr	r2, [pc, #224]	; (80004e8 <APPD_SetCPU2GpioConfig+0x13c>)
 8000406:	00db      	lsls	r3, r3, #3
 8000408:	4413      	add	r3, r2
 800040a:	889a      	ldrh	r2, [r3, #4]
 800040c:	8bbb      	ldrh	r3, [r7, #28]
 800040e:	4313      	orrs	r3, r2
 8000410:	83bb      	strh	r3, [r7, #28]
          break;
 8000412:	e014      	b.n	800043e <APPD_SetCPU2GpioConfig+0x92>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000414:	7ffb      	ldrb	r3, [r7, #31]
 8000416:	4a34      	ldr	r2, [pc, #208]	; (80004e8 <APPD_SetCPU2GpioConfig+0x13c>)
 8000418:	00db      	lsls	r3, r3, #3
 800041a:	4413      	add	r3, r2
 800041c:	889a      	ldrh	r2, [r3, #4]
 800041e:	8b7b      	ldrh	r3, [r7, #26]
 8000420:	4313      	orrs	r3, r2
 8000422:	837b      	strh	r3, [r7, #26]
          break;
 8000424:	e00b      	b.n	800043e <APPD_SetCPU2GpioConfig+0x92>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8000426:	7ffb      	ldrb	r3, [r7, #31]
 8000428:	4a2f      	ldr	r2, [pc, #188]	; (80004e8 <APPD_SetCPU2GpioConfig+0x13c>)
 800042a:	00db      	lsls	r3, r3, #3
 800042c:	4413      	add	r3, r2
 800042e:	889a      	ldrh	r2, [r3, #4]
 8000430:	8b3b      	ldrh	r3, [r7, #24]
 8000432:	4313      	orrs	r3, r2
 8000434:	833b      	strh	r3, [r7, #24]
          break;
 8000436:	e002      	b.n	800043e <APPD_SetCPU2GpioConfig+0x92>
      }
    }
 8000438:	bf00      	nop
 800043a:	e000      	b.n	800043e <APPD_SetCPU2GpioConfig+0x92>
          break;
 800043c:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 800043e:	7ffb      	ldrb	r3, [r7, #31]
 8000440:	3301      	adds	r3, #1
 8000442:	77fb      	strb	r3, [r7, #31]
 8000444:	7ffb      	ldrb	r3, [r7, #31]
 8000446:	2b21      	cmp	r3, #33	; 0x21
 8000448:	d9c3      	bls.n	80003d2 <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
 8000450:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000452:	2303      	movs	r3, #3
 8000454:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8000456:	8bbb      	ldrh	r3, [r7, #28]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d014      	beq.n	8000486 <APPD_SetCPU2GpioConfig+0xda>
  {
    gpio_config.Pin = gpioa_pin_list;
 800045c:	8bbb      	ldrh	r3, [r7, #28]
 800045e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000460:	2001      	movs	r0, #1
 8000462:	f7ff ff41 	bl	80002e8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8000466:	2001      	movs	r0, #1
 8000468:	f7ff ff57 	bl	800031a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	4619      	mov	r1, r3
 8000470:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000474:	f002 fba6 	bl	8002bc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8000478:	8bbb      	ldrh	r3, [r7, #28]
 800047a:	2200      	movs	r2, #0
 800047c:	4619      	mov	r1, r3
 800047e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000482:	f002 fd0f 	bl	8002ea4 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8000486:	8b7b      	ldrh	r3, [r7, #26]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d012      	beq.n	80004b2 <APPD_SetCPU2GpioConfig+0x106>
  {
    gpio_config.Pin = gpiob_pin_list;
 800048c:	8b7b      	ldrh	r3, [r7, #26]
 800048e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000490:	2002      	movs	r0, #2
 8000492:	f7ff ff29 	bl	80002e8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8000496:	2002      	movs	r0, #2
 8000498:	f7ff ff3f 	bl	800031a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	4619      	mov	r1, r3
 80004a0:	4813      	ldr	r0, [pc, #76]	; (80004f0 <APPD_SetCPU2GpioConfig+0x144>)
 80004a2:	f002 fb8f 	bl	8002bc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80004a6:	8b7b      	ldrh	r3, [r7, #26]
 80004a8:	2200      	movs	r2, #0
 80004aa:	4619      	mov	r1, r3
 80004ac:	4810      	ldr	r0, [pc, #64]	; (80004f0 <APPD_SetCPU2GpioConfig+0x144>)
 80004ae:	f002 fcf9 	bl	8002ea4 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80004b2:	8b3b      	ldrh	r3, [r7, #24]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d013      	beq.n	80004e0 <APPD_SetCPU2GpioConfig+0x134>
  {
    gpio_config.Pin = gpioc_pin_list;
 80004b8:	8b3b      	ldrh	r3, [r7, #24]
 80004ba:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004bc:	2004      	movs	r0, #4
 80004be:	f7ff ff13 	bl	80002e8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80004c2:	2004      	movs	r0, #4
 80004c4:	f7ff ff29 	bl	800031a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80004c8:	1d3b      	adds	r3, r7, #4
 80004ca:	4619      	mov	r1, r3
 80004cc:	4807      	ldr	r0, [pc, #28]	; (80004ec <APPD_SetCPU2GpioConfig+0x140>)
 80004ce:	f002 fb79 	bl	8002bc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80004d2:	8b3b      	ldrh	r3, [r7, #24]
 80004d4:	2200      	movs	r2, #0
 80004d6:	4619      	mov	r1, r3
 80004d8:	4804      	ldr	r0, [pc, #16]	; (80004ec <APPD_SetCPU2GpioConfig+0x140>)
 80004da:	f002 fce3 	bl	8002ea4 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80004de:	bf00      	nop
 80004e0:	bf00      	nop
}
 80004e2:	3720      	adds	r7, #32
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	0800a61c 	.word	0x0800a61c
 80004ec:	48000800 	.word	0x48000800
 80004f0:	48000400 	.word	0x48000400

080004f4 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80004f8:	bf00      	nop
}
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
	...

08000504 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800050c:	4b07      	ldr	r3, [pc, #28]	; (800052c <LL_C2_PWR_SetPowerMode+0x28>)
 800050e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000512:	f023 0207 	bic.w	r2, r3, #7
 8000516:	4905      	ldr	r1, [pc, #20]	; (800052c <LL_C2_PWR_SetPowerMode+0x28>)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4313      	orrs	r3, r2
 800051c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	58000400 	.word	0x58000400

08000530 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000542:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	608b      	str	r3, [r1, #8]
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr

08000558 <APPE_Init>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 800055c:	f000 f814 	bl	8000588 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000560:	4908      	ldr	r1, [pc, #32]	; (8000584 <APPE_Init+0x2c>)
 8000562:	2000      	movs	r0, #0
 8000564:	f000 fd46 	bl	8000ff4 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8000568:	f7ff fef3 	bl	8000352 <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 800056c:	2101      	movs	r1, #1
 800056e:	2001      	movs	r0, #1
 8000570:	f008 fa66 	bl	8008a40 <UTIL_LPM_SetOffMode>

  Led_Init();
 8000574:	f000 f867 	bl	8000646 <Led_Init>

  Button_Init();
 8000578:	f000 f875 	bl	8000666 <Button_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800057c:	f000 f812 	bl	80005a4 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8000580:	bf00      	nop
}
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000618 	.word	0x20000618

08000588 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 800058c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000590:	f7ff ffce 	bl	8000530 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000594:	f008 fa42 	bl	8008a1c <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000598:	2004      	movs	r0, #4
 800059a:	f7ff ffb3 	bl	8000504 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 800059e:	bf00      	nop
}
 80005a0:	bd80      	pop	{r7, pc}
	...

080005a4 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80005aa:	f007 f923 	bl	80077f4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 80005ae:	4a11      	ldr	r2, [pc, #68]	; (80005f4 <appe_Tl_Init+0x50>)
 80005b0:	2100      	movs	r1, #0
 80005b2:	2020      	movs	r0, #32
 80005b4:	f008 fb58 	bl	8008c68 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80005b8:	4b0f      	ldr	r3, [pc, #60]	; (80005f8 <appe_Tl_Init+0x54>)
 80005ba:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	; (80005fc <appe_Tl_Init+0x58>)
 80005be:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80005c0:	463b      	mov	r3, r7
 80005c2:	4619      	mov	r1, r3
 80005c4:	480e      	ldr	r0, [pc, #56]	; (8000600 <appe_Tl_Init+0x5c>)
 80005c6:	f006 fe09 	bl	80071dc <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <appe_Tl_Init+0x60>)
 80005cc:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80005ce:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <appe_Tl_Init+0x64>)
 80005d0:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <appe_Tl_Init+0x68>)
 80005d4:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80005d6:	f240 533c 	movw	r3, #1340	; 0x53c
 80005da:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 80005dc:	f107 0308 	add.w	r3, r7, #8
 80005e0:	4618      	mov	r0, r3
 80005e2:	f007 fa49 	bl	8007a78 <TL_MM_Init>

  TL_Enable();
 80005e6:	f007 f8ff 	bl	80077e8 <TL_Enable>

  return;
 80005ea:	bf00      	nop
}
 80005ec:	3720      	adds	r7, #32
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	08007215 	.word	0x08007215
 80005f8:	20030724 	.word	0x20030724
 80005fc:	08000611 	.word	0x08000611
 8000600:	08000627 	.word	0x08000627
 8000604:	2003093c 	.word	0x2003093c
 8000608:	20030830 	.word	0x20030830
 800060c:	200301e8 	.word	0x200301e8

08000610 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800061a:	bf00      	nop
}
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr

08000626 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8000626:	b580      	push	{r7, lr}
 8000628:	b082      	sub	sp, #8
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  APPD_EnableCPU2( );
 800062e:	f7ff fea1 	bl	8000374 <APPD_EnableCPU2>

  APP_BLE_Init( );
 8000632:	f007 fb45 	bl	8007cc0 <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f008 fa01 	bl	8008a40 <UTIL_LPM_SetOffMode>
  return;
 800063e:	bf00      	nop
}
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <Led_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8000646:	b580      	push	{r7, lr}
 8000648:	af00      	add	r7, sp, #0
#if (CFG_LED_SUPPORTED == 1)
  /**
   * Leds Initialization
   */

  BSP_LED_Init(LED_BLUE);
 800064a:	2000      	movs	r0, #0
 800064c:	f001 fdfc 	bl	8002248 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 8000650:	2001      	movs	r0, #1
 8000652:	f001 fdf9 	bl	8002248 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000656:	2002      	movs	r0, #2
 8000658:	f001 fdf6 	bl	8002248 <BSP_LED_Init>

  BSP_LED_On(LED_GREEN);
 800065c:	2001      	movs	r0, #1
 800065e:	f001 fe2d 	bl	80022bc <BSP_LED_On>
#endif

  return;
 8000662:	bf00      	nop
}
 8000664:	bd80      	pop	{r7, pc}

08000666 <Button_Init>:

static void Button_Init( void )
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */

  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 800066a:	2101      	movs	r1, #1
 800066c:	2000      	movs	r0, #0
 800066e:	f001 fe73 	bl	8002358 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 8000672:	2101      	movs	r1, #1
 8000674:	2001      	movs	r0, #1
 8000676:	f001 fe6f 	bl	8002358 <BSP_PB_Init>
#endif

  return;
 800067a:	bf00      	nop
}
 800067c:	bd80      	pop	{r7, pc}

0800067e <UTIL_SEQ_Idle>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void UTIL_SEQ_Idle( void )
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 8000682:	bf00      	nop
}
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 8000696:	f04f 30ff 	mov.w	r0, #4294967295
 800069a:	f008 fa01 	bl	8008aa0 <UTIL_SEQ_Run>
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80006ae:	2100      	movs	r1, #0
 80006b0:	2020      	movs	r0, #32
 80006b2:	f008 fafb 	bl	8008cac <UTIL_SEQ_SetTask>
  return;
 80006b6:	bf00      	nop
}
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b082      	sub	sp, #8
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80006c6:	2002      	movs	r0, #2
 80006c8:	f008 fb5c 	bl	8008d84 <UTIL_SEQ_SetEvt>
  return;
 80006cc:	bf00      	nop
}
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80006dc:	2002      	movs	r0, #2
 80006de:	f008 fb71 	bl	8008dc4 <UTIL_SEQ_WaitEvt>
  return;
 80006e2:	bf00      	nop
}
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
	...

080006ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 80006f6:	88fb      	ldrh	r3, [r7, #6]
 80006f8:	2b10      	cmp	r3, #16
 80006fa:	d006      	beq.n	800070a <HAL_GPIO_EXTI_Callback+0x1e>
 80006fc:	2b10      	cmp	r3, #16
 80006fe:	dc3d      	bgt.n	800077c <HAL_GPIO_EXTI_Callback+0x90>
 8000700:	2b01      	cmp	r3, #1
 8000702:	d005      	beq.n	8000710 <HAL_GPIO_EXTI_Callback+0x24>
 8000704:	2b02      	cmp	r3, #2
 8000706:	d03b      	beq.n	8000780 <HAL_GPIO_EXTI_Callback+0x94>
    case BUTTON_SW3_PIN:
      //APP_BLE_Key_Button3_Action();
      break;

    default:
      break;
 8000708:	e038      	b.n	800077c <HAL_GPIO_EXTI_Callback+0x90>
     APP_BLE_Key_Button1_Action();
 800070a:	f007 fc2b 	bl	8007f64 <APP_BLE_Key_Button1_Action>
      break; 
 800070e:	e038      	b.n	8000782 <HAL_GPIO_EXTI_Callback+0x96>
        APP_BLE_Key_Button2_Action();
 8000710:	f007 fc2e 	bl	8007f70 <APP_BLE_Key_Button2_Action>
    	BSP_LED_Toggle(LED1);
 8000714:	2000      	movs	r0, #0
 8000716:	f001 fe05 	bl	8002324 <BSP_LED_Toggle>
    	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 800071a:	2200      	movs	r2, #0
 800071c:	491b      	ldr	r1, [pc, #108]	; (800078c <HAL_GPIO_EXTI_Callback+0xa0>)
 800071e:	481c      	ldr	r0, [pc, #112]	; (8000790 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000720:	f004 fbba 	bl	8004e98 <HAL_RTC_GetTime>
    	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8000724:	2200      	movs	r2, #0
 8000726:	491b      	ldr	r1, [pc, #108]	; (8000794 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000728:	4819      	ldr	r0, [pc, #100]	; (8000790 <HAL_GPIO_EXTI_Callback+0xa4>)
 800072a:	f004 fcbf 	bl	80050ac <HAL_RTC_GetDate>
    	currTime.tm_year = currentDate.Year + 100;  // In fact: 2000 + 18 - 1900
 800072e:	4b19      	ldr	r3, [pc, #100]	; (8000794 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000730:	78db      	ldrb	r3, [r3, #3]
 8000732:	3364      	adds	r3, #100	; 0x64
 8000734:	4a18      	ldr	r2, [pc, #96]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 8000736:	6153      	str	r3, [r2, #20]
    	currTime.tm_mday = currentDate.Date;
 8000738:	4b16      	ldr	r3, [pc, #88]	; (8000794 <HAL_GPIO_EXTI_Callback+0xa8>)
 800073a:	789b      	ldrb	r3, [r3, #2]
 800073c:	461a      	mov	r2, r3
 800073e:	4b16      	ldr	r3, [pc, #88]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 8000740:	60da      	str	r2, [r3, #12]
    	currTime.tm_mon  = currentDate.Month - 1;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000744:	785b      	ldrb	r3, [r3, #1]
 8000746:	3b01      	subs	r3, #1
 8000748:	4a13      	ldr	r2, [pc, #76]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 800074a:	6113      	str	r3, [r2, #16]
    	currTime.tm_hour = currentTime.Hours;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <HAL_GPIO_EXTI_Callback+0xa0>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	4b11      	ldr	r3, [pc, #68]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 8000754:	609a      	str	r2, [r3, #8]
    	currTime.tm_min  = currentTime.Minutes;
 8000756:	4b0d      	ldr	r3, [pc, #52]	; (800078c <HAL_GPIO_EXTI_Callback+0xa0>)
 8000758:	785b      	ldrb	r3, [r3, #1]
 800075a:	461a      	mov	r2, r3
 800075c:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 800075e:	605a      	str	r2, [r3, #4]
    	currTime.tm_sec  = currentTime.Seconds;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <HAL_GPIO_EXTI_Callback+0xa0>)
 8000762:	789b      	ldrb	r3, [r3, #2]
 8000764:	461a      	mov	r2, r3
 8000766:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 8000768:	601a      	str	r2, [r3, #0]
    	timestamp = mktime(&currTime);
 800076a:	480b      	ldr	r0, [pc, #44]	; (8000798 <HAL_GPIO_EXTI_Callback+0xac>)
 800076c:	f008 fcc6 	bl	80090fc <mktime>
 8000770:	4602      	mov	r2, r0
 8000772:	460b      	mov	r3, r1
 8000774:	4909      	ldr	r1, [pc, #36]	; (800079c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000776:	e9c1 2300 	strd	r2, r3, [r1]
      break; 
 800077a:	e002      	b.n	8000782 <HAL_GPIO_EXTI_Callback+0x96>
      break;
 800077c:	bf00      	nop
 800077e:	e000      	b.n	8000782 <HAL_GPIO_EXTI_Callback+0x96>
      break;
 8000780:	bf00      	nop

  }
  return;
 8000782:	bf00      	nop
}
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000424 	.word	0x20000424
 8000790:	20000618 	.word	0x20000618
 8000794:	20000420 	.word	0x20000420
 8000798:	20000438 	.word	0x20000438
 800079c:	20000418 	.word	0x20000418

080007a0 <LL_EXTI_EnableIT_0_31>:
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <LL_EXTI_EnableIT_0_31+0x24>)
 80007aa:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80007ae:	4905      	ldr	r1, [pc, #20]	; (80007c4 <LL_EXTI_EnableIT_0_31+0x24>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	58000800 	.word	0x58000800

080007c8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	4904      	ldr	r1, [pc, #16]	; (80007e8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4313      	orrs	r3, r2
 80007da:	600b      	str	r3, [r1, #0]

}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	58000800 	.word	0x58000800

080007ec <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80007f2:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <ReadRtcSsrValue+0x3c>)
 80007f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <ReadRtcSsrValue+0x3c>)
 80007fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fe:	b29b      	uxth	r3, r3
 8000800:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8000802:	e005      	b.n	8000810 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000808:	4b07      	ldr	r3, [pc, #28]	; (8000828 <ReadRtcSsrValue+0x3c>)
 800080a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800080c:	b29b      	uxth	r3, r3
 800080e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	429a      	cmp	r2, r3
 8000816:	d1f5      	bne.n	8000804 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000818:	683b      	ldr	r3, [r7, #0]
}
 800081a:	4618      	mov	r0, r3
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40002800 	.word	0x40002800

0800082c <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	460a      	mov	r2, r1
 8000836:	71fb      	strb	r3, [r7, #7]
 8000838:	4613      	mov	r3, r2
 800083a:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 800083c:	79ba      	ldrb	r2, [r7, #6]
 800083e:	491d      	ldr	r1, [pc, #116]	; (80008b4 <LinkTimerAfter+0x88>)
 8000840:	4613      	mov	r3, r2
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	4413      	add	r3, r2
 8000846:	00db      	lsls	r3, r3, #3
 8000848:	440b      	add	r3, r1
 800084a:	3315      	adds	r3, #21
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	2b06      	cmp	r3, #6
 8000854:	d009      	beq.n	800086a <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8000856:	7bfa      	ldrb	r2, [r7, #15]
 8000858:	4916      	ldr	r1, [pc, #88]	; (80008b4 <LinkTimerAfter+0x88>)
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	440b      	add	r3, r1
 8000864:	3314      	adds	r3, #20
 8000866:	79fa      	ldrb	r2, [r7, #7]
 8000868:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800086a:	79fa      	ldrb	r2, [r7, #7]
 800086c:	4911      	ldr	r1, [pc, #68]	; (80008b4 <LinkTimerAfter+0x88>)
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	440b      	add	r3, r1
 8000878:	3315      	adds	r3, #21
 800087a:	7bfa      	ldrb	r2, [r7, #15]
 800087c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800087e:	79fa      	ldrb	r2, [r7, #7]
 8000880:	490c      	ldr	r1, [pc, #48]	; (80008b4 <LinkTimerAfter+0x88>)
 8000882:	4613      	mov	r3, r2
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	4413      	add	r3, r2
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	440b      	add	r3, r1
 800088c:	3314      	adds	r3, #20
 800088e:	79ba      	ldrb	r2, [r7, #6]
 8000890:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8000892:	79ba      	ldrb	r2, [r7, #6]
 8000894:	4907      	ldr	r1, [pc, #28]	; (80008b4 <LinkTimerAfter+0x88>)
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4413      	add	r3, r2
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	440b      	add	r3, r1
 80008a0:	3315      	adds	r3, #21
 80008a2:	79fa      	ldrb	r2, [r7, #7]
 80008a4:	701a      	strb	r2, [r3, #0]

  return;
 80008a6:	bf00      	nop
}
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	2000010c 	.word	0x2000010c

080008b8 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	460a      	mov	r2, r1
 80008c2:	71fb      	strb	r3, [r7, #7]
 80008c4:	4613      	mov	r3, r2
 80008c6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <LinkTimerBefore+0xb8>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	79ba      	ldrb	r2, [r7, #6]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d032      	beq.n	800093a <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80008d4:	79ba      	ldrb	r2, [r7, #6]
 80008d6:	4927      	ldr	r1, [pc, #156]	; (8000974 <LinkTimerBefore+0xbc>)
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	440b      	add	r3, r1
 80008e2:	3314      	adds	r3, #20
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80008e8:	7bfa      	ldrb	r2, [r7, #15]
 80008ea:	4922      	ldr	r1, [pc, #136]	; (8000974 <LinkTimerBefore+0xbc>)
 80008ec:	4613      	mov	r3, r2
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	4413      	add	r3, r2
 80008f2:	00db      	lsls	r3, r3, #3
 80008f4:	440b      	add	r3, r1
 80008f6:	3315      	adds	r3, #21
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80008fc:	79fa      	ldrb	r2, [r7, #7]
 80008fe:	491d      	ldr	r1, [pc, #116]	; (8000974 <LinkTimerBefore+0xbc>)
 8000900:	4613      	mov	r3, r2
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	4413      	add	r3, r2
 8000906:	00db      	lsls	r3, r3, #3
 8000908:	440b      	add	r3, r1
 800090a:	3315      	adds	r3, #21
 800090c:	79ba      	ldrb	r2, [r7, #6]
 800090e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000910:	79fa      	ldrb	r2, [r7, #7]
 8000912:	4918      	ldr	r1, [pc, #96]	; (8000974 <LinkTimerBefore+0xbc>)
 8000914:	4613      	mov	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4413      	add	r3, r2
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	440b      	add	r3, r1
 800091e:	3314      	adds	r3, #20
 8000920:	7bfa      	ldrb	r2, [r7, #15]
 8000922:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000924:	79ba      	ldrb	r2, [r7, #6]
 8000926:	4913      	ldr	r1, [pc, #76]	; (8000974 <LinkTimerBefore+0xbc>)
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	00db      	lsls	r3, r3, #3
 8000930:	440b      	add	r3, r1
 8000932:	3314      	adds	r3, #20
 8000934:	79fa      	ldrb	r2, [r7, #7]
 8000936:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000938:	e014      	b.n	8000964 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800093a:	79fa      	ldrb	r2, [r7, #7]
 800093c:	490d      	ldr	r1, [pc, #52]	; (8000974 <LinkTimerBefore+0xbc>)
 800093e:	4613      	mov	r3, r2
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4413      	add	r3, r2
 8000944:	00db      	lsls	r3, r3, #3
 8000946:	440b      	add	r3, r1
 8000948:	3315      	adds	r3, #21
 800094a:	79ba      	ldrb	r2, [r7, #6]
 800094c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800094e:	79ba      	ldrb	r2, [r7, #6]
 8000950:	4908      	ldr	r1, [pc, #32]	; (8000974 <LinkTimerBefore+0xbc>)
 8000952:	4613      	mov	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	4413      	add	r3, r2
 8000958:	00db      	lsls	r3, r3, #3
 800095a:	440b      	add	r3, r1
 800095c:	3314      	adds	r3, #20
 800095e:	79fa      	ldrb	r2, [r7, #7]
 8000960:	701a      	strb	r2, [r3, #0]
  return;
 8000962:	bf00      	nop
}
 8000964:	3714      	adds	r7, #20
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	2000019c 	.word	0x2000019c
 8000974:	2000010c 	.word	0x2000010c

08000978 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000982:	4b4e      	ldr	r3, [pc, #312]	; (8000abc <linkTimer+0x144>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b06      	cmp	r3, #6
 800098a:	d118      	bne.n	80009be <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 800098c:	4b4b      	ldr	r3, [pc, #300]	; (8000abc <linkTimer+0x144>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4b4b      	ldr	r3, [pc, #300]	; (8000ac0 <linkTimer+0x148>)
 8000994:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8000996:	4a49      	ldr	r2, [pc, #292]	; (8000abc <linkTimer+0x144>)
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 800099c:	79fa      	ldrb	r2, [r7, #7]
 800099e:	4949      	ldr	r1, [pc, #292]	; (8000ac4 <linkTimer+0x14c>)
 80009a0:	4613      	mov	r3, r2
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	4413      	add	r3, r2
 80009a6:	00db      	lsls	r3, r3, #3
 80009a8:	440b      	add	r3, r1
 80009aa:	3315      	adds	r3, #21
 80009ac:	2206      	movs	r2, #6
 80009ae:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80009b0:	4b45      	ldr	r3, [pc, #276]	; (8000ac8 <linkTimer+0x150>)
 80009b2:	f04f 32ff 	mov.w	r2, #4294967295
 80009b6:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80009b8:	2300      	movs	r3, #0
 80009ba:	81fb      	strh	r3, [r7, #14]
 80009bc:	e078      	b.n	8000ab0 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80009be:	f000 f909 	bl	8000bd4 <ReturnTimeElapsed>
 80009c2:	4603      	mov	r3, r0
 80009c4:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80009c6:	79fa      	ldrb	r2, [r7, #7]
 80009c8:	493e      	ldr	r1, [pc, #248]	; (8000ac4 <linkTimer+0x14c>)
 80009ca:	4613      	mov	r3, r2
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	4413      	add	r3, r2
 80009d0:	00db      	lsls	r3, r3, #3
 80009d2:	440b      	add	r3, r1
 80009d4:	3308      	adds	r3, #8
 80009d6:	6819      	ldr	r1, [r3, #0]
 80009d8:	89fb      	ldrh	r3, [r7, #14]
 80009da:	79fa      	ldrb	r2, [r7, #7]
 80009dc:	4419      	add	r1, r3
 80009de:	4839      	ldr	r0, [pc, #228]	; (8000ac4 <linkTimer+0x14c>)
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	00db      	lsls	r3, r3, #3
 80009e8:	4403      	add	r3, r0
 80009ea:	3308      	adds	r3, #8
 80009ec:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80009ee:	79fa      	ldrb	r2, [r7, #7]
 80009f0:	4934      	ldr	r1, [pc, #208]	; (8000ac4 <linkTimer+0x14c>)
 80009f2:	4613      	mov	r3, r2
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	4413      	add	r3, r2
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	440b      	add	r3, r1
 80009fc:	3308      	adds	r3, #8
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8000a02:	4b2e      	ldr	r3, [pc, #184]	; (8000abc <linkTimer+0x144>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4a2e      	ldr	r2, [pc, #184]	; (8000ac4 <linkTimer+0x14c>)
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	440b      	add	r3, r1
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	4413      	add	r3, r2
 8000a16:	3308      	adds	r3, #8
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d337      	bcc.n	8000a90 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000a20:	4b26      	ldr	r3, [pc, #152]	; (8000abc <linkTimer+0x144>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8000a26:	7b7a      	ldrb	r2, [r7, #13]
 8000a28:	4926      	ldr	r1, [pc, #152]	; (8000ac4 <linkTimer+0x14c>)
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	4413      	add	r3, r2
 8000a30:	00db      	lsls	r3, r3, #3
 8000a32:	440b      	add	r3, r1
 8000a34:	3315      	adds	r3, #21
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000a3a:	e013      	b.n	8000a64 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000a3c:	7b7a      	ldrb	r2, [r7, #13]
 8000a3e:	4921      	ldr	r1, [pc, #132]	; (8000ac4 <linkTimer+0x14c>)
 8000a40:	4613      	mov	r3, r2
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	4413      	add	r3, r2
 8000a46:	00db      	lsls	r3, r3, #3
 8000a48:	440b      	add	r3, r1
 8000a4a:	3315      	adds	r3, #21
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8000a50:	7b7a      	ldrb	r2, [r7, #13]
 8000a52:	491c      	ldr	r1, [pc, #112]	; (8000ac4 <linkTimer+0x14c>)
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	00db      	lsls	r3, r3, #3
 8000a5c:	440b      	add	r3, r1
 8000a5e:	3315      	adds	r3, #21
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000a64:	7b3b      	ldrb	r3, [r7, #12]
 8000a66:	2b06      	cmp	r3, #6
 8000a68:	d00b      	beq.n	8000a82 <linkTimer+0x10a>
 8000a6a:	7b3a      	ldrb	r2, [r7, #12]
 8000a6c:	4915      	ldr	r1, [pc, #84]	; (8000ac4 <linkTimer+0x14c>)
 8000a6e:	4613      	mov	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	4413      	add	r3, r2
 8000a74:	00db      	lsls	r3, r3, #3
 8000a76:	440b      	add	r3, r1
 8000a78:	3308      	adds	r3, #8
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	68ba      	ldr	r2, [r7, #8]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	d2dc      	bcs.n	8000a3c <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8000a82:	7b7a      	ldrb	r2, [r7, #13]
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	4611      	mov	r1, r2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fecf 	bl	800082c <LinkTimerAfter>
 8000a8e:	e00f      	b.n	8000ab0 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <linkTimer+0x144>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4611      	mov	r1, r2
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ff0c 	bl	80008b8 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <linkTimer+0x144>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <linkTimer+0x148>)
 8000aa8:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8000aaa:	4a04      	ldr	r2, [pc, #16]	; (8000abc <linkTimer+0x144>)
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000ab0:	89fb      	ldrh	r3, [r7, #14]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	2000019c 	.word	0x2000019c
 8000ac0:	2000019d 	.word	0x2000019d
 8000ac4:	2000010c 	.word	0x2000010c
 8000ac8:	200001a0 	.word	0x200001a0

08000acc <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	460a      	mov	r2, r1
 8000ad6:	71fb      	strb	r3, [r7, #7]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000adc:	4b39      	ldr	r3, [pc, #228]	; (8000bc4 <UnlinkTimer+0xf8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	79fa      	ldrb	r2, [r7, #7]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d111      	bne.n	8000b0c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000ae8:	4b36      	ldr	r3, [pc, #216]	; (8000bc4 <UnlinkTimer+0xf8>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4b36      	ldr	r3, [pc, #216]	; (8000bc8 <UnlinkTimer+0xfc>)
 8000af0:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8000af2:	79fa      	ldrb	r2, [r7, #7]
 8000af4:	4935      	ldr	r1, [pc, #212]	; (8000bcc <UnlinkTimer+0x100>)
 8000af6:	4613      	mov	r3, r2
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	4413      	add	r3, r2
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	440b      	add	r3, r1
 8000b00:	3315      	adds	r3, #21
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4b2f      	ldr	r3, [pc, #188]	; (8000bc4 <UnlinkTimer+0xf8>)
 8000b08:	701a      	strb	r2, [r3, #0]
 8000b0a:	e03e      	b.n	8000b8a <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000b0c:	79fa      	ldrb	r2, [r7, #7]
 8000b0e:	492f      	ldr	r1, [pc, #188]	; (8000bcc <UnlinkTimer+0x100>)
 8000b10:	4613      	mov	r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	00db      	lsls	r3, r3, #3
 8000b18:	440b      	add	r3, r1
 8000b1a:	3314      	adds	r3, #20
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000b20:	79fa      	ldrb	r2, [r7, #7]
 8000b22:	492a      	ldr	r1, [pc, #168]	; (8000bcc <UnlinkTimer+0x100>)
 8000b24:	4613      	mov	r3, r2
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	4413      	add	r3, r2
 8000b2a:	00db      	lsls	r3, r3, #3
 8000b2c:	440b      	add	r3, r1
 8000b2e:	3315      	adds	r3, #21
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8000b34:	79f9      	ldrb	r1, [r7, #7]
 8000b36:	7bfa      	ldrb	r2, [r7, #15]
 8000b38:	4824      	ldr	r0, [pc, #144]	; (8000bcc <UnlinkTimer+0x100>)
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	440b      	add	r3, r1
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	4403      	add	r3, r0
 8000b44:	3315      	adds	r3, #21
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	b2d8      	uxtb	r0, r3
 8000b4a:	4920      	ldr	r1, [pc, #128]	; (8000bcc <UnlinkTimer+0x100>)
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	4413      	add	r3, r2
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	440b      	add	r3, r1
 8000b56:	3315      	adds	r3, #21
 8000b58:	4602      	mov	r2, r0
 8000b5a:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000b5c:	7bbb      	ldrb	r3, [r7, #14]
 8000b5e:	2b06      	cmp	r3, #6
 8000b60:	d013      	beq.n	8000b8a <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8000b62:	79f9      	ldrb	r1, [r7, #7]
 8000b64:	7bba      	ldrb	r2, [r7, #14]
 8000b66:	4819      	ldr	r0, [pc, #100]	; (8000bcc <UnlinkTimer+0x100>)
 8000b68:	460b      	mov	r3, r1
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	440b      	add	r3, r1
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	4403      	add	r3, r0
 8000b72:	3314      	adds	r3, #20
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	b2d8      	uxtb	r0, r3
 8000b78:	4914      	ldr	r1, [pc, #80]	; (8000bcc <UnlinkTimer+0x100>)
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	4413      	add	r3, r2
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	440b      	add	r3, r1
 8000b84:	3314      	adds	r3, #20
 8000b86:	4602      	mov	r2, r0
 8000b88:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8000b8a:	79fa      	ldrb	r2, [r7, #7]
 8000b8c:	490f      	ldr	r1, [pc, #60]	; (8000bcc <UnlinkTimer+0x100>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	440b      	add	r3, r1
 8000b98:	330c      	adds	r3, #12
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000b9e:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <UnlinkTimer+0xf8>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2b06      	cmp	r3, #6
 8000ba6:	d107      	bne.n	8000bb8 <UnlinkTimer+0xec>
 8000ba8:	79bb      	ldrb	r3, [r7, #6]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d104      	bne.n	8000bb8 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <UnlinkTimer+0x104>)
 8000bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb4:	601a      	str	r2, [r3, #0]
  }

  return;
 8000bb6:	bf00      	nop
 8000bb8:	bf00      	nop
}
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	2000019c 	.word	0x2000019c
 8000bc8:	2000019d 	.word	0x2000019d
 8000bcc:	2000010c 	.word	0x2000010c
 8000bd0:	200001a0 	.word	0x200001a0

08000bd4 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000bda:	4b1a      	ldr	r3, [pc, #104]	; (8000c44 <ReturnTimeElapsed+0x70>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be2:	d026      	beq.n	8000c32 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000be4:	f7ff fe02 	bl	80007ec <ReadRtcSsrValue>
 8000be8:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000bea:	4b16      	ldr	r3, [pc, #88]	; (8000c44 <ReturnTimeElapsed+0x70>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d805      	bhi.n	8000c00 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <ReturnTimeElapsed+0x70>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	607b      	str	r3, [r7, #4]
 8000bfe:	e00a      	b.n	8000c16 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <ReturnTimeElapsed+0x74>)
 8000c02:	881b      	ldrh	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <ReturnTimeElapsed+0x70>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	683a      	ldr	r2, [r7, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <ReturnTimeElapsed+0x78>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	fb02 f303 	mul.w	r3, r2, r3
 8000c22:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000c24:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <ReturnTimeElapsed+0x7c>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	40d3      	lsrs	r3, r2
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	e001      	b.n	8000c36 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	b29b      	uxth	r3, r3
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200001a0 	.word	0x200001a0
 8000c48:	200002ba 	.word	0x200002ba
 8000c4c:	200002b9 	.word	0x200002b9
 8000c50:	200002b8 	.word	0x200002b8

08000c54 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8000c5e:	88fb      	ldrh	r3, [r7, #6]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d108      	bne.n	8000c76 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000c64:	f7ff fdc2 	bl	80007ec <ReadRtcSsrValue>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	4a24      	ldr	r2, [pc, #144]	; (8000cfc <RestartWakeupCounter+0xa8>)
 8000c6c:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000c6e:	2003      	movs	r0, #3
 8000c70:	f001 fe1f 	bl	80028b2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000c74:	e03e      	b.n	8000cf4 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d803      	bhi.n	8000c84 <RestartWakeupCounter+0x30>
 8000c7c:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <RestartWakeupCounter+0xac>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d002      	beq.n	8000c8a <RestartWakeupCounter+0x36>
      Value -= 1;
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000c8a:	bf00      	nop
 8000c8c:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <RestartWakeupCounter+0xb0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d0f7      	beq.n	8000c8c <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000c9c:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <RestartWakeupCounter+0xb0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <RestartWakeupCounter+0xb0>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000cb0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <RestartWakeupCounter+0xb4>)
 8000cb4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000cb8:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000cba:	2003      	movs	r0, #3
 8000cbc:	f001 fe07 	bl	80028ce <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <RestartWakeupCounter+0xb8>)
 8000cc2:	695b      	ldr	r3, [r3, #20]
 8000cc4:	0c1b      	lsrs	r3, r3, #16
 8000cc6:	041b      	lsls	r3, r3, #16
 8000cc8:	88fa      	ldrh	r2, [r7, #6]
 8000cca:	4910      	ldr	r1, [pc, #64]	; (8000d0c <RestartWakeupCounter+0xb8>)
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000cd0:	f7ff fd8c 	bl	80007ec <ReadRtcSsrValue>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	4a09      	ldr	r2, [pc, #36]	; (8000cfc <RestartWakeupCounter+0xa8>)
 8000cd8:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8000cda:	4b0a      	ldr	r3, [pc, #40]	; (8000d04 <RestartWakeupCounter+0xb0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	689a      	ldr	r2, [r3, #8]
 8000ce2:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <RestartWakeupCounter+0xb0>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000cec:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000cee:	f3af 8000 	nop.w
  return ;
 8000cf2:	bf00      	nop
}
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200001a0 	.word	0x200001a0
 8000d00:	200002b8 	.word	0x200002b8
 8000d04:	200002b4 	.word	0x200002b4
 8000d08:	58000800 	.word	0x58000800
 8000d0c:	40002800 	.word	0x40002800

08000d10 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000d16:	4b47      	ldr	r3, [pc, #284]	; (8000e34 <RescheduleTimerList+0x124>)
 8000d18:	689b      	ldr	r3, [r3, #8]
 8000d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d22:	d108      	bne.n	8000d36 <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8000d24:	bf00      	nop
 8000d26:	4b44      	ldr	r3, [pc, #272]	; (8000e38 <RescheduleTimerList+0x128>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	f003 0304 	and.w	r3, r3, #4
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f7      	bne.n	8000d26 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8000d36:	4b40      	ldr	r3, [pc, #256]	; (8000e38 <RescheduleTimerList+0x128>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	689a      	ldr	r2, [r3, #8]
 8000d3e:	4b3e      	ldr	r3, [pc, #248]	; (8000e38 <RescheduleTimerList+0x128>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d48:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000d4a:	4b3c      	ldr	r3, [pc, #240]	; (8000e3c <RescheduleTimerList+0x12c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000d50:	7bfa      	ldrb	r2, [r7, #15]
 8000d52:	493b      	ldr	r1, [pc, #236]	; (8000e40 <RescheduleTimerList+0x130>)
 8000d54:	4613      	mov	r3, r2
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	4413      	add	r3, r2
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	440b      	add	r3, r1
 8000d5e:	3308      	adds	r3, #8
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000d64:	f7ff ff36 	bl	8000bd4 <ReturnTimeElapsed>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d205      	bcs.n	8000d80 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000d78:	4b32      	ldr	r3, [pc, #200]	; (8000e44 <RescheduleTimerList+0x134>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	701a      	strb	r2, [r3, #0]
 8000d7e:	e04d      	b.n	8000e1c <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000d80:	88fb      	ldrh	r3, [r7, #6]
 8000d82:	4a31      	ldr	r2, [pc, #196]	; (8000e48 <RescheduleTimerList+0x138>)
 8000d84:	8812      	ldrh	r2, [r2, #0]
 8000d86:	b292      	uxth	r2, r2
 8000d88:	4413      	add	r3, r2
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d906      	bls.n	8000da0 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000d92:	4b2d      	ldr	r3, [pc, #180]	; (8000e48 <RescheduleTimerList+0x138>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000d98:	4b2a      	ldr	r3, [pc, #168]	; (8000e44 <RescheduleTimerList+0x134>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	e03d      	b.n	8000e1c <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	88fb      	ldrh	r3, [r7, #6]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000daa:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <RescheduleTimerList+0x134>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000db0:	e034      	b.n	8000e1c <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000db2:	7bfa      	ldrb	r2, [r7, #15]
 8000db4:	4922      	ldr	r1, [pc, #136]	; (8000e40 <RescheduleTimerList+0x130>)
 8000db6:	4613      	mov	r3, r2
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	4413      	add	r3, r2
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	440b      	add	r3, r1
 8000dc0:	3308      	adds	r3, #8
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d20a      	bcs.n	8000de0 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000dca:	7bfa      	ldrb	r2, [r7, #15]
 8000dcc:	491c      	ldr	r1, [pc, #112]	; (8000e40 <RescheduleTimerList+0x130>)
 8000dce:	4613      	mov	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	440b      	add	r3, r1
 8000dd8:	3308      	adds	r3, #8
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	e013      	b.n	8000e08 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000de0:	7bfa      	ldrb	r2, [r7, #15]
 8000de2:	4917      	ldr	r1, [pc, #92]	; (8000e40 <RescheduleTimerList+0x130>)
 8000de4:	4613      	mov	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	4413      	add	r3, r2
 8000dea:	00db      	lsls	r3, r3, #3
 8000dec:	440b      	add	r3, r1
 8000dee:	3308      	adds	r3, #8
 8000df0:	6819      	ldr	r1, [r3, #0]
 8000df2:	88fb      	ldrh	r3, [r7, #6]
 8000df4:	7bfa      	ldrb	r2, [r7, #15]
 8000df6:	1ac9      	subs	r1, r1, r3
 8000df8:	4811      	ldr	r0, [pc, #68]	; (8000e40 <RescheduleTimerList+0x130>)
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	4413      	add	r3, r2
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	4403      	add	r3, r0
 8000e04:	3308      	adds	r3, #8
 8000e06:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000e08:	7bfa      	ldrb	r2, [r7, #15]
 8000e0a:	490d      	ldr	r1, [pc, #52]	; (8000e40 <RescheduleTimerList+0x130>)
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	440b      	add	r3, r1
 8000e16:	3315      	adds	r3, #21
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	2b06      	cmp	r3, #6
 8000e20:	d1c7      	bne.n	8000db2 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000e22:	89bb      	ldrh	r3, [r7, #12]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff ff15 	bl	8000c54 <RestartWakeupCounter>

  return ;
 8000e2a:	bf00      	nop
}
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40002800 	.word	0x40002800
 8000e38:	200002b4 	.word	0x200002b4
 8000e3c:	2000019c 	.word	0x2000019c
 8000e40:	2000010c 	.word	0x2000010c
 8000e44:	200001a4 	.word	0x200001a4
 8000e48:	200002bc 	.word	0x200002bc

08000e4c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	; 0x28
 8000e50:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e52:	f3ef 8310 	mrs	r3, PRIMASK
 8000e56:	617b      	str	r3, [r7, #20]
  return(result);
 8000e58:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000e5c:	b672      	cpsid	i
}
 8000e5e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000e60:	4b5f      	ldr	r3, [pc, #380]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	22ca      	movs	r2, #202	; 0xca
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24
 8000e6a:	4b5d      	ldr	r3, [pc, #372]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2253      	movs	r2, #83	; 0x53
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8000e74:	4b5a      	ldr	r3, [pc, #360]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	689a      	ldr	r2, [r3, #8]
 8000e7c:	4b58      	ldr	r3, [pc, #352]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e86:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000e88:	4b56      	ldr	r3, [pc, #344]	; (8000fe4 <HW_TS_RTC_Wakeup_Handler+0x198>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000e90:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000e94:	4954      	ldr	r1, [pc, #336]	; (8000fe8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000e96:	4613      	mov	r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	4413      	add	r3, r2
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	440b      	add	r3, r1
 8000ea0:	330c      	adds	r3, #12
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d172      	bne.n	8000f90 <HW_TS_RTC_Wakeup_Handler+0x144>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000eaa:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000eae:	494e      	ldr	r1, [pc, #312]	; (8000fe8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	4413      	add	r3, r2
 8000eb6:	00db      	lsls	r3, r3, #3
 8000eb8:	440b      	add	r3, r1
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000ebe:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000ec2:	4949      	ldr	r1, [pc, #292]	; (8000fe8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4413      	add	r3, r2
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	440b      	add	r3, r1
 8000ece:	3310      	adds	r3, #16
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000ed4:	4b45      	ldr	r3, [pc, #276]	; (8000fec <HW_TS_RTC_Wakeup_Handler+0x1a0>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d050      	beq.n	8000f80 <HW_TS_RTC_Wakeup_Handler+0x134>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000ede:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000ee2:	4941      	ldr	r1, [pc, #260]	; (8000fe8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4413      	add	r3, r2
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	440b      	add	r3, r1
 8000eee:	330d      	adds	r3, #13
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d126      	bne.n	8000f46 <HW_TS_RTC_Wakeup_Handler+0xfa>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000ef8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000efc:	2101      	movs	r1, #1
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fde4 	bl	8000acc <UnlinkTimer>
 8000f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f06:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	f383 8810 	msr	PRIMASK, r3
}
 8000f0e:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000f10:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000f14:	4934      	ldr	r1, [pc, #208]	; (8000fe8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000f16:	4613      	mov	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	440b      	add	r3, r1
 8000f20:	3304      	adds	r3, #4
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fa4e 	bl	80013cc <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000f30:	4b2b      	ldr	r3, [pc, #172]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	22ca      	movs	r2, #202	; 0xca
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
 8000f3a:	4b29      	ldr	r3, [pc, #164]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2253      	movs	r2, #83	; 0x53
 8000f42:	625a      	str	r2, [r3, #36]	; 0x24
 8000f44:	e014      	b.n	8000f70 <HW_TS_RTC_Wakeup_Handler+0x124>
 8000f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f383 8810 	msr	PRIMASK, r3
}
 8000f50:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000f52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 f9ac 	bl	80012b4 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000f5c:	4b20      	ldr	r3, [pc, #128]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	22ca      	movs	r2, #202	; 0xca
 8000f64:	625a      	str	r2, [r3, #36]	; 0x24
 8000f66:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2253      	movs	r2, #83	; 0x53
 8000f6e:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000f70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000f74:	69fa      	ldr	r2, [r7, #28]
 8000f76:	4619      	mov	r1, r3
 8000f78:	69b8      	ldr	r0, [r7, #24]
 8000f7a:	f000 faaf 	bl	80014dc <HW_TS_RTC_Int_AppNot>
 8000f7e:	e025      	b.n	8000fcc <HW_TS_RTC_Wakeup_Handler+0x180>
    }
    else
    {
      RescheduleTimerList();
 8000f80:	f7ff fec6 	bl	8000d10 <RescheduleTimerList>
 8000f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f86:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	f383 8810 	msr	PRIMASK, r3
}
 8000f8e:	e01d      	b.n	8000fcc <HW_TS_RTC_Wakeup_Handler+0x180>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000f90:	bf00      	nop
 8000f92:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d0f7      	beq.n	8000f92 <HW_TS_RTC_Wakeup_Handler+0x146>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000fb6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <HW_TS_RTC_Wakeup_Handler+0x1a4>)
 8000fba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f383 8810 	msr	PRIMASK, r3
}
 8000fca:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	22ff      	movs	r2, #255	; 0xff
 8000fd4:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8000fd6:	bf00      	nop
}
 8000fd8:	3728      	adds	r7, #40	; 0x28
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	200002b4 	.word	0x200002b4
 8000fe4:	2000019c 	.word	0x2000019c
 8000fe8:	2000010c 	.word	0x2000010c
 8000fec:	200001a4 	.word	0x200001a4
 8000ff0:	58000800 	.word	0x58000800

08000ff4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8001000:	4a64      	ldr	r2, [pc, #400]	; (8001194 <HW_TS_Init+0x1a0>)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001006:	4b63      	ldr	r3, [pc, #396]	; (8001194 <HW_TS_Init+0x1a0>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	22ca      	movs	r2, #202	; 0xca
 800100e:	625a      	str	r2, [r3, #36]	; 0x24
 8001010:	4b60      	ldr	r3, [pc, #384]	; (8001194 <HW_TS_Init+0x1a0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2253      	movs	r2, #83	; 0x53
 8001018:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800101a:	4b5f      	ldr	r3, [pc, #380]	; (8001198 <HW_TS_Init+0x1a4>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	4a5e      	ldr	r2, [pc, #376]	; (8001198 <HW_TS_Init+0x1a4>)
 8001020:	f043 0320 	orr.w	r3, r3, #32
 8001024:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001026:	4b5c      	ldr	r3, [pc, #368]	; (8001198 <HW_TS_Init+0x1a4>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f1c3 0304 	rsb	r3, r3, #4
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b58      	ldr	r3, [pc, #352]	; (800119c <HW_TS_Init+0x1a8>)
 800103a:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800103c:	4b56      	ldr	r3, [pc, #344]	; (8001198 <HW_TS_Init+0x1a4>)
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001044:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8001048:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	fa92 f2a2 	rbit	r2, r2
 8001050:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	2a00      	cmp	r2, #0
 800105a:	d101      	bne.n	8001060 <HW_TS_Init+0x6c>
  {
    return 32U;
 800105c:	2220      	movs	r2, #32
 800105e:	e003      	b.n	8001068 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	fab2 f282 	clz	r2, r2
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	40d3      	lsrs	r3, r2
 800106a:	b2db      	uxtb	r3, r3
 800106c:	3301      	adds	r3, #1
 800106e:	b2da      	uxtb	r2, r3
 8001070:	4b4b      	ldr	r3, [pc, #300]	; (80011a0 <HW_TS_Init+0x1ac>)
 8001072:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001074:	4b48      	ldr	r3, [pc, #288]	; (8001198 <HW_TS_Init+0x1a4>)
 8001076:	691b      	ldr	r3, [r3, #16]
 8001078:	b29b      	uxth	r3, r3
 800107a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800107e:	b29b      	uxth	r3, r3
 8001080:	3301      	adds	r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b47      	ldr	r3, [pc, #284]	; (80011a4 <HW_TS_Init+0x1b0>)
 8001086:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001088:	4b46      	ldr	r3, [pc, #280]	; (80011a4 <HW_TS_Init+0x1b0>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	3b01      	subs	r3, #1
 800108e:	4a44      	ldr	r2, [pc, #272]	; (80011a0 <HW_TS_Init+0x1ac>)
 8001090:	7812      	ldrb	r2, [r2, #0]
 8001092:	fb02 f303 	mul.w	r3, r2, r3
 8001096:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800109a:	4a40      	ldr	r2, [pc, #256]	; (800119c <HW_TS_Init+0x1a8>)
 800109c:	7812      	ldrb	r2, [r2, #0]
 800109e:	40d3      	lsrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d904      	bls.n	80010b6 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80010ac:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <HW_TS_Init+0x1b4>)
 80010ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010b2:	801a      	strh	r2, [r3, #0]
 80010b4:	e003      	b.n	80010be <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	4b3b      	ldr	r3, [pc, #236]	; (80011a8 <HW_TS_Init+0x1b4>)
 80010bc:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80010be:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80010c2:	f7ff fb81 	bl	80007c8 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80010c6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80010ca:	f7ff fb69 	bl	80007a0 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d143      	bne.n	800115c <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80010d4:	4b35      	ldr	r3, [pc, #212]	; (80011ac <HW_TS_Init+0x1b8>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80010da:	4b35      	ldr	r3, [pc, #212]	; (80011b0 <HW_TS_Init+0x1bc>)
 80010dc:	f04f 32ff 	mov.w	r2, #4294967295
 80010e0:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80010e2:	2300      	movs	r3, #0
 80010e4:	77fb      	strb	r3, [r7, #31]
 80010e6:	e00c      	b.n	8001102 <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80010e8:	7ffa      	ldrb	r2, [r7, #31]
 80010ea:	4932      	ldr	r1, [pc, #200]	; (80011b4 <HW_TS_Init+0x1c0>)
 80010ec:	4613      	mov	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4413      	add	r3, r2
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	440b      	add	r3, r1
 80010f6:	330c      	adds	r3, #12
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80010fc:	7ffb      	ldrb	r3, [r7, #31]
 80010fe:	3301      	adds	r3, #1
 8001100:	77fb      	strb	r3, [r7, #31]
 8001102:	7ffb      	ldrb	r3, [r7, #31]
 8001104:	2b05      	cmp	r3, #5
 8001106:	d9ef      	bls.n	80010e8 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001108:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <HW_TS_Init+0x1c4>)
 800110a:	2206      	movs	r2, #6
 800110c:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 800110e:	4b21      	ldr	r3, [pc, #132]	; (8001194 <HW_TS_Init+0x1a0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	689a      	ldr	r2, [r3, #8]
 8001116:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <HW_TS_Init+0x1a0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001120:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <HW_TS_Init+0x1a0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	4b19      	ldr	r3, [pc, #100]	; (8001194 <HW_TS_Init+0x1a0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001136:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001138:	4b20      	ldr	r3, [pc, #128]	; (80011bc <HW_TS_Init+0x1c8>)
 800113a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800113e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001140:	2003      	movs	r0, #3
 8001142:	f001 fbc4 	bl	80028ce <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001146:	4b13      	ldr	r3, [pc, #76]	; (8001194 <HW_TS_Init+0x1a0>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689a      	ldr	r2, [r3, #8]
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <HW_TS_Init+0x1a0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	e00a      	b.n	8001172 <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <HW_TS_Init+0x1a0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800116c:	2003      	movs	r0, #3
 800116e:	f001 fba0 	bl	80028b2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <HW_TS_Init+0x1a0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	22ff      	movs	r2, #255	; 0xff
 800117a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800117c:	2200      	movs	r2, #0
 800117e:	2103      	movs	r1, #3
 8001180:	2003      	movs	r0, #3
 8001182:	f001 fb54 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001186:	2003      	movs	r0, #3
 8001188:	f001 fb6b 	bl	8002862 <HAL_NVIC_EnableIRQ>

  return;
 800118c:	bf00      	nop
}
 800118e:	3720      	adds	r7, #32
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200002b4 	.word	0x200002b4
 8001198:	40002800 	.word	0x40002800
 800119c:	200002b8 	.word	0x200002b8
 80011a0:	200002b9 	.word	0x200002b9
 80011a4:	200002ba 	.word	0x200002ba
 80011a8:	200002bc 	.word	0x200002bc
 80011ac:	200001a4 	.word	0x200001a4
 80011b0:	200001a0 	.word	0x200001a0
 80011b4:	2000010c 	.word	0x2000010c
 80011b8:	2000019c 	.word	0x2000019c
 80011bc:	58000800 	.word	0x58000800

080011c0 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b08b      	sub	sp, #44	; 0x2c
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4613      	mov	r3, r2
 80011ce:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011d6:	f3ef 8310 	mrs	r3, PRIMASK
 80011da:	61fb      	str	r3, [r7, #28]
  return(result);
 80011dc:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80011de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80011e4:	e004      	b.n	80011f0 <HW_TS_Create+0x30>
  {
    loop++;
 80011e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011ea:	3301      	adds	r3, #1
 80011ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80011f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011f4:	2b05      	cmp	r3, #5
 80011f6:	d80c      	bhi.n	8001212 <HW_TS_Create+0x52>
 80011f8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80011fc:	492c      	ldr	r1, [pc, #176]	; (80012b0 <HW_TS_Create+0xf0>)
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	00db      	lsls	r3, r3, #3
 8001206:	440b      	add	r3, r1
 8001208:	330c      	adds	r3, #12
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1e9      	bne.n	80011e6 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001212:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001216:	2b06      	cmp	r3, #6
 8001218:	d038      	beq.n	800128c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800121a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800121e:	4924      	ldr	r1, [pc, #144]	; (80012b0 <HW_TS_Create+0xf0>)
 8001220:	4613      	mov	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	440b      	add	r3, r1
 800122a:	330c      	adds	r3, #12
 800122c:	2201      	movs	r2, #1
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	f383 8810 	msr	PRIMASK, r3
}
 800123a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 800123c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001240:	491b      	ldr	r1, [pc, #108]	; (80012b0 <HW_TS_Create+0xf0>)
 8001242:	4613      	mov	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	00db      	lsls	r3, r3, #3
 800124a:	440b      	add	r3, r1
 800124c:	3310      	adds	r3, #16
 800124e:	68fa      	ldr	r2, [r7, #12]
 8001250:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001252:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001256:	4916      	ldr	r1, [pc, #88]	; (80012b0 <HW_TS_Create+0xf0>)
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	440b      	add	r3, r1
 8001262:	330d      	adds	r3, #13
 8001264:	79fa      	ldrb	r2, [r7, #7]
 8001266:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001268:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800126c:	4910      	ldr	r1, [pc, #64]	; (80012b0 <HW_TS_Create+0xf0>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	440b      	add	r3, r1
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001282:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8001284:	2300      	movs	r3, #0
 8001286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800128a:	e008      	b.n	800129e <HW_TS_Create+0xde>
 800128c:	6a3b      	ldr	r3, [r7, #32]
 800128e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f383 8810 	msr	PRIMASK, r3
}
 8001296:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8001298:	2301      	movs	r3, #1
 800129a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 800129e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	372c      	adds	r7, #44	; 0x2c
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	2000010c 	.word	0x2000010c

080012b4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012be:	f3ef 8310 	mrs	r3, PRIMASK
 80012c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80012c4:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80012c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80012cc:	2003      	movs	r0, #3
 80012ce:	f001 fad6 	bl	800287e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80012d2:	4b38      	ldr	r3, [pc, #224]	; (80013b4 <HW_TS_Stop+0x100>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	22ca      	movs	r2, #202	; 0xca
 80012da:	625a      	str	r2, [r3, #36]	; 0x24
 80012dc:	4b35      	ldr	r3, [pc, #212]	; (80013b4 <HW_TS_Stop+0x100>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2253      	movs	r2, #83	; 0x53
 80012e4:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4933      	ldr	r1, [pc, #204]	; (80013b8 <HW_TS_Stop+0x104>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	440b      	add	r3, r1
 80012f4:	330c      	adds	r3, #12
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d148      	bne.n	8001390 <HW_TS_Stop+0xdc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fbe2 	bl	8000acc <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001308:	4b2c      	ldr	r3, [pc, #176]	; (80013bc <HW_TS_Stop+0x108>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800130e:	7cfb      	ldrb	r3, [r7, #19]
 8001310:	2b06      	cmp	r3, #6
 8001312:	d135      	bne.n	8001380 <HW_TS_Stop+0xcc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001314:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <HW_TS_Stop+0x10c>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800131c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001320:	d108      	bne.n	8001334 <HW_TS_Stop+0x80>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8001322:	bf00      	nop
 8001324:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HW_TS_Stop+0x100>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1f7      	bne.n	8001324 <HW_TS_Stop+0x70>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8001334:	4b1f      	ldr	r3, [pc, #124]	; (80013b4 <HW_TS_Stop+0x100>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <HW_TS_Stop+0x100>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001346:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001348:	bf00      	nop
 800134a:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <HW_TS_Stop+0x100>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f7      	beq.n	800134a <HW_TS_Stop+0x96>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800135a:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <HW_TS_Stop+0x100>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <HW_TS_Stop+0x100>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800136e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <HW_TS_Stop+0x110>)
 8001372:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001376:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001378:	2003      	movs	r0, #3
 800137a:	f001 faa8 	bl	80028ce <HAL_NVIC_ClearPendingIRQ>
 800137e:	e007      	b.n	8001390 <HW_TS_Stop+0xdc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <HW_TS_Stop+0x114>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	7cfa      	ldrb	r2, [r7, #19]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HW_TS_Stop+0xdc>
    {
      RescheduleTimerList();
 800138c:	f7ff fcc0 	bl	8000d10 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001390:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <HW_TS_Stop+0x100>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	22ff      	movs	r2, #255	; 0xff
 8001398:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800139a:	2003      	movs	r0, #3
 800139c:	f001 fa61 	bl	8002862 <HAL_NVIC_EnableIRQ>
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	f383 8810 	msr	PRIMASK, r3
}
 80013aa:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80013ac:	bf00      	nop
}
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200002b4 	.word	0x200002b4
 80013b8:	2000010c 	.word	0x2000010c
 80013bc:	2000019c 	.word	0x2000019c
 80013c0:	40002800 	.word	0x40002800
 80013c4:	58000800 	.word	0x58000800
 80013c8:	2000019d 	.word	0x2000019d

080013cc <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	6039      	str	r1, [r7, #0]
 80013d6:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80013d8:	79fa      	ldrb	r2, [r7, #7]
 80013da:	493c      	ldr	r1, [pc, #240]	; (80014cc <HW_TS_Start+0x100>)
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	440b      	add	r3, r1
 80013e6:	330c      	adds	r3, #12
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d103      	bne.n	80013f8 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff5e 	bl	80012b4 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013f8:	f3ef 8310 	mrs	r3, PRIMASK
 80013fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80013fe:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001400:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001402:	b672      	cpsid	i
}
 8001404:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001406:	2003      	movs	r0, #3
 8001408:	f001 fa39 	bl	800287e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800140c:	4b30      	ldr	r3, [pc, #192]	; (80014d0 <HW_TS_Start+0x104>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	22ca      	movs	r2, #202	; 0xca
 8001414:	625a      	str	r2, [r3, #36]	; 0x24
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <HW_TS_Start+0x104>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2253      	movs	r2, #83	; 0x53
 800141e:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	492a      	ldr	r1, [pc, #168]	; (80014cc <HW_TS_Start+0x100>)
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	440b      	add	r3, r1
 800142e:	330c      	adds	r3, #12
 8001430:	2202      	movs	r2, #2
 8001432:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001434:	79fa      	ldrb	r2, [r7, #7]
 8001436:	4925      	ldr	r1, [pc, #148]	; (80014cc <HW_TS_Start+0x100>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3308      	adds	r3, #8
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001448:	79fa      	ldrb	r2, [r7, #7]
 800144a:	4920      	ldr	r1, [pc, #128]	; (80014cc <HW_TS_Start+0x100>)
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	440b      	add	r3, r1
 8001456:	3304      	adds	r3, #4
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fa8a 	bl	8000978 <linkTimer>
 8001464:	4603      	mov	r3, r0
 8001466:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001468:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <HW_TS_Start+0x108>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800146e:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <HW_TS_Start+0x10c>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	7c7a      	ldrb	r2, [r7, #17]
 8001476:	429a      	cmp	r2, r3
 8001478:	d002      	beq.n	8001480 <HW_TS_Start+0xb4>
  {
    RescheduleTimerList();
 800147a:	f7ff fc49 	bl	8000d10 <RescheduleTimerList>
 800147e:	e013      	b.n	80014a8 <HW_TS_Start+0xdc>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001480:	79fa      	ldrb	r2, [r7, #7]
 8001482:	4912      	ldr	r1, [pc, #72]	; (80014cc <HW_TS_Start+0x100>)
 8001484:	4613      	mov	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	440b      	add	r3, r1
 800148e:	3308      	adds	r3, #8
 8001490:	6819      	ldr	r1, [r3, #0]
 8001492:	8a7b      	ldrh	r3, [r7, #18]
 8001494:	79fa      	ldrb	r2, [r7, #7]
 8001496:	1ac9      	subs	r1, r1, r3
 8001498:	480c      	ldr	r0, [pc, #48]	; (80014cc <HW_TS_Start+0x100>)
 800149a:	4613      	mov	r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4413      	add	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	4403      	add	r3, r0
 80014a4:	3308      	adds	r3, #8
 80014a6:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <HW_TS_Start+0x104>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	22ff      	movs	r2, #255	; 0xff
 80014b0:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80014b2:	2003      	movs	r0, #3
 80014b4:	f001 f9d5 	bl	8002862 <HAL_NVIC_EnableIRQ>
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f383 8810 	msr	PRIMASK, r3
}
 80014c2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80014c4:	bf00      	nop
}
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000010c 	.word	0x2000010c
 80014d0:	200002b4 	.word	0x200002b4
 80014d4:	2000019c 	.word	0x2000019c
 80014d8:	2000019d 	.word	0x2000019d

080014dc <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	460b      	mov	r3, r1
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4798      	blx	r3

  return;
 80014ee:	bf00      	nop
}
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <LL_PWR_SMPS_Enable>:
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_SMPSEN);
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <LL_PWR_SMPS_Enable+0x1c>)
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	4a04      	ldr	r2, [pc, #16]	; (8001514 <LL_PWR_SMPS_Enable+0x1c>)
 8001502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001506:	61d3      	str	r3, [r2, #28]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	58000400 	.word	0x58000400

08001518 <LL_PWR_SMPS_SetStartupCurrent>:
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSSC, StartupCurrent);
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001528:	4904      	ldr	r1, [pc, #16]	; (800153c <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4313      	orrs	r3, r2
 800152e:	61cb      	str	r3, [r1, #28]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	58000400 	.word	0x58000400

08001540 <LL_PWR_SMPS_SetOutputVoltageLevel>:
{
 8001540:	b480      	push	{r7}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS);  /* SMPS output voltage level calibrated in production */
 8001548:	4b18      	ldr	r3, [pc, #96]	; (80015ac <LL_PWR_SMPS_SetOutputVoltageLevel+0x6c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	0a1b      	lsrs	r3, r3, #8
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	60fb      	str	r3, [r7, #12]
  if(OutputVoltageLevel_calibration == 0UL)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d108      	bne.n	800156c <LL_PWR_SMPS_SetOutputVoltageLevel+0x2c>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, OutputVoltageLevel);
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f023 020f 	bic.w	r2, r3, #15
 8001562:	4913      	ldr	r1, [pc, #76]	; (80015b0 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4313      	orrs	r3, r2
 8001568:	61cb      	str	r3, [r1, #28]
}
 800156a:	e019      	b.n	80015a0 <LL_PWR_SMPS_SetOutputVoltageLevel+0x60>
    TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos));
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3b06      	subs	r3, #6
 8001570:	613b      	str	r3, [r7, #16]
    OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(OutputVoltageLevel >> PWR_CR5_SMPSVOS_Pos)) + (int32_t)TrimmingSteps);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4413      	add	r3, r2
 8001578:	617b      	str	r3, [r7, #20]
    if(OutputVoltageLevelTrimmed < 0)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	2b00      	cmp	r3, #0
 800157e:	da02      	bge.n	8001586 <LL_PWR_SMPS_SetOutputVoltageLevel+0x46>
      OutputVoltageLevelTrimmed = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	e004      	b.n	8001590 <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
      if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2b0f      	cmp	r3, #15
 800158a:	dd01      	ble.n	8001590 <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
        OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS;
 800158c:	230f      	movs	r3, #15
 800158e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed);
 8001590:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8001592:	69db      	ldr	r3, [r3, #28]
 8001594:	f023 020f 	bic.w	r2, r3, #15
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	4905      	ldr	r1, [pc, #20]	; (80015b0 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 800159c:	4313      	orrs	r3, r2
 800159e:	61cb      	str	r3, [r1, #28]
}
 80015a0:	bf00      	nop
 80015a2:	371c      	adds	r7, #28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	1fff7558 	.word	0x1fff7558
 80015b0:	58000400 	.word	0x58000400

080015b4 <LL_EXTI_DisableIT_0_31>:
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <LL_EXTI_DisableIT_0_31+0x28>)
 80015be:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	43db      	mvns	r3, r3
 80015c6:	4905      	ldr	r1, [pc, #20]	; (80015dc <LL_EXTI_DisableIT_0_31+0x28>)
 80015c8:	4013      	ands	r3, r2
 80015ca:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	58000800 	.word	0x58000800

080015e0 <LL_EXTI_DisableIT_32_63>:
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <LL_EXTI_DisableIT_32_63+0x28>)
 80015ea:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	4905      	ldr	r1, [pc, #20]	; (8001608 <LL_EXTI_DisableIT_32_63+0x28>)
 80015f4:	4013      	ands	r3, r2
 80015f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	58000800 	.word	0x58000800

0800160c <LL_RCC_HSE_SetCapacitorTuning>:
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001618:	4a0a      	ldr	r2, [pc, #40]	; (8001644 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800161a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001622:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001626:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001632:	4313      	orrs	r3, r2
 8001634:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	cafecafe 	.word	0xcafecafe

08001648 <LL_RCC_LSE_SetDriveCapability>:
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001658:	f023 0218 	bic.w	r2, r3, #24
 800165c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4313      	orrs	r3, r2
 8001664:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800167c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001680:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800169a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800169e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 80016bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80016cc:	d101      	bne.n	80016d2 <LL_RCC_IsActiveFlag_PINRST+0x1a>
 80016ce:	2301      	movs	r3, #1
 80016d0:	e000      	b.n	80016d4 <LL_RCC_IsActiveFlag_PINRST+0x1c>
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 80016e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80016f2:	d101      	bne.n	80016f8 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_AHB1_GRP1_EnableClock>:
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800170c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001710:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001712:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4313      	orrs	r3, r2
 800171a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800171c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001720:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4013      	ands	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001728:	68fb      	ldr	r3, [r7, #12]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <LL_AHB2_GRP1_EnableClock>:
{
 8001736:	b480      	push	{r7}
 8001738:	b085      	sub	sp, #20
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800173e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001744:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4313      	orrs	r3, r2
 800174c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800174e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001752:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4013      	ands	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800175a:	68fb      	ldr	r3, [r7, #12]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_AHB3_GRP1_EnableClock>:
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001774:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001776:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4313      	orrs	r3, r2
 800177e:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001780:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001784:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4013      	ands	r3, r2
 800178a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800178c:	68fb      	ldr	r3, [r7, #12]
}
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	041b      	lsls	r3, r3, #16
 80017ac:	431a      	orrs	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	605a      	str	r2, [r3, #4]
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr

080017be <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	605a      	str	r2, [r3, #4]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695a      	ldr	r2, [r3, #20]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	041b      	lsls	r3, r3, #16
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	615a      	str	r2, [r3, #20]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695a      	ldr	r2, [r3, #20]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	431a      	orrs	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	615a      	str	r2, [r3, #20]
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	609a      	str	r2, [r3, #8]
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	619a      	str	r2, [r3, #24]
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
	...

08001860 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <LL_LPM_EnableSleep+0x1c>)
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <LL_LPM_EnableSleep+0x1c>)
 800186a:	f023 0304 	bic.w	r3, r3, #4
 800186e:	6113      	str	r3, [r2, #16]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	22ff      	movs	r2, #255	; 0xff
 800188c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	22ca      	movs	r2, #202	; 0xca
 80018a6:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2253      	movs	r2, #83	; 0x53
 80018ac:	625a      	str	r2, [r3, #36]	; 0x24
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
 80018c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f023 0207 	bic.w	r2, r3, #7
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	609a      	str	r2, [r3, #8]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0

  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80018e4:	4b13      	ldr	r3, [pc, #76]	; (8001934 <main+0x54>)
 80018e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018ea:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ec:	f000 fdc6 	bl	800247c <HAL_Init>

  /* USER CODE BEGIN Init */
  Reset_Device();
 80018f0:	f000 fa33 	bl	8001d5a <Reset_Device>
  Config_HSE();
 80018f4:	f000 fa1d 	bl	8001d32 <Config_HSE>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f8:	f000 f81e 	bl	8001938 <SystemClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 80018fc:	f000 f8a4 	bl	8001a48 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 8001900:	f000 fa10 	bl	8001d24 <PeriphClock_Config>
  Init_Exti(); /**< Configure the system Power Mode */
 8001904:	f000 fa6b 	bl	8001dde <Init_Exti>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001908:	f000 f98a 	bl	8001c20 <MX_GPIO_Init>
  MX_DMA_Init();
 800190c:	f000 f96a 	bl	8001be4 <MX_DMA_Init>
  MX_RF_Init();
 8001910:	f000 f8ae 	bl	8001a70 <MX_RF_Init>
  MX_RTC_Init();
 8001914:	f000 f8b4 	bl	8001a80 <MX_RTC_Init>
  MX_SPI1_Init();
 8001918:	f000 f926 	bl	8001b68 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* -1- Initialize LEDs mounted on P-NUCLEO-WB55 board */
  BSP_LED_Init(LED_BLUE);
 800191c:	2000      	movs	r0, #0
 800191e:	f000 fc93 	bl	8002248 <BSP_LED_Init>

  /* -2- Configure External line 0 (connected to PD.0 pin) in interrupt mode */
  EXTI0_IRQHandler_Config();
 8001922:	f000 f9dd 	bl	8001ce0 <EXTI0_IRQHandler_Config>
//	  timestamp = mktime(&currTime);
//
//  }
  /* USER CODE END 2 */
  /* Init code for STM32_WPAN */
  APPE_Init();
 8001926:	f7fe fe17 	bl	8000558 <APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{
		UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 800192a:	f04f 30ff 	mov.w	r0, #4294967295
 800192e:	f007 f8b7 	bl	8008aa0 <UTIL_SEQ_Run>
 8001932:	e7fa      	b.n	800192a <main+0x4a>
 8001934:	58004000 	.word	0x58004000

08001938 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b0ae      	sub	sp, #184	; 0xb8
 800193c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001942:	2248      	movs	r2, #72	; 0x48
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f007 faf8 	bl	8008f3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800194c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
 800195c:	615a      	str	r2, [r3, #20]
 800195e:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	2250      	movs	r2, #80	; 0x50
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f007 fae8 	bl	8008f3c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800196c:	f001 fb8e 	bl	800308c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff fe69 	bl	8001648 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <SystemClock_Config+0x10c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800197e:	4a31      	ldr	r2, [pc, #196]	; (8001a44 <SystemClock_Config+0x10c>)
 8001980:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	4b2f      	ldr	r3, [pc, #188]	; (8001a44 <SystemClock_Config+0x10c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001992:	2307      	movs	r3, #7
 8001994:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001996:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800199c:	2301      	movs	r3, #1
 800199e:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019a4:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a6:	2340      	movs	r3, #64	; 0x40
 80019a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80019b6:	4618      	mov	r0, r3
 80019b8:	f001 fee4 	bl	8003784 <HAL_RCC_OscConfig>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80019c2:	f000 fa3d 	bl	8001e40 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80019c6:	236f      	movs	r3, #111	; 0x6f
 80019c8:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80019ca:	2302      	movs	r3, #2
 80019cc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019d6:	2300      	movs	r3, #0
 80019d8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019e6:	2101      	movs	r1, #1
 80019e8:	4618      	mov	r0, r3
 80019ea:	f002 fa57 	bl	8003e9c <HAL_RCC_ClockConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019f4:	f000 fa24 	bl	8001e40 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80019f8:	f643 0303 	movw	r3, #14339	; 0x3803
 80019fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_LPUART1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a02:	2300      	movs	r3, #0
 8001a04:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a0a:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8001a0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a10:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8001a12:	2302      	movs	r3, #2
 8001a14:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001a16:	2310      	movs	r3, #16
 8001a18:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f002 fe52 	bl	80046c6 <HAL_RCCEx_PeriphCLKConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001a28:	f000 fa0a 	bl	8001e40 <Error_Handler>
   *
   *  The SMPS configuration is not yet supported by CubeMx
   *  when SMPS output voltage is set to 1.4V, the RF output power is limited to 3.7dBm
   *  the SMPS output voltage shall be increased for higher RF output power
   */
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f7ff fd73 	bl	8001518 <LL_PWR_SMPS_SetStartupCurrent>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
 8001a32:	2004      	movs	r0, #4
 8001a34:	f7ff fd84 	bl	8001540 <LL_PWR_SMPS_SetOutputVoltageLevel>
  LL_PWR_SMPS_Enable();
 8001a38:	f7ff fd5e 	bl	80014f8 <LL_PWR_SMPS_Enable>
#endif

  /* USER CODE END Smps */
}
 8001a3c:	bf00      	nop
 8001a3e:	37b8      	adds	r7, #184	; 0xb8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	58000400 	.word	0x58000400

08001a48 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <MX_IPCC_Init+0x20>)
 8001a4e:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <MX_IPCC_Init+0x24>)
 8001a50:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001a52:	4805      	ldr	r0, [pc, #20]	; (8001a68 <MX_IPCC_Init+0x20>)
 8001a54:	f001 fa94 	bl	8002f80 <HAL_IPCC_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001a5e:	f000 f9ef 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	2000045c 	.word	0x2000045c
 8001a6c:	58000c00 	.word	0x58000c00

08001a70 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
	...

08001a80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001a94:	2300      	movs	r3, #0
 8001a96:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a98:	4b31      	ldr	r3, [pc, #196]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001a9a:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <MX_RTC_Init+0xe4>)
 8001a9c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a9e:	4b30      	ldr	r3, [pc, #192]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8001aa4:	4b2e      	ldr	r3, [pc, #184]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001aa6:	220f      	movs	r2, #15
 8001aa8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8001aaa:	4b2d      	ldr	r3, [pc, #180]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001aac:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001ab0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ab8:	4b29      	ldr	r3, [pc, #164]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001abe:	4b28      	ldr	r3, [pc, #160]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001ac4:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001aca:	4825      	ldr	r0, [pc, #148]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001acc:	f003 f882 	bl	8004bd4 <HAL_RTC_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8001ad6:	f000 f9b3 	bl	8001e40 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x11;
 8001ada:	2311      	movs	r3, #17
 8001adc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8001ade:	2320      	movs	r3, #32
 8001ae0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x25;
 8001ae2:	2325      	movs	r3, #37	; 0x25
 8001ae4:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2201      	movs	r2, #1
 8001af6:	4619      	mov	r1, r3
 8001af8:	4819      	ldr	r0, [pc, #100]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001afa:	f003 f909 	bl	8004d10 <HAL_RTC_SetTime>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8001b04:	f000 f99c 	bl	8001e40 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001b0c:	2305      	movs	r3, #5
 8001b0e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x10;
 8001b10:	2310      	movs	r3, #16
 8001b12:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8001b14:	2321      	movs	r3, #33	; 0x21
 8001b16:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4810      	ldr	r0, [pc, #64]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001b20:	f003 fa16 	bl	8004f50 <HAL_RTC_SetDate>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8001b2a:	f000 f989 	bl	8001e40 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	480b      	ldr	r0, [pc, #44]	; (8001b60 <MX_RTC_Init+0xe0>)
 8001b34:	f003 fb93 	bl	800525e <HAL_RTCEx_SetWakeUpTimer>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001b3e:	f000 f97f 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001b42:	4808      	ldr	r0, [pc, #32]	; (8001b64 <MX_RTC_Init+0xe4>)
 8001b44:	f7ff fea9 	bl	800189a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4806      	ldr	r0, [pc, #24]	; (8001b64 <MX_RTC_Init+0xe4>)
 8001b4c:	f7ff feb5 	bl	80018ba <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001b50:	4804      	ldr	r0, [pc, #16]	; (8001b64 <MX_RTC_Init+0xe4>)
 8001b52:	f7ff fe95 	bl	8001880 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 8001b56:	bf00      	nop
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000618 	.word	0x20000618
 8001b64:	40002800 	.word	0x40002800

08001b68 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <MX_SPI1_Init+0x78>)
 8001b70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b72:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b7a:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b82:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001b86:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b96:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b9a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bb4:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001bb6:	2207      	movs	r2, #7
 8001bb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bba:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bc6:	4805      	ldr	r0, [pc, #20]	; (8001bdc <MX_SPI1_Init+0x74>)
 8001bc8:	f003 fc1a 	bl	8005400 <HAL_SPI_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bd2:	f000 f935 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	2000069c 	.word	0x2000069c
 8001be0:	40013000 	.word	0x40013000

08001be4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001be8:	2004      	movs	r0, #4
 8001bea:	f7ff fd8b 	bl	8001704 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bee:	2001      	movs	r0, #1
 8001bf0:	f7ff fd88 	bl	8001704 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bf4:	2002      	movs	r0, #2
 8001bf6:	f7ff fd85 	bl	8001704 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	210f      	movs	r1, #15
 8001bfe:	200e      	movs	r0, #14
 8001c00:	f000 fe15 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001c04:	200e      	movs	r0, #14
 8001c06:	f000 fe2c 	bl	8002862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	210f      	movs	r1, #15
 8001c0e:	203a      	movs	r0, #58	; 0x3a
 8001c10:	f000 fe0d 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8001c14:	203a      	movs	r0, #58	; 0x3a
 8001c16:	f000 fe24 	bl	8002862 <HAL_NVIC_EnableIRQ>

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c34:	2004      	movs	r0, #4
 8001c36:	f7ff fd7e 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f7ff fd7b 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c40:	2002      	movs	r0, #2
 8001c42:	f7ff fd78 	bl	8001736 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c46:	2008      	movs	r0, #8
 8001c48:	f7ff fd75 	bl	8001736 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin|LED3_BR_Pin|LED1_BR_Pin
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f247 0123 	movw	r1, #28707	; 0x7023
 8001c52:	481f      	ldr	r0, [pc, #124]	; (8001cd0 <MX_GPIO_Init+0xb0>)
 8001c54:	f001 f926 	bl	8002ea4 <HAL_GPIO_WritePin>
                          |LED2_BR_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_SW1_Pin */
  GPIO_InitStruct.Pin = BUTTON_SW1_Pin;
 8001c58:	2310      	movs	r3, #16
 8001c5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c5c:	4b1d      	ldr	r3, [pc, #116]	; (8001cd4 <MX_GPIO_Init+0xb4>)
 8001c5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c60:	2301      	movs	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUTTON_SW1_GPIO_Port, &GPIO_InitStruct);
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	481b      	ldr	r0, [pc, #108]	; (8001cd8 <MX_GPIO_Init+0xb8>)
 8001c6a:	f000 ffab 	bl	8002bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin LED3_BR_Pin LED1_BR_Pin
                           LED2_BR_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin|LED3_BR_Pin|LED1_BR_Pin
 8001c6e:	f247 0323 	movw	r3, #28707	; 0x7023
 8001c72:	607b      	str	r3, [r7, #4]
                          |LED2_BR_Pin|LED_BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4812      	ldr	r0, [pc, #72]	; (8001cd0 <MX_GPIO_Init+0xb0>)
 8001c86:	f000 ff9d 	bl	8002bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_BR_Pin */
  GPIO_InitStruct.Pin = SW1_BR_Pin;
 8001c8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c90:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <MX_GPIO_Init+0xb4>)
 8001c92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c94:	2301      	movs	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(SW1_BR_GPIO_Port, &GPIO_InitStruct);
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480e      	ldr	r0, [pc, #56]	; (8001cd8 <MX_GPIO_Init+0xb8>)
 8001c9e:	f000 ff91 	bl	8002bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_SW2_Pin */
  GPIO_InitStruct.Pin = BUTTON_SW2_Pin;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <MX_GPIO_Init+0xb4>)
 8001ca8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUTTON_SW2_GPIO_Port, &GPIO_InitStruct);
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	480a      	ldr	r0, [pc, #40]	; (8001cdc <MX_GPIO_Init+0xbc>)
 8001cb4:	f000 ff86 	bl	8002bc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2100      	movs	r1, #0
 8001cbc:	2006      	movs	r0, #6
 8001cbe:	f000 fdb6 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001cc2:	2006      	movs	r0, #6
 8001cc4:	f000 fdcd 	bl	8002862 <HAL_NVIC_EnableIRQ>

}
 8001cc8:	bf00      	nop
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	48000400 	.word	0x48000400
 8001cd4:	10210000 	.word	0x10210000
 8001cd8:	48000800 	.word	0x48000800
 8001cdc:	48000c00 	.word	0x48000c00

08001ce0 <EXTI0_IRQHandler_Config>:
  * @brief  Configures EXTI line 0 (connected to PD.0 pin) in interrupt mode
  * @param  None
  * @retval None
  */
static void EXTI0_IRQHandler_Config(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;


  /* Enable GPIOC clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce6:	2008      	movs	r0, #8
 8001ce8:	f7ff fd25 	bl	8001736 <LL_AHB2_GRP1_EnableClock>

  /* Configure PD.0 pin as input floating */
  GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 8001cec:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <EXTI0_IRQHandler_Config+0x3c>)
 8001cee:	60bb      	str	r3, [r7, #8]

  GPIO_InitStructure.Pull = GPIO_PULLUP;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = GPIO_PIN_0;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001cf8:	1d3b      	adds	r3, r7, #4
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4808      	ldr	r0, [pc, #32]	; (8001d20 <EXTI0_IRQHandler_Config+0x40>)
 8001cfe:	f000 ff61 	bl	8002bc4 <HAL_GPIO_Init>


  /* Enable and set line 0 Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2102      	movs	r1, #2
 8001d06:	2006      	movs	r0, #6
 8001d08:	f000 fd91 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d0c:	2006      	movs	r0, #6
 8001d0e:	f000 fda8 	bl	8002862 <HAL_NVIC_EnableIRQ>
}
 8001d12:	bf00      	nop
 8001d14:	3718      	adds	r7, #24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	10210000 	.word	0x10210000
 8001d20:	48000c00 	.word	0x48000c00

08001d24 <PeriphClock_Config>:


void PeriphClock_Config(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8001d28:	bf00      	nop
}
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <Config_HSE>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/

static void Config_HSE(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f005 f871 	bl	8006e20 <OTP_Read>
 8001d3e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	799b      	ldrb	r3, [r3, #6]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fc5e 	bl	800160c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
}  
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <Reset_Device>:


static void Reset_Device( void )
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
	Reset_BackupDomain();
 8001d5e:	f000 f827 	bl	8001db0 <Reset_BackupDomain>

	Reset_IPCC();
 8001d62:	f000 f803 	bl	8001d6c <Reset_IPCC>
#endif

	return;
 8001d66:	bf00      	nop
}
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <Reset_IPCC>:

static void Reset_IPCC( void )
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 8001d70:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001d74:	f7ff fcf8 	bl	8001768 <LL_AHB3_GRP1_EnableClock>

	LL_C1_IPCC_ClearFlag_CHx(
 8001d78:	213f      	movs	r1, #63	; 0x3f
 8001d7a:	480c      	ldr	r0, [pc, #48]	; (8001dac <Reset_IPCC+0x40>)
 8001d7c:	f7ff fd53 	bl	8001826 <LL_C1_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_ClearFlag_CHx(
 8001d80:	213f      	movs	r1, #63	; 0x3f
 8001d82:	480a      	ldr	r0, [pc, #40]	; (8001dac <Reset_IPCC+0x40>)
 8001d84:	f7ff fd5d 	bl	8001842 <LL_C2_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableTransmitChannel(
 8001d88:	213f      	movs	r1, #63	; 0x3f
 8001d8a:	4808      	ldr	r0, [pc, #32]	; (8001dac <Reset_IPCC+0x40>)
 8001d8c:	f7ff fd05 	bl	800179a <LL_C1_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableTransmitChannel(
 8001d90:	213f      	movs	r1, #63	; 0x3f
 8001d92:	4806      	ldr	r0, [pc, #24]	; (8001dac <Reset_IPCC+0x40>)
 8001d94:	f7ff fd24 	bl	80017e0 <LL_C2_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableReceiveChannel(
 8001d98:	213f      	movs	r1, #63	; 0x3f
 8001d9a:	4804      	ldr	r0, [pc, #16]	; (8001dac <Reset_IPCC+0x40>)
 8001d9c:	f7ff fd0f 	bl	80017be <LL_C1_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableReceiveChannel(
 8001da0:	213f      	movs	r1, #63	; 0x3f
 8001da2:	4802      	ldr	r0, [pc, #8]	; (8001dac <Reset_IPCC+0x40>)
 8001da4:	f7ff fd2e 	bl	8001804 <LL_C2_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	return;
 8001da8:	bf00      	nop
}
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	58000c00 	.word	0x58000c00

08001db0 <Reset_BackupDomain>:

static void Reset_BackupDomain( void )
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
	if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001db4:	f7ff fc80 	bl	80016b8 <LL_RCC_IsActiveFlag_PINRST>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00d      	beq.n	8001dda <Reset_BackupDomain+0x2a>
 8001dbe:	f7ff fc8e 	bl	80016de <LL_RCC_IsActiveFlag_SFTRST>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d108      	bne.n	8001dda <Reset_BackupDomain+0x2a>
	{
		HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8001dc8:	f001 f960 	bl	800308c <HAL_PWR_EnableBkUpAccess>

		/**
		 *  Write twice the value to flush the APB-AHB bridge
		 *  This bit shall be written in the register before writing the next one
		 */
		HAL_PWR_EnableBkUpAccess();
 8001dcc:	f001 f95e 	bl	800308c <HAL_PWR_EnableBkUpAccess>

		__HAL_RCC_BACKUPRESET_FORCE();
 8001dd0:	f7ff fc50 	bl	8001674 <LL_RCC_ForceBackupDomainReset>
		__HAL_RCC_BACKUPRESET_RELEASE();
 8001dd4:	f7ff fc5f 	bl	8001696 <LL_RCC_ReleaseBackupDomainReset>
	}

	return;
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
}
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <Init_Exti>:

static void Init_Exti( void )
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  /**< Disable all wakeup interrupt on CPU1  except IPCC(36), HSEM(38) */
  LL_EXTI_DisableIT_0_31(~0);
 8001de2:	f04f 30ff 	mov.w	r0, #4294967295
 8001de6:	f7ff fbe5 	bl	80015b4 <LL_EXTI_DisableIT_0_31>
  LL_EXTI_DisableIT_32_63( (~0) & (~(LL_EXTI_LINE_36 | LL_EXTI_LINE_38)) );
 8001dea:	f06f 0050 	mvn.w	r0, #80	; 0x50
 8001dee:	f7ff fbf7 	bl	80015e0 <LL_EXTI_DisableIT_32_63>

  return;
 8001df2:	bf00      	nop
}
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b084      	sub	sp, #16
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfe:	f000 fbab 	bl	8002558 <HAL_GetTick>
 8001e02:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0e:	d00a      	beq.n	8001e26 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001e10:	f000 fbba 	bl	8002588 <HAL_GetTickFreq>
 8001e14:	4603      	mov	r3, r0
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1e:	e002      	b.n	8001e26 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001e20:	f7ff fd1e 	bl	8001860 <LL_LPM_EnableSleep>
     */
  #if defined ( __CC_ARM)
    __force_stores();
  #endif

    __WFI( );
 8001e24:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001e26:	f000 fb97 	bl	8002558 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d8f4      	bhi.n	8001e20 <HAL_Delay+0x2a>
  }
}
 8001e36:	bf00      	nop
 8001e38:	bf00      	nop
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
 
  /* USER CODE END Error_Handler_Debug */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <LL_RCC_SetRTCClockSource>:
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8001e56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <LL_RCC_EnableRTC>:
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <LL_AHB2_GRP1_EnableClock>:
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ea4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001eaa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
}
 8001ec2:	bf00      	nop
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_AHB3_GRP1_EnableClock>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001edc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_APB1_GRP1_EnableClock>:
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f0c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_APB2_GRP1_EnableClock>:
{
 8001f32:	b480      	push	{r7}
 8001f34:	b085      	sub	sp, #20
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f40:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f4e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4013      	ands	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f56:	68fb      	ldr	r3, [r7, #12]
}
 8001f58:	bf00      	nop
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001f68:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001f6c:	f7ff ffaf 	bl	8001ece <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	202e      	movs	r0, #46	; 0x2e
 8001f76:	f000 fc5a 	bl	800282e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8001f7a:	202e      	movs	r0, #46	; 0x2e
 8001f7c:	f000 fc71 	bl	8002862 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0d      	ldr	r2, [pc, #52]	; (8001fc8 <HAL_IPCC_MspInit+0x44>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d113      	bne.n	8001fbe <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001f96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001f9a:	f7ff ff98 	bl	8001ece <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	202c      	movs	r0, #44	; 0x2c
 8001fa4:	f000 fc43 	bl	800282e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001fa8:	202c      	movs	r0, #44	; 0x2c
 8001faa:	f000 fc5a 	bl	8002862 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	202d      	movs	r0, #45	; 0x2d
 8001fb4:	f000 fc3b 	bl	800282e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001fb8:	202d      	movs	r0, #45	; 0x2d
 8001fba:	f000 fc52 	bl	8002862 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	58000c00 	.word	0x58000c00

08001fcc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a0b      	ldr	r2, [pc, #44]	; (8002008 <HAL_RTC_MspInit+0x3c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d110      	bne.n	8002000 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8001fde:	f001 f855 	bl	800308c <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8001fe2:	f001 f853 	bl	800308c <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8001fe6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001fea:	f7ff ff30 	bl	8001e4e <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fee:	f7ff ff44 	bl	8001e7a <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001ff2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001ff6:	f7ff ff83 	bl	8001f00 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f003 f9ca 	bl	8005394 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40002800 	.word	0x40002800

0800200c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 030c 	add.w	r3, r7, #12
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0f      	ldr	r2, [pc, #60]	; (8002068 <HAL_SPI_MspInit+0x5c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d117      	bne.n	800205e <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800202e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002032:	f7ff ff7e 	bl	8001f32 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	2001      	movs	r0, #1
 8002038:	f7ff ff30 	bl	8001e9c <LL_AHB2_GRP1_EnableClock>
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800203c:	23f0      	movs	r3, #240	; 0xf0
 800203e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002040:	2302      	movs	r3, #2
 8002042:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002048:	2300      	movs	r3, #0
 800204a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800204c:	2305      	movs	r3, #5
 800204e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	f107 030c 	add.w	r3, r7, #12
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800205a:	f000 fdb3 	bl	8002bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800205e:	bf00      	nop
 8002060:	3720      	adds	r7, #32
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40013000 	.word	0x40013000

0800206c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800207e:	e7fe      	b.n	800207e <HardFault_Handler+0x4>

08002080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <MemManage_Handler+0x4>

08002086 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800208a:	e7fe      	b.n	800208a <BusFault_Handler+0x4>

0800208c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002090:	e7fe      	b.n	8002090 <UsageFault_Handler+0x4>

08002092 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020c0:	f000 fa36 	bl	8002530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020cc:	2001      	movs	r0, #1
 80020ce:	f000 ff1b 	bl	8002f08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80020dc:	4802      	ldr	r0, [pc, #8]	; (80020e8 <DMA1_Channel4_IRQHandler+0x10>)
 80020de:	f000 fcc2 	bl	8002a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	2000063c 	.word	0x2000063c

080020ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020f0:	4802      	ldr	r0, [pc, #8]	; (80020fc <USART1_IRQHandler+0x10>)
 80020f2:	f003 fa29 	bl	8005548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000588 	.word	0x20000588

08002100 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002104:	4802      	ldr	r0, [pc, #8]	; (8002110 <LPUART1_IRQHandler+0x10>)
 8002106:	f003 fa1f 	bl	8005548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000498 	.word	0x20000498

08002114 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002118:	f006 fb2c 	bl	8008774 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}

08002120 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002124:	f006 fb5e 	bl	80087e4 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}

0800212c <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002130:	f000 ff02 	bl	8002f38 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}

08002138 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <DMA2_Channel4_IRQHandler+0x10>)
 800213e:	f000 fc92 	bl	8002a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000528 	.word	0x20000528

0800214c <EXTI4_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW1_EXTI_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8002150:	2010      	movs	r0, #16
 8002152:	f000 fed9 	bl	8002f08 <HAL_GPIO_EXTI_IRQHandler>
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}

0800215a <RTC_WKUP_IRQHandler>:
{
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
}

void RTC_WKUP_IRQHandler(void)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 800215e:	f7fe fe75 	bl	8000e4c <HW_TS_RTC_Wakeup_Handler>
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 800216c:	4b26      	ldr	r3, [pc, #152]	; (8002208 <SystemInit+0xa0>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8002172:	4b25      	ldr	r3, [pc, #148]	; (8002208 <SystemInit+0xa0>)
 8002174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002178:	4a23      	ldr	r2, [pc, #140]	; (8002208 <SystemInit+0xa0>)
 800217a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800217e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002196:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800219a:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800219c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <SystemInit+0xa4>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80021ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021b8:	f023 0305 	bic.w	r3, r3, #5
 80021bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80021c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021cc:	f023 0301 	bic.w	r3, r3, #1
 80021d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80021d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021d8:	4a0d      	ldr	r2, [pc, #52]	; (8002210 <SystemInit+0xa8>)
 80021da:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80021dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e0:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <SystemInit+0xa8>)
 80021e2:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80021e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80021f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f8:	2200      	movs	r2, #0
 80021fa:	619a      	str	r2, [r3, #24]
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	e000ed00 	.word	0xe000ed00
 800220c:	faf6fefb 	.word	0xfaf6fefb
 8002210:	22041000 	.word	0x22041000

08002214 <LL_AHB2_GRP1_EnableClock>:
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002220:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002222:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4313      	orrs	r3, r2
 800222a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800222c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002230:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4013      	ands	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002238:	68fb      	ldr	r3, [r7, #12]
}
 800223a:	bf00      	nop
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]
 800225e:	60da      	str	r2, [r3, #12]
 8002260:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002262:	2002      	movs	r0, #2
 8002264:	f7ff ffd6 	bl	8002214 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	4a12      	ldr	r2, [pc, #72]	; (80022b4 <BSP_LED_Init+0x6c>)
 800226c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002270:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002272:	2301      	movs	r3, #1
 8002274:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	4a0d      	ldr	r2, [pc, #52]	; (80022b8 <BSP_LED_Init+0x70>)
 8002282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002286:	f107 020c 	add.w	r2, r7, #12
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fc99 	bl	8002bc4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	4a08      	ldr	r2, [pc, #32]	; (80022b8 <BSP_LED_Init+0x70>)
 8002296:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <BSP_LED_Init+0x6c>)
 800229e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022a2:	2200      	movs	r2, #0
 80022a4:	4619      	mov	r1, r3
 80022a6:	f000 fdfd 	bl	8002ea4 <HAL_GPIO_WritePin>
}
 80022aa:	bf00      	nop
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	0800a7ac 	.word	0x0800a7ac
 80022b8:	2000000c 	.word	0x2000000c

080022bc <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	4a07      	ldr	r2, [pc, #28]	; (80022e8 <BSP_LED_On+0x2c>)
 80022ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	4a06      	ldr	r2, [pc, #24]	; (80022ec <BSP_LED_On+0x30>)
 80022d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022d6:	2201      	movs	r2, #1
 80022d8:	4619      	mov	r1, r3
 80022da:	f000 fde3 	bl	8002ea4 <HAL_GPIO_WritePin>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2000000c 	.word	0x2000000c
 80022ec:	0800a7ac 	.word	0x0800a7ac

080022f0 <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	4a07      	ldr	r2, [pc, #28]	; (800231c <BSP_LED_Off+0x2c>)
 80022fe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	4a06      	ldr	r2, [pc, #24]	; (8002320 <BSP_LED_Off+0x30>)
 8002306:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800230a:	2200      	movs	r2, #0
 800230c:	4619      	mov	r1, r3
 800230e:	f000 fdc9 	bl	8002ea4 <HAL_GPIO_WritePin>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	2000000c 	.word	0x2000000c
 8002320:	0800a7ac 	.word	0x0800a7ac

08002324 <BSP_LED_Toggle>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	4a07      	ldr	r2, [pc, #28]	; (8002350 <BSP_LED_Toggle+0x2c>)
 8002332:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	4906      	ldr	r1, [pc, #24]	; (8002354 <BSP_LED_Toggle+0x30>)
 800233a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800233e:	4619      	mov	r1, r3
 8002340:	4610      	mov	r0, r2
 8002342:	f000 fdc7 	bl	8002ed4 <HAL_GPIO_TogglePin>
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	2000000c 	.word	0x2000000c
 8002354:	0800a7ac 	.word	0x0800a7ac

08002358 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	460a      	mov	r2, r1
 8002362:	71fb      	strb	r3, [r7, #7]
 8002364:	4613      	mov	r3, r2
 8002366:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d103      	bne.n	8002386 <BSP_PB_Init+0x2e>
 800237e:	2004      	movs	r0, #4
 8002380:	f7ff ff48 	bl	8002214 <LL_AHB2_GRP1_EnableClock>
 8002384:	e00c      	b.n	80023a0 <BSP_PB_Init+0x48>
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d103      	bne.n	8002394 <BSP_PB_Init+0x3c>
 800238c:	2008      	movs	r0, #8
 800238e:	f7ff ff41 	bl	8002214 <LL_AHB2_GRP1_EnableClock>
 8002392:	e005      	b.n	80023a0 <BSP_PB_Init+0x48>
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	2b02      	cmp	r3, #2
 8002398:	d102      	bne.n	80023a0 <BSP_PB_Init+0x48>
 800239a:	2008      	movs	r0, #8
 800239c:	f7ff ff3a 	bl	8002214 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80023a0:	79bb      	ldrb	r3, [r7, #6]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d117      	bne.n	80023d6 <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	4a20      	ldr	r2, [pc, #128]	; (800242c <BSP_PB_Init+0xd4>)
 80023aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023ae:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 80023b0:	2300      	movs	r3, #0
 80023b2:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 80023b4:	2301      	movs	r3, #1
 80023b6:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023b8:	2302      	movs	r3, #2
 80023ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <BSP_PB_Init+0xd8>)
 80023c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c4:	f107 020c 	add.w	r2, r7, #12
 80023c8:	4611      	mov	r1, r2
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 fbfa 	bl	8002bc4 <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 80023d0:	2001      	movs	r0, #1
 80023d2:	f7ff fd10 	bl	8001df6 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d122      	bne.n	8002422 <BSP_PB_Init+0xca>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	4a13      	ldr	r2, [pc, #76]	; (800242c <BSP_PB_Init+0xd4>)
 80023e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023e4:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 80023e6:	2301      	movs	r3, #1
 80023e8:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 80023ea:	4b12      	ldr	r3, [pc, #72]	; (8002434 <BSP_PB_Init+0xdc>)
 80023ec:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	4a0f      	ldr	r2, [pc, #60]	; (8002430 <BSP_PB_Init+0xd8>)
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	f107 020c 	add.w	r2, r7, #12
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 fbe1 	bl	8002bc4 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <BSP_PB_Init+0xe0>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	b25b      	sxtb	r3, r3
 800240a:	2200      	movs	r2, #0
 800240c:	210f      	movs	r1, #15
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fa0d 	bl	800282e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	4a08      	ldr	r2, [pc, #32]	; (8002438 <BSP_PB_Init+0xe0>)
 8002418:	5cd3      	ldrb	r3, [r2, r3]
 800241a:	b25b      	sxtb	r3, r3
 800241c:	4618      	mov	r0, r3
 800241e:	f000 fa20 	bl	8002862 <HAL_NVIC_EnableIRQ>
  }
}
 8002422:	bf00      	nop
 8002424:	3720      	adds	r7, #32
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	0800a7b4 	.word	0x0800a7b4
 8002430:	20000018 	.word	0x20000018
 8002434:	10210000 	.word	0x10210000
 8002438:	0800a7bc 	.word	0x0800a7bc

0800243c <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	4a04      	ldr	r2, [pc, #16]	; (8002458 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	6053      	str	r3, [r2, #4]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e0042000 	.word	0xe0042000

0800245c <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4a04      	ldr	r2, [pc, #16]	; (8002478 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002466:	f043 0302 	orr.w	r3, r3, #2
 800246a:	6053      	str	r3, [r2, #4]
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e0042000 	.word	0xe0042000

0800247c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <HAL_Init+0x3c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <HAL_Init+0x3c>)
 800248c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002490:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002492:	2003      	movs	r0, #3
 8002494:	f000 f9c0 	bl	8002818 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002498:	2000      	movs	r0, #0
 800249a:	f000 f80f 	bl	80024bc <HAL_InitTick>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	71fb      	strb	r3, [r7, #7]
 80024a8:	e001      	b.n	80024ae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024aa:	f7ff fd5b 	bl	8001f64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ae:	79fb      	ldrb	r3, [r7, #7]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	58004000 	.word	0x58004000

080024bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024c4:	2300      	movs	r3, #0
 80024c6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80024c8:	4b17      	ldr	r3, [pc, #92]	; (8002528 <HAL_InitTick+0x6c>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d024      	beq.n	800251a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024d0:	f001 fe90 	bl	80041f4 <HAL_RCC_GetHCLKFreq>
 80024d4:	4602      	mov	r2, r0
 80024d6:	4b14      	ldr	r3, [pc, #80]	; (8002528 <HAL_InitTick+0x6c>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	4619      	mov	r1, r3
 80024dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e0:	fbb3 f3f1 	udiv	r3, r3, r1
 80024e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e8:	4618      	mov	r0, r3
 80024ea:	f000 f9d6 	bl	800289a <HAL_SYSTICK_Config>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10f      	bne.n	8002514 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b0f      	cmp	r3, #15
 80024f8:	d809      	bhi.n	800250e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024fa:	2200      	movs	r2, #0
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002502:	f000 f994 	bl	800282e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002506:	4a09      	ldr	r2, [pc, #36]	; (800252c <HAL_InitTick+0x70>)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6013      	str	r3, [r2, #0]
 800250c:	e007      	b.n	800251e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	73fb      	strb	r3, [r7, #15]
 8002512:	e004      	b.n	800251e <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
 8002518:	e001      	b.n	800251e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800251e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000028 	.word	0x20000028
 800252c:	20000024 	.word	0x20000024

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x20>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_IncTick+0x24>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <HAL_IncTick+0x24>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	20000028 	.word	0x20000028
 8002554:	20000700 	.word	0x20000700

08002558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return uwTick;
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HAL_GetTick+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000700 	.word	0x20000700

08002570 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002574:	4b03      	ldr	r3, [pc, #12]	; (8002584 <HAL_GetTickPrio+0x14>)
 8002576:	681b      	ldr	r3, [r3, #0]
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	20000024 	.word	0x20000024

08002588 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800258c:	4b03      	ldr	r3, [pc, #12]	; (800259c <HAL_GetTickFreq+0x14>)
 800258e:	781b      	ldrb	r3, [r3, #0]
}
 8002590:	4618      	mov	r0, r3
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	20000028 	.word	0x20000028

080025a0 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80025a4:	f7ff ff4a 	bl	800243c <LL_DBGMCU_EnableDBGSleepMode>
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80025b0:	f7ff ff54 	bl	800245c <LL_DBGMCU_EnableDBGStopMode>
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	; (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db12      	blt.n	8002690 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	f003 021f 	and.w	r2, r3, #31
 8002670:	490a      	ldr	r1, [pc, #40]	; (800269c <__NVIC_DisableIRQ+0x44>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	2001      	movs	r0, #1
 800267a:	fa00 f202 	lsl.w	r2, r0, r2
 800267e:	3320      	adds	r3, #32
 8002680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002684:	f3bf 8f4f 	dsb	sy
}
 8002688:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800268a:	f3bf 8f6f 	isb	sy
}
 800268e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000e100 	.word	0xe000e100

080026a0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	db0c      	blt.n	80026cc <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	f003 021f 	and.w	r2, r3, #31
 80026b8:	4907      	ldr	r1, [pc, #28]	; (80026d8 <__NVIC_SetPendingIRQ+0x38>)
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	2001      	movs	r0, #1
 80026c2:	fa00 f202 	lsl.w	r2, r0, r2
 80026c6:	3340      	adds	r3, #64	; 0x40
 80026c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000e100 	.word	0xe000e100

080026dc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	db0c      	blt.n	8002708 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	f003 021f 	and.w	r2, r3, #31
 80026f4:	4907      	ldr	r1, [pc, #28]	; (8002714 <__NVIC_ClearPendingIRQ+0x38>)
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2001      	movs	r0, #1
 80026fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002702:	3360      	adds	r3, #96	; 0x60
 8002704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000e100 	.word	0xe000e100

08002718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	6039      	str	r1, [r7, #0]
 8002722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002728:	2b00      	cmp	r3, #0
 800272a:	db0a      	blt.n	8002742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	b2da      	uxtb	r2, r3
 8002730:	490c      	ldr	r1, [pc, #48]	; (8002764 <__NVIC_SetPriority+0x4c>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	0112      	lsls	r2, r2, #4
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	440b      	add	r3, r1
 800273c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002740:	e00a      	b.n	8002758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	b2da      	uxtb	r2, r3
 8002746:	4908      	ldr	r1, [pc, #32]	; (8002768 <__NVIC_SetPriority+0x50>)
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	3b04      	subs	r3, #4
 8002750:	0112      	lsls	r2, r2, #4
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	440b      	add	r3, r1
 8002756:	761a      	strb	r2, [r3, #24]
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	e000e100 	.word	0xe000e100
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276c:	b480      	push	{r7}
 800276e:	b089      	sub	sp, #36	; 0x24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	2b04      	cmp	r3, #4
 8002788:	bf28      	it	cs
 800278a:	2304      	movcs	r3, #4
 800278c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3304      	adds	r3, #4
 8002792:	2b06      	cmp	r3, #6
 8002794:	d902      	bls.n	800279c <NVIC_EncodePriority+0x30>
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3b03      	subs	r3, #3
 800279a:	e000      	b.n	800279e <NVIC_EncodePriority+0x32>
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a0:	f04f 32ff 	mov.w	r2, #4294967295
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43da      	mvns	r2, r3
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	401a      	ands	r2, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b4:	f04f 31ff 	mov.w	r1, #4294967295
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43d9      	mvns	r1, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c4:	4313      	orrs	r3, r2
         );
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3724      	adds	r7, #36	; 0x24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e4:	d301      	bcc.n	80027ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e6:	2301      	movs	r3, #1
 80027e8:	e00f      	b.n	800280a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <SysTick_Config+0x40>)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027f2:	210f      	movs	r1, #15
 80027f4:	f04f 30ff 	mov.w	r0, #4294967295
 80027f8:	f7ff ff8e 	bl	8002718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <SysTick_Config+0x40>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002802:	4b04      	ldr	r3, [pc, #16]	; (8002814 <SysTick_Config+0x40>)
 8002804:	2207      	movs	r2, #7
 8002806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	e000e010 	.word	0xe000e010

08002818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff fec9 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b086      	sub	sp, #24
 8002832:	af00      	add	r7, sp, #0
 8002834:	4603      	mov	r3, r0
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
 800283a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800283c:	f7ff fee0 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002840:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	6978      	ldr	r0, [r7, #20]
 8002848:	f7ff ff90 	bl	800276c <NVIC_EncodePriority>
 800284c:	4602      	mov	r2, r0
 800284e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff5f 	bl	8002718 <__NVIC_SetPriority>
}
 800285a:	bf00      	nop
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	4603      	mov	r3, r0
 800286a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800286c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fed3 	bl	800261c <__NVIC_EnableIRQ>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	4603      	mov	r3, r0
 8002886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff fee3 	bl	8002658 <__NVIC_DisableIRQ>
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff ff96 	bl	80027d4 <SysTick_Config>
 80028a8:	4603      	mov	r3, r0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b082      	sub	sp, #8
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	4603      	mov	r3, r0
 80028ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80028bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff feed 	bl	80026a0 <__NVIC_SetPendingIRQ>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	4603      	mov	r3, r0
 80028d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80028d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff fefd 	bl	80026dc <__NVIC_ClearPendingIRQ>
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e04f      	b.n	800299c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d008      	beq.n	800291a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2204      	movs	r2, #4
 800290c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e040      	b.n	800299c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 020e 	bic.w	r2, r2, #14
 8002928:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002938:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294e:	f003 021c 	and.w	r2, r3, #28
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	2101      	movs	r1, #1
 8002958:	fa01 f202 	lsl.w	r2, r1, r2
 800295c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002966:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00c      	beq.n	800298a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800297a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800297e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002988:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d005      	beq.n	80029cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2204      	movs	r2, #4
 80029c4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	73fb      	strb	r3, [r7, #15]
 80029ca:	e047      	b.n	8002a5c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020e 	bic.w	r2, r2, #14
 80029da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a00:	f003 021c 	and.w	r2, r3, #28
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	2101      	movs	r1, #1
 8002a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002a18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00c      	beq.n	8002a3c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002a3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
    }
  }
  return status;
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a82:	f003 031c 	and.w	r3, r3, #28
 8002a86:	2204      	movs	r2, #4
 8002a88:	409a      	lsls	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d026      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x7a>
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d021      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d107      	bne.n	8002aba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0204 	bic.w	r2, r2, #4
 8002ab8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abe:	f003 021c 	and.w	r2, r3, #28
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	2104      	movs	r1, #4
 8002ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8002acc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d071      	beq.n	8002bba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ade:	e06c      	b.n	8002bba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae4:	f003 031c 	and.w	r3, r3, #28
 8002ae8:	2202      	movs	r2, #2
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d02e      	beq.n	8002b52 <HAL_DMA_IRQHandler+0xec>
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d029      	beq.n	8002b52 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 020a 	bic.w	r2, r2, #10
 8002b1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b28:	f003 021c 	and.w	r2, r3, #28
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	2102      	movs	r1, #2
 8002b32:	fa01 f202 	lsl.w	r2, r1, r2
 8002b36:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d038      	beq.n	8002bba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b50:	e033      	b.n	8002bba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f003 031c 	and.w	r3, r3, #28
 8002b5a:	2208      	movs	r2, #8
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4013      	ands	r3, r2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d02a      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x156>
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	f003 0308 	and.w	r3, r3, #8
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d025      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 020e 	bic.w	r2, r2, #14
 8002b7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b84:	f003 021c 	and.w	r2, r3, #28
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d004      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002bba:	bf00      	nop
 8002bbc:	bf00      	nop
}
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b087      	sub	sp, #28
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bd2:	e14c      	b.n	8002e6e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2101      	movs	r1, #1
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002be0:	4013      	ands	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f000 813e 	beq.w	8002e68 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d00b      	beq.n	8002c0c <HAL_GPIO_Init+0x48>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d007      	beq.n	8002c0c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c00:	2b11      	cmp	r3, #17
 8002c02:	d003      	beq.n	8002c0c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b12      	cmp	r3, #18
 8002c0a:	d130      	bne.n	8002c6e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	2203      	movs	r2, #3
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c42:	2201      	movs	r2, #1
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	f003 0201 	and.w	r2, r3, #1
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	2203      	movs	r2, #3
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	693a      	ldr	r2, [r7, #16]
 8002c82:	4013      	ands	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0xea>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b12      	cmp	r3, #18
 8002cac:	d123      	bne.n	8002cf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	08da      	lsrs	r2, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3208      	adds	r2, #8
 8002cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	691a      	ldr	r2, [r3, #16]
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	08da      	lsrs	r2, r3, #3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3208      	adds	r2, #8
 8002cf0:	6939      	ldr	r1, [r7, #16]
 8002cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	2203      	movs	r2, #3
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43db      	mvns	r3, r3
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f003 0203 	and.w	r2, r3, #3
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f000 8098 	beq.w	8002e68 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002d38:	4a54      	ldr	r2, [pc, #336]	; (8002e8c <HAL_GPIO_Init+0x2c8>)
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	089b      	lsrs	r3, r3, #2
 8002d3e:	3302      	adds	r3, #2
 8002d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	220f      	movs	r2, #15
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d62:	d019      	beq.n	8002d98 <HAL_GPIO_Init+0x1d4>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a4a      	ldr	r2, [pc, #296]	; (8002e90 <HAL_GPIO_Init+0x2cc>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d013      	beq.n	8002d94 <HAL_GPIO_Init+0x1d0>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a49      	ldr	r2, [pc, #292]	; (8002e94 <HAL_GPIO_Init+0x2d0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00d      	beq.n	8002d90 <HAL_GPIO_Init+0x1cc>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a48      	ldr	r2, [pc, #288]	; (8002e98 <HAL_GPIO_Init+0x2d4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <HAL_GPIO_Init+0x1c8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a47      	ldr	r2, [pc, #284]	; (8002e9c <HAL_GPIO_Init+0x2d8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d101      	bne.n	8002d88 <HAL_GPIO_Init+0x1c4>
 8002d84:	2304      	movs	r3, #4
 8002d86:	e008      	b.n	8002d9a <HAL_GPIO_Init+0x1d6>
 8002d88:	2307      	movs	r3, #7
 8002d8a:	e006      	b.n	8002d9a <HAL_GPIO_Init+0x1d6>
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e004      	b.n	8002d9a <HAL_GPIO_Init+0x1d6>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e002      	b.n	8002d9a <HAL_GPIO_Init+0x1d6>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <HAL_GPIO_Init+0x1d6>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	f002 0203 	and.w	r2, r2, #3
 8002da0:	0092      	lsls	r2, r2, #2
 8002da2:	4093      	lsls	r3, r2
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002daa:	4938      	ldr	r1, [pc, #224]	; (8002e8c <HAL_GPIO_Init+0x2c8>)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	3302      	adds	r3, #2
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002db8:	4b39      	ldr	r3, [pc, #228]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dde:	4a30      	ldr	r2, [pc, #192]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8002de6:	4b2e      	ldr	r3, [pc, #184]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002de8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	43db      	mvns	r3, r3
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4013      	ands	r3, r2
 8002df6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e0c:	4a24      	ldr	r2, [pc, #144]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e14:	4b22      	ldr	r3, [pc, #136]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4013      	ands	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e38:	4a19      	ldr	r2, [pc, #100]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002e3e:	4b18      	ldr	r3, [pc, #96]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e62:	4a0f      	ldr	r2, [pc, #60]	; (8002ea0 <HAL_GPIO_Init+0x2dc>)
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	fa22 f303 	lsr.w	r3, r2, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f47f aeab 	bne.w	8002bd4 <HAL_GPIO_Init+0x10>
  }
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	371c      	adds	r7, #28
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	48000400 	.word	0x48000400
 8002e94:	48000800 	.word	0x48000800
 8002e98:	48000c00 	.word	0x48000c00
 8002e9c:	48001000 	.word	0x48001000
 8002ea0:	58000800 	.word	0x58000800

08002ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eb4:	787b      	ldrb	r3, [r7, #1]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ec0:	e002      	b.n	8002ec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ec2:	887a      	ldrh	r2, [r7, #2]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ee6:	887a      	ldrh	r2, [r7, #2]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4013      	ands	r3, r2
 8002eec:	041a      	lsls	r2, r3, #16
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	43d9      	mvns	r1, r3
 8002ef2:	887b      	ldrh	r3, [r7, #2]
 8002ef4:	400b      	ands	r3, r1
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	619a      	str	r2, [r3, #24]
}
 8002efc:	bf00      	nop
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f12:	4b08      	ldr	r3, [pc, #32]	; (8002f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d006      	beq.n	8002f2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f1e:	4a05      	ldr	r2, [pc, #20]	; (8002f34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f20:	88fb      	ldrh	r3, [r7, #6]
 8002f22:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f24:	88fb      	ldrh	r3, [r7, #6]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd fbe0 	bl	80006ec <HAL_GPIO_EXTI_Callback>
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	58000800 	.word	0x58000800

08002f38 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <HAL_HSEM_IRQHandler+0x30>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <HAL_HSEM_IRQHandler+0x30>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	4906      	ldr	r1, [pc, #24]	; (8002f68 <HAL_HSEM_IRQHandler+0x30>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002f52:	4a05      	ldr	r2, [pc, #20]	; (8002f68 <HAL_HSEM_IRQHandler+0x30>)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 f807 	bl	8002f6c <HAL_HSEM_FreeCallback>
}
 8002f5e:	bf00      	nop
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	58001500 	.word	0x58001500

08002f6c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01e      	beq.n	8002fd0 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8002f92:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <HAL_IPCC_Init+0x60>)
 8002f94:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d102      	bne.n	8002fa8 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fe ffee 	bl	8001f84 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002fa8:	68b8      	ldr	r0, [r7, #8]
 8002faa:	f000 f85b 	bl	8003064 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f82c 	bl	8003018 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002fce:	e001      	b.n	8002fd4 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	58000c00 	.word	0x58000c00

08002fe4 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b085      	sub	sp, #20
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	4613      	mov	r3, r2
 800300a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800300c:	bf00      	nop
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	e00f      	b.n	8003046 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	4a0b      	ldr	r2, [pc, #44]	; (800305c <IPCC_SetDefaultCallbacks+0x44>)
 8003030:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3306      	adds	r3, #6
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	4a08      	ldr	r2, [pc, #32]	; (8003060 <IPCC_SetDefaultCallbacks+0x48>)
 800303e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3301      	adds	r3, #1
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b05      	cmp	r3, #5
 800304a:	d9ec      	bls.n	8003026 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	08002fe5 	.word	0x08002fe5
 8003060:	08002fff 	.word	0x08002fff

08003064 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8003078:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	223f      	movs	r2, #63	; 0x3f
 800307e:	609a      	str	r2, [r3, #8]
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003090:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a04      	ldr	r2, [pc, #16]	; (80030a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003096:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800309a:	6013      	str	r3, [r2, #0]
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	58000400 	.word	0x58000400

080030ac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	58000400 	.word	0x58000400

080030c8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80030cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030da:	d101      	bne.n	80030e0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80030dc:	2301      	movs	r3, #1
 80030de:	e000      	b.n	80030e2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <LL_RCC_HSE_Enable>:
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80030f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <LL_RCC_HSE_Disable>:
{
 800310a:	b480      	push	{r7}
 800310c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800310e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800311c:	6013      	str	r3, [r2, #0]
}
 800311e:	bf00      	nop
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <LL_RCC_HSE_IsReady>:
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003136:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800313a:	d101      	bne.n	8003140 <LL_RCC_HSE_IsReady+0x18>
 800313c:	2301      	movs	r3, #1
 800313e:	e000      	b.n	8003142 <LL_RCC_HSE_IsReady+0x1a>
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <LL_RCC_HSI_Enable>:
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800315a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800315e:	6013      	str	r3, [r2, #0]
}
 8003160:	bf00      	nop
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <LL_RCC_HSI_Disable>:
{
 800316a:	b480      	push	{r7}
 800316c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800316e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003178:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800317c:	6013      	str	r3, [r2, #0]
}
 800317e:	bf00      	nop
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <LL_RCC_HSI_IsReady>:
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800318c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800319a:	d101      	bne.n	80031a0 <LL_RCC_HSI_IsReady+0x18>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <LL_RCC_HSI_IsReady+0x1a>
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <LL_RCC_HSI_SetCalibTrimming>:
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80031b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	061b      	lsls	r3, r3, #24
 80031c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031c6:	4313      	orrs	r3, r2
 80031c8:	604b      	str	r3, [r1, #4]
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <LL_RCC_HSI48_Enable>:
{
 80031d6:	b480      	push	{r7}
 80031d8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80031da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <LL_RCC_HSI48_Disable>:
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80031fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003200:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <LL_RCC_HSI48_IsReady>:
{
 800321a:	b480      	push	{r7}
 800321c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800321e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003222:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b02      	cmp	r3, #2
 800322c:	d101      	bne.n	8003232 <LL_RCC_HSI48_IsReady+0x18>
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <LL_RCC_HSI48_IsReady+0x1a>
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_RCC_LSE_Enable>:
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003256:	bf00      	nop
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <LL_RCC_LSE_Disable>:
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003270:	f023 0301 	bic.w	r3, r3, #1
 8003274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003278:	bf00      	nop
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_RCC_LSE_EnableBypass>:
{
 8003282:	b480      	push	{r7}
 8003284:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003286:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800328a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003292:	f043 0304 	orr.w	r3, r3, #4
 8003296:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800329a:	bf00      	nop
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <LL_RCC_LSE_DisableBypass>:
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80032a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032b4:	f023 0304 	bic.w	r3, r3, #4
 80032b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <LL_RCC_LSE_IsReady>:
{
 80032c6:	b480      	push	{r7}
 80032c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80032ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d101      	bne.n	80032de <LL_RCC_LSE_IsReady+0x18>
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <LL_RCC_LSE_IsReady+0x1a>
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <LL_RCC_LSI1_Enable>:
{
 80032ea:	b480      	push	{r7}
 80032ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80032ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032fa:	f043 0301 	orr.w	r3, r3, #1
 80032fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003302:	bf00      	nop
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_RCC_LSI1_Disable>:
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003310:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003314:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003318:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <LL_RCC_LSI1_IsReady>:
{
 800332e:	b480      	push	{r7}
 8003330:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003336:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b02      	cmp	r3, #2
 8003340:	d101      	bne.n	8003346 <LL_RCC_LSI1_IsReady+0x18>
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <LL_RCC_LSI1_IsReady+0x1a>
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <LL_RCC_LSI2_Enable>:
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800335a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800335e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003362:	f043 0304 	orr.w	r3, r3, #4
 8003366:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <LL_RCC_LSI2_Disable>:
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800337c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003380:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003384:	f023 0304 	bic.w	r3, r3, #4
 8003388:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800338c:	bf00      	nop
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <LL_RCC_LSI2_IsReady>:
{
 8003396:	b480      	push	{r7}
 8003398:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800339a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800339e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b08      	cmp	r3, #8
 80033a8:	d101      	bne.n	80033ae <LL_RCC_LSI2_IsReady+0x18>
 80033aa:	2301      	movs	r3, #1
 80033ac:	e000      	b.n	80033b0 <LL_RCC_LSI2_IsReady+0x1a>
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <LL_RCC_LSI2_SetTrimming>:
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80033c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <LL_RCC_MSI_Enable>:
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80033ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <LL_RCC_MSI_Disable>:
{
 8003406:	b480      	push	{r7}
 8003408:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800340a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	6013      	str	r3, [r2, #0]
}
 800341a:	bf00      	nop
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <LL_RCC_MSI_IsReady>:
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b02      	cmp	r3, #2
 8003434:	d101      	bne.n	800343a <LL_RCC_MSI_IsReady+0x16>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <LL_RCC_MSI_IsReady+0x18>
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <LL_RCC_MSI_SetRange>:
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800344e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003458:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4313      	orrs	r3, r2
 8003460:	600b      	str	r3, [r1, #0]
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <LL_RCC_MSI_GetRange>:
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2bb0      	cmp	r3, #176	; 0xb0
 8003484:	d901      	bls.n	800348a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8003486:	23b0      	movs	r3, #176	; 0xb0
 8003488:	607b      	str	r3, [r7, #4]
  return msiRange;
 800348a:	687b      	ldr	r3, [r7, #4]
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <LL_RCC_MSI_SetCalibTrimming>:
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80034a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	021b      	lsls	r3, r3, #8
 80034ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <LL_RCC_SetSysClkSource>:
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80034ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 0203 	bic.w	r2, r3, #3
 80034d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <LL_RCC_GetSysClkSource>:
{
 80034ea:	b480      	push	{r7}
 80034ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80034ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 030c 	and.w	r3, r3, #12
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <LL_RCC_SetAHBPrescaler>:
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800350a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003514:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <LL_C2_RCC_SetAHBPrescaler>:
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003536:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800353a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800353e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <LL_RCC_SetAHB4Prescaler>:
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800355e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003562:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003566:	f023 020f 	bic.w	r2, r3, #15
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	091b      	lsrs	r3, r3, #4
 800356e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <LL_RCC_SetAPB1Prescaler>:
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800358c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003596:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4313      	orrs	r3, r2
 800359e:	608b      	str	r3, [r1, #8]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <LL_RCC_SetAPB2Prescaler>:
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80035b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	608b      	str	r3, [r1, #8]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_RCC_GetAHBPrescaler>:
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80035d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <LL_RCC_GetAHB4Prescaler>:
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80035f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035f4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <LL_RCC_PLL_Enable>:
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800360c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800361a:	6013      	str	r3, [r2, #0]
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <LL_RCC_PLL_Disable>:
{
 8003626:	b480      	push	{r7}
 8003628:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800362a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003634:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003638:	6013      	str	r3, [r2, #0]
}
 800363a:	bf00      	nop
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <LL_RCC_PLL_IsReady>:
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003648:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003656:	d101      	bne.n	800365c <LL_RCC_PLL_IsReady+0x18>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <LL_RCC_PLL_IsReady+0x1a>
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <LL_RCC_PLL_GetN>:
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800366c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003678:	4618      	mov	r0, r3
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <LL_RCC_PLL_GetR>:
{
 8003682:	b480      	push	{r7}
 8003684:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8003690:	4618      	mov	r0, r3
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <LL_RCC_PLL_GetDivider>:
{
 800369a:	b480      	push	{r7}
 800369c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800369e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr

080036b2 <LL_RCC_PLL_GetMainSource>:
{
 80036b2:	b480      	push	{r7}
 80036b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80036b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	f003 0303 	and.w	r3, r3, #3
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr

080036ca <LL_RCC_IsActiveFlag_HPRE>:
{
 80036ca:	b480      	push	{r7}
 80036cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80036ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036dc:	d101      	bne.n	80036e2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_RCC_IsActiveFlag_C2HPRE>:
{
 80036ee:	b480      	push	{r7}
 80036f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80036f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80036fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003702:	d101      	bne.n	8003708 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800371c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003728:	d101      	bne.n	800372e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <LL_RCC_IsActiveFlag_PPRE1>:
{
 800373a:	b480      	push	{r7}
 800373c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800373e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003748:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800374c:	d101      	bne.n	8003752 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <LL_RCC_IsActiveFlag_PPRE2>:
{
 800375e:	b480      	push	{r7}
 8003760:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003762:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800376c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003770:	d101      	bne.n	8003776 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
	...

08003784 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003784:	b590      	push	{r4, r7, lr}
 8003786:	b08d      	sub	sp, #52	; 0x34
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e37e      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 8092 	beq.w	80038c8 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037a4:	f7ff fea1 	bl	80034ea <LL_RCC_GetSysClkSource>
 80037a8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037aa:	f7ff ff82 	bl	80036b2 <LL_RCC_PLL_GetMainSource>
 80037ae:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80037b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <HAL_RCC_OscConfig+0x3e>
 80037b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b8:	2b0c      	cmp	r3, #12
 80037ba:	d14c      	bne.n	8003856 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80037bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d149      	bne.n	8003856 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037c2:	f7ff fe2f 	bl	8003424 <LL_RCC_MSI_IsReady>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d005      	beq.n	80037d8 <HAL_RCC_OscConfig+0x54>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e35d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80037dc:	f7ff fe47 	bl	800346e <LL_RCC_MSI_GetRange>
 80037e0:	4603      	mov	r3, r0
 80037e2:	429c      	cmp	r4, r3
 80037e4:	d914      	bls.n	8003810 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fd16 	bl	800421c <RCC_SetFlashLatencyFromMSIRange>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e34c      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fe21 	bl	8003446 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fe45 	bl	8003498 <LL_RCC_MSI_SetCalibTrimming>
 800380e:	e013      	b.n	8003838 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff fe16 	bl	8003446 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fe3a 	bl	8003498 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	4618      	mov	r0, r3
 800382a:	f000 fcf7 	bl	800421c <RCC_SetFlashLatencyFromMSIRange>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e32d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003838:	f000 fcdc 	bl	80041f4 <HAL_RCC_GetHCLKFreq>
 800383c:	4603      	mov	r3, r0
 800383e:	4ab3      	ldr	r2, [pc, #716]	; (8003b0c <HAL_RCC_OscConfig+0x388>)
 8003840:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003842:	4bb3      	ldr	r3, [pc, #716]	; (8003b10 <HAL_RCC_OscConfig+0x38c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe fe38 	bl	80024bc <HAL_InitTick>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d039      	beq.n	80038c6 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e31e      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01e      	beq.n	800389c <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800385e:	f7ff fdc3 	bl	80033e8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003862:	f7fe fe79 	bl	8002558 <HAL_GetTick>
 8003866:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800386a:	f7fe fe75 	bl	8002558 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e30b      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 800387c:	f7ff fdd2 	bl	8003424 <LL_RCC_MSI_IsReady>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f1      	beq.n	800386a <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff fddb 	bl	8003446 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fdff 	bl	8003498 <LL_RCC_MSI_SetCalibTrimming>
 800389a:	e015      	b.n	80038c8 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800389c:	f7ff fdb3 	bl	8003406 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038a0:	f7fe fe5a 	bl	8002558 <HAL_GetTick>
 80038a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038a8:	f7fe fe56 	bl	8002558 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e2ec      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 80038ba:	f7ff fdb3 	bl	8003424 <LL_RCC_MSI_IsReady>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f1      	bne.n	80038a8 <HAL_RCC_OscConfig+0x124>
 80038c4:	e000      	b.n	80038c8 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d04e      	beq.n	8003972 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038d4:	f7ff fe09 	bl	80034ea <LL_RCC_GetSysClkSource>
 80038d8:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038da:	f7ff feea 	bl	80036b2 <LL_RCC_PLL_GetMainSource>
 80038de:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d005      	beq.n	80038f2 <HAL_RCC_OscConfig+0x16e>
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	2b0c      	cmp	r3, #12
 80038ea:	d10d      	bne.n	8003908 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	2b03      	cmp	r3, #3
 80038f0:	d10a      	bne.n	8003908 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f2:	f7ff fc19 	bl	8003128 <LL_RCC_HSE_IsReady>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d039      	beq.n	8003970 <HAL_RCC_OscConfig+0x1ec>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d135      	bne.n	8003970 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e2c5      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003910:	d102      	bne.n	8003918 <HAL_RCC_OscConfig+0x194>
 8003912:	f7ff fbeb 	bl	80030ec <LL_RCC_HSE_Enable>
 8003916:	e001      	b.n	800391c <HAL_RCC_OscConfig+0x198>
 8003918:	f7ff fbf7 	bl	800310a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d012      	beq.n	800394a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7fe fe18 	bl	8002558 <HAL_GetTick>
 8003928:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800392c:	f7fe fe14 	bl	8002558 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b64      	cmp	r3, #100	; 0x64
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e2aa      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 800393e:	f7ff fbf3 	bl	8003128 <LL_RCC_HSE_IsReady>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f1      	beq.n	800392c <HAL_RCC_OscConfig+0x1a8>
 8003948:	e013      	b.n	8003972 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394a:	f7fe fe05 	bl	8002558 <HAL_GetTick>
 800394e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003952:	f7fe fe01 	bl	8002558 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b64      	cmp	r3, #100	; 0x64
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e297      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003964:	f7ff fbe0 	bl	8003128 <LL_RCC_HSE_IsReady>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f1      	bne.n	8003952 <HAL_RCC_OscConfig+0x1ce>
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d051      	beq.n	8003a22 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800397e:	f7ff fdb4 	bl	80034ea <LL_RCC_GetSysClkSource>
 8003982:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003984:	f7ff fe95 	bl	80036b2 <LL_RCC_PLL_GetMainSource>
 8003988:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	2b04      	cmp	r3, #4
 800398e:	d005      	beq.n	800399c <HAL_RCC_OscConfig+0x218>
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	2b0c      	cmp	r3, #12
 8003994:	d113      	bne.n	80039be <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2b02      	cmp	r3, #2
 800399a:	d110      	bne.n	80039be <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800399c:	f7ff fbf4 	bl	8003188 <LL_RCC_HSI_IsReady>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d005      	beq.n	80039b2 <HAL_RCC_OscConfig+0x22e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e270      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff fbf8 	bl	80031ac <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039bc:	e031      	b.n	8003a22 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d019      	beq.n	80039fa <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c6:	f7ff fbc1 	bl	800314c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ca:	f7fe fdc5 	bl	8002558 <HAL_GetTick>
 80039ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80039d0:	e008      	b.n	80039e4 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d2:	f7fe fdc1 	bl	8002558 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d901      	bls.n	80039e4 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e257      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 80039e4:	f7ff fbd0 	bl	8003188 <LL_RCC_HSI_IsReady>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f1      	beq.n	80039d2 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fbda 	bl	80031ac <LL_RCC_HSI_SetCalibTrimming>
 80039f8:	e013      	b.n	8003a22 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039fa:	f7ff fbb6 	bl	800316a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fe:	f7fe fdab 	bl	8002558 <HAL_GetTick>
 8003a02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a06:	f7fe fda7 	bl	8002558 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e23d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003a18:	f7ff fbb6 	bl	8003188 <LL_RCC_HSI_IsReady>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1f1      	bne.n	8003a06 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 80a3 	beq.w	8003b82 <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d076      	beq.n	8003b32 <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d046      	beq.n	8003ade <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8003a50:	f7ff fc6d 	bl	800332e <LL_RCC_LSI1_IsReady>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d113      	bne.n	8003a82 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8003a5a:	f7ff fc46 	bl	80032ea <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a5e:	f7fe fd7b 	bl	8002558 <HAL_GetTick>
 8003a62:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003a66:	f7fe fd77 	bl	8002558 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e20d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003a78:	f7ff fc59 	bl	800332e <LL_RCC_LSI1_IsReady>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f1      	beq.n	8003a66 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8003a82:	f7ff fc66 	bl	8003352 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7fe fd67 	bl	8002558 <HAL_GetTick>
 8003a8a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003a8e:	f7fe fd63 	bl	8002558 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b03      	cmp	r3, #3
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e1f9      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003aa0:	f7ff fc79 	bl	8003396 <LL_RCC_LSI2_IsReady>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0f1      	beq.n	8003a8e <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff fc83 	bl	80033ba <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8003ab4:	f7ff fc2a 	bl	800330c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fd4e 	bl	8002558 <HAL_GetTick>
 8003abc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003ac0:	f7fe fd4a 	bl	8002558 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e1e0      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003ad2:	f7ff fc2c 	bl	800332e <LL_RCC_LSI1_IsReady>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f1      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x33c>
 8003adc:	e051      	b.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8003ade:	f7ff fc04 	bl	80032ea <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae2:	f7fe fd39 	bl	8002558 <HAL_GetTick>
 8003ae6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003aea:	f7fe fd35 	bl	8002558 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e1cb      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003afc:	f7ff fc17 	bl	800332e <LL_RCC_LSI1_IsReady>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f1      	beq.n	8003aea <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003b06:	f7ff fc35 	bl	8003374 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003b0a:	e00c      	b.n	8003b26 <HAL_RCC_OscConfig+0x3a2>
 8003b0c:	20000008 	.word	0x20000008
 8003b10:	20000024 	.word	0x20000024
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003b14:	f7fe fd20 	bl	8002558 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e1b6      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003b26:	f7ff fc36 	bl	8003396 <LL_RCC_LSI2_IsReady>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1f1      	bne.n	8003b14 <HAL_RCC_OscConfig+0x390>
 8003b30:	e027      	b.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8003b32:	f7ff fc1f 	bl	8003374 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b36:	f7fe fd0f 	bl	8002558 <HAL_GetTick>
 8003b3a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003b3e:	f7fe fd0b 	bl	8002558 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b03      	cmp	r3, #3
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e1a1      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003b50:	f7ff fc21 	bl	8003396 <LL_RCC_LSI2_IsReady>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f1      	bne.n	8003b3e <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8003b5a:	f7ff fbd7 	bl	800330c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5e:	f7fe fcfb 	bl	8002558 <HAL_GetTick>
 8003b62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003b66:	f7fe fcf7 	bl	8002558 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e18d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003b78:	f7ff fbd9 	bl	800332e <LL_RCC_LSI1_IsReady>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1f1      	bne.n	8003b66 <HAL_RCC_OscConfig+0x3e2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d05b      	beq.n	8003c46 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b8e:	4bb5      	ldr	r3, [pc, #724]	; (8003e64 <HAL_RCC_OscConfig+0x6e0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d114      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003b9a:	f7ff fa77 	bl	800308c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b9e:	f7fe fcdb 	bl	8002558 <HAL_GetTick>
 8003ba2:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba6:	f7fe fcd7 	bl	8002558 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e16d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bb8:	4baa      	ldr	r3, [pc, #680]	; (8003e64 <HAL_RCC_OscConfig+0x6e0>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d102      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x44e>
 8003bcc:	f7ff fb37 	bl	800323e <LL_RCC_LSE_Enable>
 8003bd0:	e00c      	b.n	8003bec <HAL_RCC_OscConfig+0x468>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b05      	cmp	r3, #5
 8003bd8:	d104      	bne.n	8003be4 <HAL_RCC_OscConfig+0x460>
 8003bda:	f7ff fb52 	bl	8003282 <LL_RCC_LSE_EnableBypass>
 8003bde:	f7ff fb2e 	bl	800323e <LL_RCC_LSE_Enable>
 8003be2:	e003      	b.n	8003bec <HAL_RCC_OscConfig+0x468>
 8003be4:	f7ff fb3c 	bl	8003260 <LL_RCC_LSE_Disable>
 8003be8:	f7ff fb5c 	bl	80032a4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d014      	beq.n	8003c1e <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf4:	f7fe fcb0 	bl	8002558 <HAL_GetTick>
 8003bf8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfc:	f7fe fcac 	bl	8002558 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e140      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003c12:	f7ff fb58 	bl	80032c6 <LL_RCC_LSE_IsReady>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0ef      	beq.n	8003bfc <HAL_RCC_OscConfig+0x478>
 8003c1c:	e013      	b.n	8003c46 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1e:	f7fe fc9b 	bl	8002558 <HAL_GetTick>
 8003c22:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003c24:	e00a      	b.n	8003c3c <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c26:	f7fe fc97 	bl	8002558 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e12b      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003c3c:	f7ff fb43 	bl	80032c6 <LL_RCC_LSE_IsReady>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1ef      	bne.n	8003c26 <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d02c      	beq.n	8003cac <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d014      	beq.n	8003c84 <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c5a:	f7ff fabc 	bl	80031d6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5e:	f7fe fc7b 	bl	8002558 <HAL_GetTick>
 8003c62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c66:	f7fe fc77 	bl	8002558 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e10d      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003c78:	f7ff facf 	bl	800321a <LL_RCC_HSI48_IsReady>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f1      	beq.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
 8003c82:	e013      	b.n	8003cac <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c84:	f7ff fab8 	bl	80031f8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe fc66 	bl	8002558 <HAL_GetTick>
 8003c8c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c90:	f7fe fc62 	bl	8002558 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e0f8      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003ca2:	f7ff faba 	bl	800321a <LL_RCC_HSI48_IsReady>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f1      	bne.n	8003c90 <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80ee 	beq.w	8003e92 <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cb6:	f7ff fc18 	bl	80034ea <LL_RCC_GetSysClkSource>
 8003cba:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	f040 80af 	bne.w	8003e2c <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f003 0203 	and.w	r2, r3, #3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d123      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d11c      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	0a1b      	lsrs	r3, r3, #8
 8003cee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d114      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d10d      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d106      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d05d      	beq.n	8003de0 <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	2b0c      	cmp	r3, #12
 8003d28:	d058      	beq.n	8003ddc <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e0ab      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d3c:	f7ff fc73 	bl	8003626 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d40:	f7fe fc0a 	bl	8002558 <HAL_GetTick>
 8003d44:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d48:	f7fe fc06 	bl	8002558 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e09c      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1ef      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	4b3e      	ldr	r3, [pc, #248]	; (8003e68 <HAL_RCC_OscConfig+0x6e4>)
 8003d70:	4013      	ands	r3, r2
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d7a:	4311      	orrs	r1, r2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d80:	0212      	lsls	r2, r2, #8
 8003d82:	4311      	orrs	r1, r2
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d88:	4311      	orrs	r1, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d8e:	4311      	orrs	r1, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003d94:	430a      	orrs	r2, r1
 8003d96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d9e:	f7ff fc33 	bl	8003608 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db0:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003db2:	f7fe fbd1 	bl	8002558 <HAL_GetTick>
 8003db6:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dba:	f7fe fbcd 	bl	8002558 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e063      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0ef      	beq.n	8003dba <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dda:	e05a      	b.n	8003e92 <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e059      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d151      	bne.n	8003e92 <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003dee:	f7ff fc0b 	bl	8003608 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e00:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e02:	f7fe fba9 	bl	8002558 <HAL_GetTick>
 8003e06:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fe fba5 	bl	8002558 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e03b      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0ef      	beq.n	8003e0a <HAL_RCC_OscConfig+0x686>
 8003e2a:	e032      	b.n	8003e92 <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	2b0c      	cmp	r3, #12
 8003e30:	d02d      	beq.n	8003e8e <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e32:	f7ff fbf8 	bl	8003626 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003e36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e40:	f023 0303 	bic.w	r3, r3, #3
 8003e44:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8003e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e50:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8003e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e58:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5a:	f7fe fb7d 	bl	8002558 <HAL_GetTick>
 8003e5e:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e60:	e00d      	b.n	8003e7e <HAL_RCC_OscConfig+0x6fa>
 8003e62:	bf00      	nop
 8003e64:	58000400 	.word	0x58000400
 8003e68:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6c:	f7fe fb74 	bl	8002558 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e00a      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1ef      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6e8>
 8003e8c:	e001      	b.n	8003e92 <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e000      	b.n	8003e94 <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3734      	adds	r7, #52	; 0x34
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd90      	pop	{r4, r7, pc}

08003e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d101      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e12d      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b98      	ldr	r3, [pc, #608]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d91b      	bls.n	8003ef6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b95      	ldr	r3, [pc, #596]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 0207 	bic.w	r2, r3, #7
 8003ec6:	4993      	ldr	r1, [pc, #588]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ece:	f7fe fb43 	bl	8002558 <HAL_GetTick>
 8003ed2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003ed6:	f7fe fb3f 	bl	8002558 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e111      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee8:	4b8a      	ldr	r3, [pc, #552]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d1ef      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d016      	beq.n	8003f30 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fafb 	bl	8003502 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003f0c:	f7fe fb24 	bl	8002558 <HAL_GetTick>
 8003f10:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f14:	f7fe fb20 	bl	8002558 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e0f2      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003f26:	f7ff fbd0 	bl	80036ca <LL_RCC_IsActiveFlag_HPRE>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0f1      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d016      	beq.n	8003f6a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff faf2 	bl	800352a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003f46:	f7fe fb07 	bl	8002558 <HAL_GetTick>
 8003f4a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f4e:	f7fe fb03 	bl	8002558 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e0d5      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003f60:	f7ff fbc5 	bl	80036ee <LL_RCC_IsActiveFlag_C2HPRE>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0f1      	beq.n	8003f4e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d016      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff faeb 	bl	8003556 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003f80:	f7fe faea 	bl	8002558 <HAL_GetTick>
 8003f84:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f88:	f7fe fae6 	bl	8002558 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e0b8      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003f9a:	f7ff fbbb 	bl	8003714 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0f1      	beq.n	8003f88 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d016      	beq.n	8003fde <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7ff fae5 	bl	8003584 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003fba:	f7fe facd 	bl	8002558 <HAL_GetTick>
 8003fbe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003fc2:	f7fe fac9 	bl	8002558 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e09b      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003fd4:	f7ff fbb1 	bl	800373a <LL_RCC_IsActiveFlag_PPRE1>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f1      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d017      	beq.n	800401a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7ff fadb 	bl	80035ac <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003ff6:	f7fe faaf 	bl	8002558 <HAL_GetTick>
 8003ffa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003ffc:	e008      	b.n	8004010 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003ffe:	f7fe faab 	bl	8002558 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e07d      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004010:	f7ff fba5 	bl	800375e <LL_RCC_IsActiveFlag_PPRE2>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0f1      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d043      	beq.n	80040ae <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b02      	cmp	r3, #2
 800402c:	d106      	bne.n	800403c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800402e:	f7ff f87b 	bl	8003128 <LL_RCC_HSE_IsReady>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d11e      	bne.n	8004076 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e067      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b03      	cmp	r3, #3
 8004042:	d106      	bne.n	8004052 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004044:	f7ff fafe 	bl	8003644 <LL_RCC_PLL_IsReady>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d113      	bne.n	8004076 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e05c      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800405a:	f7ff f9e3 	bl	8003424 <LL_RCC_MSI_IsReady>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d108      	bne.n	8004076 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e051      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004068:	f7ff f88e 	bl	8003188 <LL_RCC_HSI_IsReady>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e04a      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff fa21 	bl	80034c2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004080:	f7fe fa6a 	bl	8002558 <HAL_GetTick>
 8004084:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004086:	e00a      	b.n	800409e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004088:	f7fe fa66 	bl	8002558 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	; 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e036      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409e:	f7ff fa24 	bl	80034ea <LL_RCC_GetSysClkSource>
 80040a2:	4602      	mov	r2, r0
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d1ec      	bne.n	8004088 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040ae:	4b19      	ldr	r3, [pc, #100]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d21b      	bcs.n	80040f4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040bc:	4b15      	ldr	r3, [pc, #84]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 0207 	bic.w	r2, r3, #7
 80040c4:	4913      	ldr	r1, [pc, #76]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040cc:	f7fe fa44 	bl	8002558 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80040d4:	f7fe fa40 	bl	8002558 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e012      	b.n	800410c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <HAL_RCC_ClockConfig+0x278>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	683a      	ldr	r2, [r7, #0]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d1ef      	bne.n	80040d4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80040f4:	f000 f87e 	bl	80041f4 <HAL_RCC_GetHCLKFreq>
 80040f8:	4603      	mov	r3, r0
 80040fa:	4a07      	ldr	r2, [pc, #28]	; (8004118 <HAL_RCC_ClockConfig+0x27c>)
 80040fc:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80040fe:	f7fe fa37 	bl	8002570 <HAL_GetTickPrio>
 8004102:	4603      	mov	r3, r0
 8004104:	4618      	mov	r0, r3
 8004106:	f7fe f9d9 	bl	80024bc <HAL_InitTick>
 800410a:	4603      	mov	r3, r0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	58004000 	.word	0x58004000
 8004118:	20000008 	.word	0x20000008

0800411c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800411c:	b590      	push	{r4, r7, lr}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004122:	f7ff f9e2 	bl	80034ea <LL_RCC_GetSysClkSource>
 8004126:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800412e:	f7ff f99e 	bl	800346e <LL_RCC_MSI_GetRange>
 8004132:	4603      	mov	r3, r0
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	4a2b      	ldr	r2, [pc, #172]	; (80041e8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800413c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	e04b      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b04      	cmp	r3, #4
 8004148:	d102      	bne.n	8004150 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800414a:	4b28      	ldr	r3, [pc, #160]	; (80041ec <HAL_RCC_GetSysClockFreq+0xd0>)
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e045      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b08      	cmp	r3, #8
 8004154:	d10a      	bne.n	800416c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004156:	f7fe ffb7 	bl	80030c8 <LL_RCC_HSE_IsEnabledDiv2>
 800415a:	4603      	mov	r3, r0
 800415c:	2b01      	cmp	r3, #1
 800415e:	d102      	bne.n	8004166 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004160:	4b22      	ldr	r3, [pc, #136]	; (80041ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	e03a      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004166:	4b22      	ldr	r3, [pc, #136]	; (80041f0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	e037      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800416c:	f7ff faa1 	bl	80036b2 <LL_RCC_PLL_GetMainSource>
 8004170:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b02      	cmp	r3, #2
 8004176:	d003      	beq.n	8004180 <HAL_RCC_GetSysClockFreq+0x64>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b03      	cmp	r3, #3
 800417c:	d003      	beq.n	8004186 <HAL_RCC_GetSysClockFreq+0x6a>
 800417e:	e00d      	b.n	800419c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004180:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8004182:	60bb      	str	r3, [r7, #8]
        break;
 8004184:	e015      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004186:	f7fe ff9f 	bl	80030c8 <LL_RCC_HSE_IsEnabledDiv2>
 800418a:	4603      	mov	r3, r0
 800418c:	2b01      	cmp	r3, #1
 800418e:	d102      	bne.n	8004196 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004190:	4b16      	ldr	r3, [pc, #88]	; (80041ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8004192:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004194:	e00d      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004196:	4b16      	ldr	r3, [pc, #88]	; (80041f0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004198:	60bb      	str	r3, [r7, #8]
        break;
 800419a:	e00a      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800419c:	f7ff f967 	bl	800346e <LL_RCC_MSI_GetRange>
 80041a0:	4603      	mov	r3, r0
 80041a2:	091b      	lsrs	r3, r3, #4
 80041a4:	f003 030f 	and.w	r3, r3, #15
 80041a8:	4a0f      	ldr	r2, [pc, #60]	; (80041e8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80041aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ae:	60bb      	str	r3, [r7, #8]
        break;
 80041b0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 80041b2:	f7ff fa59 	bl	8003668 <LL_RCC_PLL_GetN>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	fb03 f402 	mul.w	r4, r3, r2
 80041be:	f7ff fa6c 	bl	800369a <LL_RCC_PLL_GetDivider>
 80041c2:	4603      	mov	r3, r0
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	3301      	adds	r3, #1
 80041c8:	fbb4 f4f3 	udiv	r4, r4, r3
 80041cc:	f7ff fa59 	bl	8003682 <LL_RCC_PLL_GetR>
 80041d0:	4603      	mov	r3, r0
 80041d2:	0f5b      	lsrs	r3, r3, #29
 80041d4:	3301      	adds	r3, #1
 80041d6:	fbb4 f3f3 	udiv	r3, r4, r3
 80041da:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80041dc:	68fb      	ldr	r3, [r7, #12]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd90      	pop	{r4, r7, pc}
 80041e6:	bf00      	nop
 80041e8:	0800a76c 	.word	0x0800a76c
 80041ec:	00f42400 	.word	0x00f42400
 80041f0:	01e84800 	.word	0x01e84800

080041f4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041f4:	b598      	push	{r3, r4, r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80041f8:	f7ff ff90 	bl	800411c <HAL_RCC_GetSysClockFreq>
 80041fc:	4604      	mov	r4, r0
 80041fe:	f7ff f9e9 	bl	80035d4 <LL_RCC_GetAHBPrescaler>
 8004202:	4603      	mov	r3, r0
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	4a03      	ldr	r2, [pc, #12]	; (8004218 <HAL_RCC_GetHCLKFreq+0x24>)
 800420c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004210:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004214:	4618      	mov	r0, r3
 8004216:	bd98      	pop	{r3, r4, r7, pc}
 8004218:	0800a72c 	.word	0x0800a72c

0800421c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800421c:	b590      	push	{r4, r7, lr}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2bb0      	cmp	r3, #176	; 0xb0
 8004228:	d903      	bls.n	8004232 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800422a:	4b15      	ldr	r3, [pc, #84]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800422c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e007      	b.n	8004242 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	091b      	lsrs	r3, r3, #4
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	4a11      	ldr	r2, [pc, #68]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800423c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004240:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004242:	f7ff f9d3 	bl	80035ec <LL_RCC_GetAHB4Prescaler>
 8004246:	4603      	mov	r3, r0
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	4a0d      	ldr	r2, [pc, #52]	; (8004284 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	fbb2 f3f3 	udiv	r3, r2, r3
 800425a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4a0a      	ldr	r2, [pc, #40]	; (8004288 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8004260:	fba2 2303 	umull	r2, r3, r2, r3
 8004264:	0c9c      	lsrs	r4, r3, #18
 8004266:	f7fe ff21 	bl	80030ac <HAL_PWREx_GetVoltageRange>
 800426a:	4603      	mov	r3, r0
 800426c:	4619      	mov	r1, r3
 800426e:	4620      	mov	r0, r4
 8004270:	f000 f80c 	bl	800428c <RCC_SetFlashLatency>
 8004274:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8004276:	4618      	mov	r0, r3
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	bd90      	pop	{r4, r7, pc}
 800427e:	bf00      	nop
 8004280:	0800a76c 	.word	0x0800a76c
 8004284:	0800a72c 	.word	0x0800a72c
 8004288:	431bde83 	.word	0x431bde83

0800428c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800428c:	b590      	push	{r4, r7, lr}
 800428e:	b093      	sub	sp, #76	; 0x4c
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004296:	4b39      	ldr	r3, [pc, #228]	; (800437c <RCC_SetFlashLatency+0xf0>)
 8004298:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800429c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800429e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80042a2:	4a37      	ldr	r2, [pc, #220]	; (8004380 <RCC_SetFlashLatency+0xf4>)
 80042a4:	f107 031c 	add.w	r3, r7, #28
 80042a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80042aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80042ae:	4b35      	ldr	r3, [pc, #212]	; (8004384 <RCC_SetFlashLatency+0xf8>)
 80042b0:	f107 040c 	add.w	r4, r7, #12
 80042b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80042ba:	2300      	movs	r3, #0
 80042bc:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c4:	d11c      	bne.n	8004300 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80042c6:	2300      	movs	r3, #0
 80042c8:	643b      	str	r3, [r7, #64]	; 0x40
 80042ca:	e015      	b.n	80042f8 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80042cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80042d4:	4413      	add	r3, r2
 80042d6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d808      	bhi.n	80042f2 <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80042e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80042e8:	4413      	add	r3, r2
 80042ea:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80042ee:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80042f0:	e022      	b.n	8004338 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80042f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042f4:	3301      	adds	r3, #1
 80042f6:	643b      	str	r3, [r7, #64]	; 0x40
 80042f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042fa:	2b03      	cmp	r3, #3
 80042fc:	d9e6      	bls.n	80042cc <RCC_SetFlashLatency+0x40>
 80042fe:	e01b      	b.n	8004338 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004300:	2300      	movs	r3, #0
 8004302:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004304:	e015      	b.n	8004332 <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800430e:	4413      	add	r3, r2
 8004310:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d808      	bhi.n	800432c <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800431a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004322:	4413      	add	r3, r2
 8004324:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004328:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800432a:	e005      	b.n	8004338 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800432c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800432e:	3301      	adds	r3, #1
 8004330:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004334:	2b02      	cmp	r3, #2
 8004336:	d9e6      	bls.n	8004306 <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004338:	4b13      	ldr	r3, [pc, #76]	; (8004388 <RCC_SetFlashLatency+0xfc>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f023 0207 	bic.w	r2, r3, #7
 8004340:	4911      	ldr	r1, [pc, #68]	; (8004388 <RCC_SetFlashLatency+0xfc>)
 8004342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004344:	4313      	orrs	r3, r2
 8004346:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004348:	f7fe f906 	bl	8002558 <HAL_GetTick>
 800434c:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800434e:	e008      	b.n	8004362 <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004350:	f7fe f902 	bl	8002558 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e007      	b.n	8004372 <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004362:	4b09      	ldr	r3, [pc, #36]	; (8004388 <RCC_SetFlashLatency+0xfc>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800436c:	429a      	cmp	r2, r3
 800436e:	d1ef      	bne.n	8004350 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	374c      	adds	r7, #76	; 0x4c
 8004376:	46bd      	mov	sp, r7
 8004378:	bd90      	pop	{r4, r7, pc}
 800437a:	bf00      	nop
 800437c:	0800a5ac 	.word	0x0800a5ac
 8004380:	0800a5bc 	.word	0x0800a5bc
 8004384:	0800a5c8 	.word	0x0800a5c8
 8004388:	58004000 	.word	0x58004000

0800438c <LL_RCC_LSE_IsEnabled>:
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	2b01      	cmp	r3, #1
 800439e:	d101      	bne.n	80043a4 <LL_RCC_LSE_IsEnabled+0x18>
 80043a0:	2301      	movs	r3, #1
 80043a2:	e000      	b.n	80043a6 <LL_RCC_LSE_IsEnabled+0x1a>
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <LL_RCC_LSE_IsReady>:
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80043b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d101      	bne.n	80043c8 <LL_RCC_LSE_IsReady+0x18>
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <LL_RCC_LSE_IsReady+0x1a>
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <LL_RCC_SetRFWKPClockSource>:
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80043dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80043e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <LL_RCC_SetSMPSClockSource>:
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004408:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	f023 0203 	bic.w	r2, r3, #3
 8004412:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4313      	orrs	r3, r2
 800441a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <LL_RCC_SetSMPSPrescaler>:
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004430:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004436:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800443a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4313      	orrs	r3, r2
 8004442:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <LL_RCC_SetUSARTClockSource>:
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004460:	f023 0203 	bic.w	r2, r3, #3
 8004464:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4313      	orrs	r3, r2
 800446c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <LL_RCC_SetLPUARTClockSource>:
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004484:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004488:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800448c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004490:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <LL_RCC_SetI2CClockSource>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80044b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	091b      	lsrs	r3, r3, #4
 80044bc:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80044c0:	43db      	mvns	r3, r3
 80044c2:	401a      	ands	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80044cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <LL_RCC_SetLPTIMClockSource>:
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80044ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	0c1b      	lsrs	r3, r3, #16
 80044f6:	041b      	lsls	r3, r3, #16
 80044f8:	43db      	mvns	r3, r3
 80044fa:	401a      	ands	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	041b      	lsls	r3, r3, #16
 8004500:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <LL_RCC_SetSAIClockSource>:
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800451e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004526:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800452a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <LL_RCC_SetRNGClockSource>:
{
 8004542:	b480      	push	{r7}
 8004544:	b083      	sub	sp, #12
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800454a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004552:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004556:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <LL_RCC_SetCLK48ClockSource>:
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004582:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <LL_RCC_SetUSBClockSource>:
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b082      	sub	sp, #8
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7ff ffe3 	bl	800456e <LL_RCC_SetCLK48ClockSource>
}
 80045a8:	bf00      	nop
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <LL_RCC_SetADCClockSource>:
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80045b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80045c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <LL_RCC_SetRTCClockSource>:
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80045e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <LL_RCC_GetRTCClockSource>:
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800460c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004614:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004618:	4618      	mov	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <LL_RCC_ForceBackupDomainReset>:
{
 8004622:	b480      	push	{r7}
 8004624:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004626:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800462a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800462e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004632:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800463a:	bf00      	nop
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004648:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800464c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004650:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004654:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004658:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800465c:	bf00      	nop
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <LL_RCC_PLLSAI1_Enable>:
{
 8004666:	b480      	push	{r7}
 8004668:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800466a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004674:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004678:	6013      	str	r3, [r2, #0]
}
 800467a:	bf00      	nop
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <LL_RCC_PLLSAI1_Disable>:
{
 8004684:	b480      	push	{r7}
 8004686:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004688:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004692:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004696:	6013      	str	r3, [r2, #0]
}
 8004698:	bf00      	nop
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <LL_RCC_PLLSAI1_IsReady>:
{
 80046a2:	b480      	push	{r7}
 80046a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80046a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046b4:	d101      	bne.n	80046ba <LL_RCC_PLLSAI1_IsReady+0x18>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <LL_RCC_PLLSAI1_IsReady+0x1a>
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b088      	sub	sp, #32
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80046ce:	2300      	movs	r3, #0
 80046d0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80046d2:	2300      	movs	r3, #0
 80046d4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d034      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046ea:	d021      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80046ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046f0:	d81b      	bhi.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046f6:	d01d      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80046f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046fc:	d815      	bhi.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00b      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004702:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004706:	d110      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8004708:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004716:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8004718:	e00d      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3304      	adds	r3, #4
 800471e:	4618      	mov	r0, r3
 8004720:	f000 f947 	bl	80049b2 <RCCEx_PLLSAI1_ConfigNP>
 8004724:	4603      	mov	r3, r0
 8004726:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004728:	e005      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	77fb      	strb	r3, [r7, #31]
        break;
 800472e:	e002      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004730:	bf00      	nop
 8004732:	e000      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004736:	7ffb      	ldrb	r3, [r7, #31]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d105      	bne.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff fee8 	bl	8004516 <LL_RCC_SetSAIClockSource>
 8004746:	e001      	b.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004748:	7ffb      	ldrb	r3, [r7, #31]
 800474a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004754:	2b00      	cmp	r3, #0
 8004756:	d046      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004758:	f7ff ff56 	bl	8004608 <LL_RCC_GetRTCClockSource>
 800475c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	429a      	cmp	r2, r3
 8004766:	d03c      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004768:	f7fe fc90 	bl	800308c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d105      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff ff30 	bl	80045dc <LL_RCC_SetRTCClockSource>
 800477c:	e02e      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800477e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004786:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004788:	f7ff ff4b 	bl	8004622 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800478c:	f7ff ff5a 	bl	8004644 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	4313      	orrs	r3, r2
 800479c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800479e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80047a8:	f7ff fdf0 	bl	800438c <LL_RCC_LSE_IsEnabled>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d114      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047b2:	f7fd fed1 	bl	8002558 <HAL_GetTick>
 80047b6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80047b8:	e00b      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ba:	f7fd fecd 	bl	8002558 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d902      	bls.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	77fb      	strb	r3, [r7, #31]
              break;
 80047d0:	e004      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80047d2:	f7ff fded 	bl	80043b0 <LL_RCC_LSE_IsReady>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d1ee      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80047dc:	7ffb      	ldrb	r3, [r7, #31]
 80047de:	77bb      	strb	r3, [r7, #30]
 80047e0:	e001      	b.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e2:	7ffb      	ldrb	r3, [r7, #31]
 80047e4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d004      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7ff fe2a 	bl	8004450 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d004      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff fe35 	bl	800447c <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0310 	and.w	r3, r3, #16
 800481a:	2b00      	cmp	r3, #0
 800481c:	d004      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	4618      	mov	r0, r3
 8004824:	f7ff fe5d 	bl	80044e2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004838:	4618      	mov	r0, r3
 800483a:	f7ff fe52 	bl	80044e2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	d004      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	4618      	mov	r0, r3
 8004850:	f7ff fe2a 	bl	80044a8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d004      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004864:	4618      	mov	r0, r3
 8004866:	f7ff fe1f 	bl	80044a8 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004872:	2b00      	cmp	r3, #0
 8004874:	d022      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800487a:	4618      	mov	r0, r3
 800487c:	f7ff fe8d 	bl	800459a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004884:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004888:	d107      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800488a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004894:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004898:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048a2:	d10b      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3304      	adds	r3, #4
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 f8dd 	bl	8004a68 <RCCEx_PLLSAI1_ConfigNQ>
 80048ae:	4603      	mov	r3, r0
 80048b0:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80048b2:	7ffb      	ldrb	r3, [r7, #31]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 80048b8:	7ffb      	ldrb	r3, [r7, #31]
 80048ba:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d02b      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d0:	d008      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048da:	d003      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fe2a 	bl	8004542 <LL_RCC_SetRNGClockSource>
 80048ee:	e00a      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	2000      	movs	r0, #0
 80048fc:	f7ff fe21 	bl	8004542 <LL_RCC_SetRNGClockSource>
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f7ff fe34 	bl	800456e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800490e:	d107      	bne.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800491a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800491e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004928:	2b00      	cmp	r3, #0
 800492a:	d022      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004930:	4618      	mov	r0, r3
 8004932:	f7ff fe3d 	bl	80045b0 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800493e:	d107      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004940:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800494a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800494e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004954:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004958:	d10b      	bne.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3304      	adds	r3, #4
 800495e:	4618      	mov	r0, r3
 8004960:	f000 f8dd 	bl	8004b1e <RCCEx_PLLSAI1_ConfigNR>
 8004964:	4603      	mov	r3, r0
 8004966:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8004968:	7ffb      	ldrb	r3, [r7, #31]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 800496e:	7ffb      	ldrb	r3, [r7, #31]
 8004970:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d004      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff fd26 	bl	80043d4 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d009      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff fd45 	bl	8004428 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff fd2c 	bl	8004400 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 80049a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3720      	adds	r7, #32
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80049be:	f7ff fe61 	bl	8004684 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80049c2:	f7fd fdc9 	bl	8002558 <HAL_GetTick>
 80049c6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80049c8:	e009      	b.n	80049de <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049ca:	f7fd fdc5 	bl	8002558 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d902      	bls.n	80049de <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	73fb      	strb	r3, [r7, #15]
      break;
 80049dc:	e004      	b.n	80049e8 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80049de:	f7ff fe60 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1f0      	bne.n	80049ca <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d137      	bne.n	8004a5e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80049ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	021b      	lsls	r3, r3, #8
 80049fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a02:	4313      	orrs	r3, r2
 8004a04:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8004a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004a1c:	f7ff fe23 	bl	8004666 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a20:	f7fd fd9a 	bl	8002558 <HAL_GetTick>
 8004a24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004a26:	e009      	b.n	8004a3c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a28:	f7fd fd96 	bl	8002558 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d902      	bls.n	8004a3c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	73fb      	strb	r3, [r7, #15]
        break;
 8004a3a:	e004      	b.n	8004a46 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004a3c:	f7ff fe31 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d1f0      	bne.n	8004a28 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d108      	bne.n	8004a5e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004a4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a70:	2300      	movs	r3, #0
 8004a72:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004a74:	f7ff fe06 	bl	8004684 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004a78:	f7fd fd6e 	bl	8002558 <HAL_GetTick>
 8004a7c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004a7e:	e009      	b.n	8004a94 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a80:	f7fd fd6a 	bl	8002558 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d902      	bls.n	8004a94 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	73fb      	strb	r3, [r7, #15]
      break;
 8004a92:	e004      	b.n	8004a9e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004a94:	f7ff fe05 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8004a9e:	7bfb      	ldrb	r3, [r7, #15]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d137      	bne.n	8004b14 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	021b      	lsls	r3, r3, #8
 8004ab4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8004abc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004ad2:	f7ff fdc8 	bl	8004666 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ad6:	f7fd fd3f 	bl	8002558 <HAL_GetTick>
 8004ada:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004adc:	e009      	b.n	8004af2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ade:	f7fd fd3b 	bl	8002558 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d902      	bls.n	8004af2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	73fb      	strb	r3, [r7, #15]
        break;
 8004af0:	e004      	b.n	8004afc <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004af2:	f7ff fdd6 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d1f0      	bne.n	8004ade <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d108      	bne.n	8004b14 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004b02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b10:	4313      	orrs	r3, r2
 8004b12:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004b2a:	f7ff fdab 	bl	8004684 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004b2e:	f7fd fd13 	bl	8002558 <HAL_GetTick>
 8004b32:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b34:	e009      	b.n	8004b4a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b36:	f7fd fd0f 	bl	8002558 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d902      	bls.n	8004b4a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	73fb      	strb	r3, [r7, #15]
      break;
 8004b48:	e004      	b.n	8004b54 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b4a:	f7ff fdaa 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1f0      	bne.n	8004b36 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d137      	bne.n	8004bca <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004b5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b84:	4313      	orrs	r3, r2
 8004b86:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004b88:	f7ff fd6d 	bl	8004666 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b8c:	f7fd fce4 	bl	8002558 <HAL_GetTick>
 8004b90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004b92:	e009      	b.n	8004ba8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b94:	f7fd fce0 	bl	8002558 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d902      	bls.n	8004ba8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ba6:	e004      	b.n	8004bb2 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004ba8:	f7ff fd7b 	bl	80046a2 <LL_RCC_PLLSAI1_IsReady>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d1f0      	bne.n	8004b94 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d108      	bne.n	8004bca <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004bb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bbc:	691a      	ldr	r2, [r3, #16]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e090      	b.n	8004d08 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fd f9e6 	bl	8001fcc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	22ca      	movs	r2, #202	; 0xca
 8004c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2253      	movs	r2, #83	; 0x53
 8004c16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 faba 	bl	8005192 <RTC_EnterInitMode>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d009      	beq.n	8004c38 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	22ff      	movs	r2, #255	; 0xff
 8004c2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2204      	movs	r2, #4
 8004c30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e067      	b.n	8004d08 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6812      	ldr	r2, [r2, #0]
 8004c42:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004c46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c4a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6899      	ldr	r1, [r3, #8]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	430a      	orrs	r2, r1
 8004c68:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	68d2      	ldr	r2, [r2, #12]
 8004c72:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6919      	ldr	r1, [r3, #16]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	041a      	lsls	r2, r3, #16
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	430a      	orrs	r2, r1
 8004c86:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c96:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0203 	bic.w	r2, r2, #3
 8004ca6:	64da      	str	r2, [r3, #76]	; 0x4c
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	69da      	ldr	r2, [r3, #28]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d113      	bne.n	8004cf6 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 fa39 	bl	8005146 <HAL_RTC_WaitForSynchro>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00d      	beq.n	8004cf6 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	22ff      	movs	r2, #255	; 0xff
 8004ce0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2204      	movs	r2, #4
 8004ce6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e008      	b.n	8004d08 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	22ff      	movs	r2, #255	; 0xff
 8004cfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8004d06:	2300      	movs	r3, #0
  }
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d10:	b590      	push	{r4, r7, lr}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d101      	bne.n	8004d2a <HAL_RTC_SetTime+0x1a>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e0b2      	b.n	8004e90 <HAL_RTC_SetTime+0x180>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2202      	movs	r2, #2
 8004d36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if(Format == RTC_FORMAT_BIN)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d126      	bne.n	8004d8e <HAL_RTC_SetTime+0x7e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d102      	bne.n	8004d54 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2200      	movs	r2, #0
 8004d52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 fa44 	bl	80051e6 <RTC_ByteToBcd2>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	785b      	ldrb	r3, [r3, #1]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fa3d 	bl	80051e6 <RTC_ByteToBcd2>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004d70:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	789b      	ldrb	r3, [r3, #2]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 fa35 	bl	80051e6 <RTC_ByteToBcd2>
 8004d7c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004d7e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	78db      	ldrb	r3, [r3, #3]
 8004d86:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	e018      	b.n	8004dc0 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d102      	bne.n	8004da2 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	785b      	ldrb	r3, [r3, #1]
 8004dac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004dae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004db4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	78db      	ldrb	r3, [r3, #3]
 8004dba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	22ca      	movs	r2, #202	; 0xca
 8004dc6:	625a      	str	r2, [r3, #36]	; 0x24
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2253      	movs	r2, #83	; 0x53
 8004dce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 f9de 	bl	8005192 <RTC_EnterInitMode>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00d      	beq.n	8004df8 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	22ff      	movs	r2, #255	; 0xff
 8004de2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2204      	movs	r2, #4
 8004de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e04b      	b.n	8004e90 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004e02:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004e06:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e16:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6899      	ldr	r1, [r3, #8]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e3e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 0320 	and.w	r3, r3, #32
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d113      	bne.n	8004e76 <HAL_RTC_SetTime+0x166>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 f979 	bl	8005146 <HAL_RTC_WaitForSynchro>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00d      	beq.n	8004e76 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	22ff      	movs	r2, #255	; 0xff
 8004e60:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2204      	movs	r2, #4
 8004e66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e00c      	b.n	8004e90 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	22ff      	movs	r2, #255	; 0xff
 8004e7c:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc); 
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
  }
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd90      	pop	{r4, r7, pc}

08004e98 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004ec6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004eca:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ed6:	b2da      	uxtb	r2, r3
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	0a1b      	lsrs	r3, r3, #8
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	0c1b      	lsrs	r3, r3, #16
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d11a      	bne.n	8004f46 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 f986 	bl	8005226 <RTC_Bcd2ToByte>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	785b      	ldrb	r3, [r3, #1]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 f97d 	bl	8005226 <RTC_Bcd2ToByte>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	461a      	mov	r2, r3
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	789b      	ldrb	r3, [r3, #2]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f974 	bl	8005226 <RTC_Bcd2ToByte>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	461a      	mov	r2, r3
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d101      	bne.n	8004f6a <HAL_RTC_SetDate+0x1a>
 8004f66:	2302      	movs	r3, #2
 8004f68:	e09c      	b.n	80050a4 <HAL_RTC_SetDate+0x154>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2202      	movs	r2, #2
 8004f76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10e      	bne.n	8004f9e <HAL_RTC_SetDate+0x4e>
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	785b      	ldrb	r3, [r3, #1]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d008      	beq.n	8004f9e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	785b      	ldrb	r3, [r3, #1]
 8004f90:	f023 0310 	bic.w	r3, r3, #16
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	330a      	adds	r3, #10
 8004f98:	b2da      	uxtb	r2, r3
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d11c      	bne.n	8004fde <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	78db      	ldrb	r3, [r3, #3]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 f91c 	bl	80051e6 <RTC_ByteToBcd2>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	785b      	ldrb	r3, [r3, #1]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 f915 	bl	80051e6 <RTC_ByteToBcd2>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004fc0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	789b      	ldrb	r3, [r3, #2]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 f90d 	bl	80051e6 <RTC_ByteToBcd2>
 8004fcc:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004fce:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	e00e      	b.n	8004ffc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	78db      	ldrb	r3, [r3, #3]
 8004fe2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	785b      	ldrb	r3, [r3, #1]
 8004fe8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004fea:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004ff0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	22ca      	movs	r2, #202	; 0xca
 8005002:	625a      	str	r2, [r3, #36]	; 0x24
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2253      	movs	r2, #83	; 0x53
 800500a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 f8c0 	bl	8005192 <RTC_EnterInitMode>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00d      	beq.n	8005034 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	22ff      	movs	r2, #255	; 0xff
 800501e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2204      	movs	r2, #4
 8005024:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e037      	b.n	80050a4 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800503e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005042:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005052:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 0320 	and.w	r3, r3, #32
 800505e:	2b00      	cmp	r3, #0
 8005060:	d113      	bne.n	800508a <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f86f 	bl	8005146 <HAL_RTC_WaitForSynchro>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00d      	beq.n	800508a <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	22ff      	movs	r2, #255	; 0xff
 8005074:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2204      	movs	r2, #4
 800507a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e00c      	b.n	80050a4 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	22ff      	movs	r2, #255	; 0xff
 8005090:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 80050a2:	2300      	movs	r3, #0
  }
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd90      	pop	{r4, r7, pc}

080050ac <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80050c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80050c6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	0c1b      	lsrs	r3, r3, #16
 80050cc:	b2da      	uxtb	r2, r3
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	0a1b      	lsrs	r3, r3, #8
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	f003 031f 	and.w	r3, r3, #31
 80050dc:	b2da      	uxtb	r2, r3
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	0b5b      	lsrs	r3, r3, #13
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d11a      	bne.n	800513c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	78db      	ldrb	r3, [r3, #3]
 800510a:	4618      	mov	r0, r3
 800510c:	f000 f88b 	bl	8005226 <RTC_Bcd2ToByte>
 8005110:	4603      	mov	r3, r0
 8005112:	461a      	mov	r2, r3
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	785b      	ldrb	r3, [r3, #1]
 800511c:	4618      	mov	r0, r3
 800511e:	f000 f882 	bl	8005226 <RTC_Bcd2ToByte>
 8005122:	4603      	mov	r3, r0
 8005124:	461a      	mov	r2, r3
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	789b      	ldrb	r3, [r3, #2]
 800512e:	4618      	mov	r0, r3
 8005130:	f000 f879 	bl	8005226 <RTC_Bcd2ToByte>
 8005134:	4603      	mov	r3, r0
 8005136:	461a      	mov	r2, r3
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b084      	sub	sp, #16
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800515c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800515e:	f7fd f9fb 	bl	8002558 <HAL_GetTick>
 8005162:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005164:	e009      	b.n	800517a <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005166:	f7fd f9f7 	bl	8002558 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005174:	d901      	bls.n	800517a <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e007      	b.n	800518a <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0320 	and.w	r3, r3, #32
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0ee      	beq.n	8005166 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d119      	bne.n	80051dc <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f04f 32ff 	mov.w	r2, #4294967295
 80051b0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80051b2:	f7fd f9d1 	bl	8002558 <HAL_GetTick>
 80051b6:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80051b8:	e009      	b.n	80051ce <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80051ba:	f7fd f9cd 	bl	8002558 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051c8:	d901      	bls.n	80051ce <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e007      	b.n	80051de <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0ee      	beq.n	80051ba <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	4603      	mov	r3, r0
 80051ee:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80051f4:	79fb      	ldrb	r3, [r7, #7]
 80051f6:	72fb      	strb	r3, [r7, #11]

  while(Param >= 10U)
 80051f8:	e005      	b.n	8005206 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	3301      	adds	r3, #1
 80051fe:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005200:	7afb      	ldrb	r3, [r7, #11]
 8005202:	3b0a      	subs	r3, #10
 8005204:	72fb      	strb	r3, [r7, #11]
  while(Param >= 10U)
 8005206:	7afb      	ldrb	r3, [r7, #11]
 8005208:	2b09      	cmp	r3, #9
 800520a:	d8f6      	bhi.n	80051fa <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	b2da      	uxtb	r2, r3
 8005214:	7afb      	ldrb	r3, [r7, #11]
 8005216:	4313      	orrs	r3, r2
 8005218:	b2db      	uxtb	r3, r3
}
 800521a:	4618      	mov	r0, r3
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005226:	b480      	push	{r7}
 8005228:	b085      	sub	sp, #20
 800522a:	af00      	add	r7, sp, #0
 800522c:	4603      	mov	r3, r0
 800522e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	091b      	lsrs	r3, r3, #4
 8005234:	b2db      	uxtb	r3, r3
 8005236:	461a      	mov	r2, r3
 8005238:	4613      	mov	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	005b      	lsls	r3, r3, #1
 8005240:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	b2da      	uxtb	r2, r3
 8005246:	79fb      	ldrb	r3, [r7, #7]
 8005248:	f003 030f 	and.w	r3, r3, #15
 800524c:	b2db      	uxtb	r3, r3
 800524e:	4413      	add	r3, r2
 8005250:	b2db      	uxtb	r3, r3
}
 8005252:	4618      	mov	r0, r3
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_RTCEx_SetWakeUpTimer>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b086      	sub	sp, #24
 8005262:	af00      	add	r7, sp, #0
 8005264:	60f8      	str	r0, [r7, #12]
 8005266:	60b9      	str	r1, [r7, #8]
 8005268:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <HAL_RTCEx_SetWakeUpTimer+0x1a>
 8005274:	2302      	movs	r3, #2
 8005276:	e089      	b.n	800538c <HAL_RTCEx_SetWakeUpTimer+0x12e>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	22ca      	movs	r2, #202	; 0xca
 800528e:	625a      	str	r2, [r3, #36]	; 0x24
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2253      	movs	r2, #83	; 0x53
 8005296:	625a      	str	r2, [r3, #36]	; 0x24
 
  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d020      	beq.n	80052e8 <HAL_RTCEx_SetWakeUpTimer+0x8a>
    tickstart = HAL_GetTick();
 80052a6:	f7fd f957 	bl	8002558 <HAL_GetTick>
 80052aa:	6178      	str	r0, [r7, #20]

   /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80052ac:	e015      	b.n	80052da <HAL_RTCEx_SetWakeUpTimer+0x7c>
   {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80052ae:	f7fd f953 	bl	8002558 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052bc:	d90d      	bls.n	80052da <HAL_RTCEx_SetWakeUpTimer+0x7c>
      {
       /* Enable the write protection for RTC registers */
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	22ff      	movs	r2, #255	; 0xff
 80052c4:	625a      	str	r2, [r3, #36]	; 0x24

       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2203      	movs	r2, #3
 80052ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

       /* Process Unlocked */ 
       __HAL_UNLOCK(hrtc);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2020 	strb.w	r2, [r3, #32]

       return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e058      	b.n	800538c <HAL_RTCEx_SetWakeUpTimer+0x12e>
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e2      	bne.n	80052ae <HAL_RTCEx_SetWakeUpTimer+0x50>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052f6:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 80052f8:	f7fd f92e 	bl	8002558 <HAL_GetTick>
 80052fc:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80052fe:	e015      	b.n	800532c <HAL_RTCEx_SetWakeUpTimer+0xce>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005300:	f7fd f92a 	bl	8002558 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800530e:	d90d      	bls.n	800532c <HAL_RTCEx_SetWakeUpTimer+0xce>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	22ff      	movs	r2, #255	; 0xff
 8005316:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2203      	movs	r2, #3
 800531c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e02f      	b.n	800538c <HAL_RTCEx_SetWakeUpTimer+0x12e>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0e2      	beq.n	8005300 <HAL_RTCEx_SetWakeUpTimer+0xa2>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0207 	bic.w	r2, r2, #7
 8005348:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6899      	ldr	r1, [r3, #8]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	430a      	orrs	r2, r1
 8005358:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	615a      	str	r2, [r3, #20]

   /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005370:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	22ff      	movs	r2, #255	; 0xff
 8005378:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <HAL_RTCEx_EnableBypassShadow+0x16>
 80053a6:	2302      	movs	r3, #2
 80053a8:	e024      	b.n	80053f4 <HAL_RTCEx_EnableBypassShadow+0x60>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2202      	movs	r2, #2
 80053b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	22ca      	movs	r2, #202	; 0xca
 80053c0:	625a      	str	r2, [r3, #36]	; 0x24
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2253      	movs	r2, #83	; 0x53
 80053c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f042 0220 	orr.w	r2, r2, #32
 80053d8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	22ff      	movs	r2, #255	; 0xff
 80053e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e095      	b.n	800553e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005416:	2b00      	cmp	r3, #0
 8005418:	d108      	bne.n	800542c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005422:	d009      	beq.n	8005438 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	61da      	str	r2, [r3, #28]
 800542a:	e005      	b.n	8005438 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fc fdda 	bl	800200c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800546e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005478:	d902      	bls.n	8005480 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800547a:	2300      	movs	r3, #0
 800547c:	60fb      	str	r3, [r7, #12]
 800547e:	e002      	b.n	8005486 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005484:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800548e:	d007      	beq.n	80054a0 <HAL_SPI_Init+0xa0>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005498:	d002      	beq.n	80054a0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e2:	ea42 0103 	orr.w	r1, r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ea:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	0c1b      	lsrs	r3, r3, #16
 80054fc:	f003 0204 	and.w	r2, r3, #4
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005504:	f003 0310 	and.w	r3, r3, #16
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800551c:	ea42 0103 	orr.w	r1, r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
	...

08005548 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	f640 030f 	movw	r3, #2063	; 0x80f
 800556e:	4013      	ands	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d118      	bne.n	80055aa <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f003 0320 	and.w	r3, r3, #32
 800557e:	2b00      	cmp	r3, #0
 8005580:	d013      	beq.n	80055aa <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d104      	bne.n	8005596 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d009      	beq.n	80055aa <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 81fb 	beq.w	8005996 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	4798      	blx	r3
      }
      return;
 80055a8:	e1f5      	b.n	8005996 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 80ef 	beq.w	8005790 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	4b73      	ldr	r3, [pc, #460]	; (8005784 <HAL_UART_IRQHandler+0x23c>)
 80055b6:	4013      	ands	r3, r2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d105      	bne.n	80055c8 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	4b72      	ldr	r3, [pc, #456]	; (8005788 <HAL_UART_IRQHandler+0x240>)
 80055c0:	4013      	ands	r3, r2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 80e4 	beq.w	8005790 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d010      	beq.n	80055f4 <HAL_UART_IRQHandler+0xac>
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00b      	beq.n	80055f4 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2201      	movs	r2, #1
 80055e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055ea:	f043 0201 	orr.w	r2, r3, #1
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d010      	beq.n	8005620 <HAL_UART_IRQHandler+0xd8>
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00b      	beq.n	8005620 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2202      	movs	r2, #2
 800560e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005616:	f043 0204 	orr.w	r2, r3, #4
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b00      	cmp	r3, #0
 8005628:	d010      	beq.n	800564c <HAL_UART_IRQHandler+0x104>
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00b      	beq.n	800564c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2204      	movs	r2, #4
 800563a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005642:	f043 0202 	orr.w	r2, r3, #2
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d015      	beq.n	8005682 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	f003 0320 	and.w	r3, r3, #32
 800565c:	2b00      	cmp	r3, #0
 800565e:	d104      	bne.n	800566a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	4b48      	ldr	r3, [pc, #288]	; (8005784 <HAL_UART_IRQHandler+0x23c>)
 8005664:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2208      	movs	r2, #8
 8005670:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005678:	f043 0208 	orr.w	r2, r3, #8
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005688:	2b00      	cmp	r3, #0
 800568a:	d011      	beq.n	80056b0 <HAL_UART_IRQHandler+0x168>
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00c      	beq.n	80056b0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800569e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056a6:	f043 0220 	orr.w	r2, r3, #32
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f000 816f 	beq.w	800599a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d011      	beq.n	80056ea <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f003 0320 	and.w	r3, r3, #32
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d104      	bne.n	80056da <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d007      	beq.n	80056ea <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056f0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fc:	2b40      	cmp	r3, #64	; 0x40
 80056fe:	d004      	beq.n	800570a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005706:	2b00      	cmp	r3, #0
 8005708:	d031      	beq.n	800576e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f970 	bl	80059f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571a:	2b40      	cmp	r3, #64	; 0x40
 800571c:	d123      	bne.n	8005766 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689a      	ldr	r2, [r3, #8]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800572c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005732:	2b00      	cmp	r3, #0
 8005734:	d013      	beq.n	800575e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800573a:	4a14      	ldr	r2, [pc, #80]	; (800578c <HAL_UART_IRQHandler+0x244>)
 800573c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005742:	4618      	mov	r0, r3
 8005744:	f7fd f930 	bl	80029a8 <HAL_DMA_Abort_IT>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d017      	beq.n	800577e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005758:	4610      	mov	r0, r2
 800575a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575c:	e00f      	b.n	800577e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f930 	bl	80059c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005764:	e00b      	b.n	800577e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f92c 	bl	80059c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	e007      	b.n	800577e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f928 	bl	80059c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800577c:	e10d      	b.n	800599a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577e:	bf00      	nop
    return;
 8005780:	e10b      	b.n	800599a <HAL_UART_IRQHandler+0x452>
 8005782:	bf00      	nop
 8005784:	10000001 	.word	0x10000001
 8005788:	04000120 	.word	0x04000120
 800578c:	08005a55 	.word	0x08005a55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005794:	2b01      	cmp	r3, #1
 8005796:	f040 80ab 	bne.w	80058f0 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 80a5 	beq.w	80058f0 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 809f 	beq.w	80058f0 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2210      	movs	r2, #16
 80057b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c4:	2b40      	cmp	r3, #64	; 0x40
 80057c6:	d155      	bne.n	8005874 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80057d2:	893b      	ldrh	r3, [r7, #8]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 80e2 	beq.w	800599e <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80057e0:	893a      	ldrh	r2, [r7, #8]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	f080 80db 	bcs.w	800599e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	893a      	ldrh	r2, [r7, #8]
 80057ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0320 	and.w	r3, r3, #32
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d12b      	bne.n	8005858 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800580e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689a      	ldr	r2, [r3, #8]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0201 	bic.w	r2, r2, #1
 800581e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689a      	ldr	r2, [r3, #8]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800582e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2220      	movs	r2, #32
 8005834:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0210 	bic.w	r2, r2, #16
 800584c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005852:	4618      	mov	r0, r3
 8005854:	f7fd f849 	bl	80028ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005864:	b29b      	uxth	r3, r3
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	b29b      	uxth	r3, r3
 800586a:	4619      	mov	r1, r3
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f8b3 	bl	80059d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005872:	e094      	b.n	800599e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005880:	b29b      	uxth	r3, r3
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 8087 	beq.w	80059a2 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8005894:	897b      	ldrh	r3, [r7, #10]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 8083 	beq.w	80059a2 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058aa:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6812      	ldr	r2, [r2, #0]
 80058b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058ba:	f023 0301 	bic.w	r3, r3, #1
 80058be:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2220      	movs	r2, #32
 80058c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0210 	bic.w	r2, r2, #16
 80058e2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058e4:	897b      	ldrh	r3, [r7, #10]
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f875 	bl	80059d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80058ee:	e058      	b.n	80059a2 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00d      	beq.n	8005916 <HAL_UART_IRQHandler+0x3ce>
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800590c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f8d0 	bl	8005ab4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005914:	e048      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591c:	2b00      	cmp	r3, #0
 800591e:	d012      	beq.n	8005946 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005926:	2b00      	cmp	r3, #0
 8005928:	d104      	bne.n	8005934 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005938:	2b00      	cmp	r3, #0
 800593a:	d034      	beq.n	80059a6 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	4798      	blx	r3
    }
    return;
 8005944:	e02f      	b.n	80059a6 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <HAL_UART_IRQHandler+0x41a>
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f890 	bl	8005a80 <UART_EndTransmit_IT>
    return;
 8005960:	e022      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <HAL_UART_IRQHandler+0x436>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f8b0 	bl	8005adc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800597c:	e014      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00f      	beq.n	80059a8 <HAL_UART_IRQHandler+0x460>
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2b00      	cmp	r3, #0
 800598c:	da0c      	bge.n	80059a8 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f89a 	bl	8005ac8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005994:	e008      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
      return;
 8005996:	bf00      	nop
 8005998:	e006      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
    return;
 800599a:	bf00      	nop
 800599c:	e004      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
      return;
 800599e:	bf00      	nop
 80059a0:	e002      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
      return;
 80059a2:	bf00      	nop
 80059a4:	e000      	b.n	80059a8 <HAL_UART_IRQHandler+0x460>
    return;
 80059a6:	bf00      	nop
  }
}
 80059a8:	3720      	adds	r7, #32
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop

080059b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	460b      	mov	r3, r1
 80059e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a06:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6812      	ldr	r2, [r2, #0]
 8005a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a16:	f023 0301 	bic.w	r3, r3, #1
 8005a1a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d107      	bne.n	8005a34 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 0210 	bic.w	r2, r2, #16
 8005a32:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f7ff ffa6 	bl	80059c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a96:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2220      	movs	r2, #32
 8005a9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7ff ff82 	bl	80059b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aac:	bf00      	nop
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b088      	sub	sp, #32
 8005af4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005afa:	f107 0308 	add.w	r3, r7, #8
 8005afe:	2218      	movs	r2, #24
 8005b00:	2100      	movs	r1, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f001 f97c 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005b08:	233f      	movs	r3, #63	; 0x3f
 8005b0a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8005b0c:	2381      	movs	r3, #129	; 0x81
 8005b0e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005b10:	1dfb      	adds	r3, r7, #7
 8005b12:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005b14:	2301      	movs	r3, #1
 8005b16:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005b18:	f107 0308 	add.w	r3, r7, #8
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f001 f832 	bl	8006b88 <hci_send_req>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	da01      	bge.n	8005b2e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005b2a:	23ff      	movs	r3, #255	; 0xff
 8005b2c:	e000      	b.n	8005b30 <aci_gap_set_non_discoverable+0x40>
  return status;
 8005b2e:	79fb      	ldrb	r3, [r7, #7]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3720      	adds	r7, #32
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 8005b38:	b5b0      	push	{r4, r5, r7, lr}
 8005b3a:	b0ce      	sub	sp, #312	; 0x138
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	4605      	mov	r5, r0
 8005b40:	460c      	mov	r4, r1
 8005b42:	4610      	mov	r0, r2
 8005b44:	4619      	mov	r1, r3
 8005b46:	1dfb      	adds	r3, r7, #7
 8005b48:	462a      	mov	r2, r5
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	1d3b      	adds	r3, r7, #4
 8005b4e:	4622      	mov	r2, r4
 8005b50:	801a      	strh	r2, [r3, #0]
 8005b52:	1cbb      	adds	r3, r7, #2
 8005b54:	4602      	mov	r2, r0
 8005b56:	801a      	strh	r2, [r3, #0]
 8005b58:	1dbb      	adds	r3, r7, #6
 8005b5a:	460a      	mov	r2, r1
 8005b5c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8005b5e:	f107 0310 	add.w	r3, r7, #16
 8005b62:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8005b66:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	f107 0210 	add.w	r2, r7, #16
 8005b70:	4413      	add	r3, r2
 8005b72:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8005b76:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005b7a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005b7e:	4413      	add	r3, r2
 8005b80:	3309      	adds	r3, #9
 8005b82:	f107 0210 	add.w	r2, r7, #16
 8005b86:	4413      	add	r3, r2
 8005b88:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005b8c:	f107 030f 	add.w	r3, r7, #15
 8005b90:	2200      	movs	r2, #0
 8005b92:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005b94:	2300      	movs	r3, #0
 8005b96:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8005b9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005b9e:	1dfa      	adds	r2, r7, #7
 8005ba0:	7812      	ldrb	r2, [r2, #0]
 8005ba2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ba8:	3301      	adds	r3, #1
 8005baa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8005bae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005bb2:	1d3a      	adds	r2, r7, #4
 8005bb4:	8812      	ldrh	r2, [r2, #0]
 8005bb6:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8005bba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005bbe:	3302      	adds	r3, #2
 8005bc0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8005bc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005bc8:	1cba      	adds	r2, r7, #2
 8005bca:	8812      	ldrh	r2, [r2, #0]
 8005bcc:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8005bd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005bd4:	3302      	adds	r3, #2
 8005bd6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8005bda:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005bde:	1dba      	adds	r2, r7, #6
 8005be0:	7812      	ldrb	r2, [r2, #0]
 8005be2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005be4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005be8:	3301      	adds	r3, #1
 8005bea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8005bee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005bf2:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005bf6:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005bf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8005c02:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005c06:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005c0a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8005c0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c10:	3301      	adds	r3, #1
 8005c12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8005c16:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005c20:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8005c24:	4618      	mov	r0, r3
 8005c26:	f001 f8db 	bl	8006de0 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8005c2a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8005c2e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8005c32:	4413      	add	r3, r2
 8005c34:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8005c38:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005c3c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005c40:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8005c42:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c46:	3301      	adds	r3, #1
 8005c48:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8005c4c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005c50:	3301      	adds	r3, #1
 8005c52:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005c56:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f001 f8c0 	bl	8006de0 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8005c60:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005c64:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8005c68:	4413      	add	r3, r2
 8005c6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 8005c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c72:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005c76:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005c78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c7c:	3302      	adds	r3, #2
 8005c7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 8005c82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c86:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8005c8a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8005c8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c90:	3302      	adds	r3, #2
 8005c92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005c96:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c9a:	2218      	movs	r2, #24
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f001 f8ae 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005ca4:	233f      	movs	r3, #63	; 0x3f
 8005ca6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8005caa:	2383      	movs	r3, #131	; 0x83
 8005cac:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005cb0:	f107 0310 	add.w	r3, r7, #16
 8005cb4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005cb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005cbc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005cc0:	f107 030f 	add.w	r3, r7, #15
 8005cc4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005cce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 ff57 	bl	8006b88 <hci_send_req>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	da01      	bge.n	8005ce4 <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 8005ce0:	23ff      	movs	r3, #255	; 0xff
 8005ce2:	e002      	b.n	8005cea <aci_gap_set_discoverable+0x1b2>
  return status;
 8005ce4:	f107 030f 	add.w	r3, r7, #15
 8005ce8:	781b      	ldrb	r3, [r3, #0]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bdb0      	pop	{r4, r5, r7, pc}

08005cf4 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b0cc      	sub	sp, #304	; 0x130
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	1dfb      	adds	r3, r7, #7
 8005cfe:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8005d00:	f107 0310 	add.w	r3, r7, #16
 8005d04:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005d08:	f107 030f 	add.w	r3, r7, #15
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005d10:	2300      	movs	r3, #0
 8005d12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 8005d16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d1a:	1dfa      	adds	r2, r7, #7
 8005d1c:	7812      	ldrb	r2, [r2, #0]
 8005d1e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005d20:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d24:	3301      	adds	r3, #1
 8005d26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005d2a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d2e:	2218      	movs	r2, #24
 8005d30:	2100      	movs	r1, #0
 8005d32:	4618      	mov	r0, r3
 8005d34:	f001 f864 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005d38:	233f      	movs	r3, #63	; 0x3f
 8005d3a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 8005d3e:	2385      	movs	r3, #133	; 0x85
 8005d40:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005d44:	f107 0310 	add.w	r3, r7, #16
 8005d48:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005d4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d50:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005d54:	f107 030f 	add.w	r3, r7, #15
 8005d58:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005d62:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d66:	2100      	movs	r1, #0
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f000 ff0d 	bl	8006b88 <hci_send_req>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	da01      	bge.n	8005d78 <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 8005d74:	23ff      	movs	r3, #255	; 0xff
 8005d76:	e002      	b.n	8005d7e <aci_gap_set_io_capability+0x8a>
  return status;
 8005d78:	f107 030f 	add.w	r3, r7, #15
 8005d7c:	781b      	ldrb	r3, [r3, #0]
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8005d88:	b5b0      	push	{r4, r5, r7, lr}
 8005d8a:	b0cc      	sub	sp, #304	; 0x130
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4605      	mov	r5, r0
 8005d90:	460c      	mov	r4, r1
 8005d92:	4610      	mov	r0, r2
 8005d94:	4619      	mov	r1, r3
 8005d96:	1dfb      	adds	r3, r7, #7
 8005d98:	462a      	mov	r2, r5
 8005d9a:	701a      	strb	r2, [r3, #0]
 8005d9c:	1dbb      	adds	r3, r7, #6
 8005d9e:	4622      	mov	r2, r4
 8005da0:	701a      	strb	r2, [r3, #0]
 8005da2:	1d7b      	adds	r3, r7, #5
 8005da4:	4602      	mov	r2, r0
 8005da6:	701a      	strb	r2, [r3, #0]
 8005da8:	1d3b      	adds	r3, r7, #4
 8005daa:	460a      	mov	r2, r1
 8005dac:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8005dae:	f107 0310 	add.w	r3, r7, #16
 8005db2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005db6:	f107 030f 	add.w	r3, r7, #15
 8005dba:	2200      	movs	r2, #0
 8005dbc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8005dc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005dc8:	1dfa      	adds	r2, r7, #7
 8005dca:	7812      	ldrb	r2, [r2, #0]
 8005dcc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005dce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8005dd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ddc:	1dba      	adds	r2, r7, #6
 8005dde:	7812      	ldrb	r2, [r2, #0]
 8005de0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005de2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005de6:	3301      	adds	r3, #1
 8005de8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 8005dec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005df0:	1d7a      	adds	r2, r7, #5
 8005df2:	7812      	ldrb	r2, [r2, #0]
 8005df4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005df6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8005e00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e04:	1d3a      	adds	r2, r7, #4
 8005e06:	7812      	ldrb	r2, [r2, #0]
 8005e08:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8005e0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e0e:	3301      	adds	r3, #1
 8005e10:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8005e14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e18:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8005e1c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005e1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e22:	3301      	adds	r3, #1
 8005e24:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8005e28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e2c:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8005e30:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005e32:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e36:	3301      	adds	r3, #1
 8005e38:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8005e3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e40:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005e44:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005e46:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8005e50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e54:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8005e58:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8005e5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e60:	3304      	adds	r3, #4
 8005e62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8005e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e6a:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8005e6e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005e70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e74:	3301      	adds	r3, #1
 8005e76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005e7a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005e7e:	2218      	movs	r2, #24
 8005e80:	2100      	movs	r1, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 ffbc 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005e88:	233f      	movs	r3, #63	; 0x3f
 8005e8a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 8005e8e:	2386      	movs	r3, #134	; 0x86
 8005e90:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005e94:	f107 0310 	add.w	r3, r7, #16
 8005e98:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005e9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ea0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005ea4:	f107 030f 	add.w	r3, r7, #15
 8005ea8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005eb2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f000 fe65 	bl	8006b88 <hci_send_req>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	da01      	bge.n	8005ec8 <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 8005ec4:	23ff      	movs	r3, #255	; 0xff
 8005ec6:	e002      	b.n	8005ece <aci_gap_set_authentication_requirement+0x146>
  return status;
 8005ec8:	f107 030f 	add.w	r3, r7, #15
 8005ecc:	781b      	ldrb	r3, [r3, #0]
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bdb0      	pop	{r4, r5, r7, pc}

08005ed8 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8005ed8:	b590      	push	{r4, r7, lr}
 8005eda:	b0cd      	sub	sp, #308	; 0x134
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	4604      	mov	r4, r0
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	463a      	mov	r2, r7
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	1dfb      	adds	r3, r7, #7
 8005eea:	4622      	mov	r2, r4
 8005eec:	701a      	strb	r2, [r3, #0]
 8005eee:	1dbb      	adds	r3, r7, #6
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	1d7b      	adds	r3, r7, #5
 8005ef6:	460a      	mov	r2, r1
 8005ef8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005efa:	f107 0310 	add.w	r3, r7, #16
 8005efe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8005f02:	f107 0308 	add.w	r3, r7, #8
 8005f06:	2207      	movs	r2, #7
 8005f08:	2100      	movs	r1, #0
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 ff78 	bl	8006e00 <Osal_MemSet>
  int index_input = 0;
 8005f10:	2300      	movs	r3, #0
 8005f12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 8005f16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f1a:	1dfa      	adds	r2, r7, #7
 8005f1c:	7812      	ldrb	r2, [r2, #0]
 8005f1e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005f20:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f24:	3301      	adds	r3, #1
 8005f26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 8005f2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f2e:	1dba      	adds	r2, r7, #6
 8005f30:	7812      	ldrb	r2, [r2, #0]
 8005f32:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005f34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f38:	3301      	adds	r3, #1
 8005f3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8005f3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f42:	1d7a      	adds	r2, r7, #5
 8005f44:	7812      	ldrb	r2, [r2, #0]
 8005f46:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005f48:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005f52:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f56:	2218      	movs	r2, #24
 8005f58:	2100      	movs	r1, #0
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 ff50 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005f60:	233f      	movs	r3, #63	; 0x3f
 8005f62:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 8005f66:	238a      	movs	r3, #138	; 0x8a
 8005f68:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005f6c:	f107 0310 	add.w	r3, r7, #16
 8005f70:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005f74:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8005f7c:	f107 0308 	add.w	r3, r7, #8
 8005f80:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8005f84:	2307      	movs	r3, #7
 8005f86:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005f8a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f8e:	2100      	movs	r1, #0
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fdf9 	bl	8006b88 <hci_send_req>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	da01      	bge.n	8005fa0 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 8005f9c:	23ff      	movs	r3, #255	; 0xff
 8005f9e:	e021      	b.n	8005fe4 <aci_gap_init+0x10c>
  if ( resp.Status )
 8005fa0:	f107 0308 	add.w	r3, r7, #8
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <aci_gap_init+0xda>
    return resp.Status;
 8005faa:	f107 0308 	add.w	r3, r7, #8
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	e018      	b.n	8005fe4 <aci_gap_init+0x10c>
  *Service_Handle = resp.Service_Handle;
 8005fb2:	f107 0308 	add.w	r3, r7, #8
 8005fb6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005fba:	b29a      	uxth	r2, r3
 8005fbc:	463b      	mov	r3, r7
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8005fc2:	f107 0308 	add.w	r3, r7, #8
 8005fc6:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8005fd0:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8005fd2:	f107 0308 	add.w	r3, r7, #8
 8005fd6:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8005fe0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd90      	pop	{r4, r7, pc}

08005fee <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b0cc      	sub	sp, #304	; 0x130
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	463b      	mov	r3, r7
 8005ff8:	6019      	str	r1, [r3, #0]
 8005ffa:	1dfb      	adds	r3, r7, #7
 8005ffc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8005ffe:	f107 0310 	add.w	r3, r7, #16
 8006002:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006006:	f107 030f 	add.w	r3, r7, #15
 800600a:	2200      	movs	r2, #0
 800600c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800600e:	2300      	movs	r3, #0
 8006010:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8006014:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006018:	1dfa      	adds	r2, r7, #7
 800601a:	7812      	ldrb	r2, [r2, #0]
 800601c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800601e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006022:	3301      	adds	r3, #1
 8006024:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8006028:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800602c:	1c58      	adds	r0, r3, #1
 800602e:	1dfb      	adds	r3, r7, #7
 8006030:	781a      	ldrb	r2, [r3, #0]
 8006032:	463b      	mov	r3, r7
 8006034:	6819      	ldr	r1, [r3, #0]
 8006036:	f000 fed3 	bl	8006de0 <Osal_MemCpy>
  index_input += AdvDataLen;
 800603a:	1dfb      	adds	r3, r7, #7
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006042:	4413      	add	r3, r2
 8006044:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006048:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800604c:	2218      	movs	r2, #24
 800604e:	2100      	movs	r1, #0
 8006050:	4618      	mov	r0, r3
 8006052:	f000 fed5 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006056:	233f      	movs	r3, #63	; 0x3f
 8006058:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800605c:	238e      	movs	r3, #142	; 0x8e
 800605e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006062:	f107 0310 	add.w	r3, r7, #16
 8006066:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800606a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800606e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006072:	f107 030f 	add.w	r3, r7, #15
 8006076:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800607a:	2301      	movs	r3, #1
 800607c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006080:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006084:	2100      	movs	r1, #0
 8006086:	4618      	mov	r0, r3
 8006088:	f000 fd7e 	bl	8006b88 <hci_send_req>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	da01      	bge.n	8006096 <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 8006092:	23ff      	movs	r3, #255	; 0xff
 8006094:	e002      	b.n	800609c <aci_gap_update_adv_data+0xae>
  return status;
 8006096:	f107 030f 	add.w	r3, r7, #15
 800609a:	781b      	ldrb	r3, [r3, #0]
}
 800609c:	4618      	mov	r0, r3
 800609e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b088      	sub	sp, #32
 80060aa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80060ac:	2300      	movs	r3, #0
 80060ae:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80060b0:	f107 0308 	add.w	r3, r7, #8
 80060b4:	2218      	movs	r2, #24
 80060b6:	2100      	movs	r1, #0
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 fea1 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80060be:	233f      	movs	r3, #63	; 0x3f
 80060c0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80060c2:	2392      	movs	r3, #146	; 0x92
 80060c4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80060c6:	1dfb      	adds	r3, r7, #7
 80060c8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80060ca:	2301      	movs	r3, #1
 80060cc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80060ce:	f107 0308 	add.w	r3, r7, #8
 80060d2:	2100      	movs	r1, #0
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 fd57 	bl	8006b88 <hci_send_req>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	da01      	bge.n	80060e4 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 80060e0:	23ff      	movs	r3, #255	; 0xff
 80060e2:	e000      	b.n	80060e6 <aci_gap_configure_whitelist+0x40>
  return status;
 80060e4:	79fb      	ldrb	r3, [r7, #7]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3720      	adds	r7, #32
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b0cc      	sub	sp, #304	; 0x130
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	4602      	mov	r2, r0
 80060f6:	1dbb      	adds	r3, r7, #6
 80060f8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 80060fa:	f107 0310 	add.w	r3, r7, #16
 80060fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006102:	f107 030f 	add.w	r3, r7, #15
 8006106:	2200      	movs	r2, #0
 8006108:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800610a:	2300      	movs	r3, #0
 800610c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8006110:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006114:	1dba      	adds	r2, r7, #6
 8006116:	8812      	ldrh	r2, [r2, #0]
 8006118:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800611a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800611e:	3302      	adds	r3, #2
 8006120:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006124:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006128:	2218      	movs	r2, #24
 800612a:	2100      	movs	r1, #0
 800612c:	4618      	mov	r0, r3
 800612e:	f000 fe67 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006132:	233f      	movs	r3, #63	; 0x3f
 8006134:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x095;
 8006138:	2395      	movs	r3, #149	; 0x95
 800613a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800613e:	f107 0310 	add.w	r3, r7, #16
 8006142:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006146:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800614a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800614e:	f107 030f 	add.w	r3, r7, #15
 8006152:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006156:	2301      	movs	r3, #1
 8006158:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800615c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006160:	2100      	movs	r1, #0
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fd10 	bl	8006b88 <hci_send_req>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	da01      	bge.n	8006172 <aci_gap_allow_rebond+0x84>
    return BLE_STATUS_TIMEOUT;
 800616e:	23ff      	movs	r3, #255	; 0xff
 8006170:	e002      	b.n	8006178 <aci_gap_allow_rebond+0x8a>
  return status;
 8006172:	f107 030f 	add.w	r3, r7, #15
 8006176:	781b      	ldrb	r3, [r3, #0]
}
 8006178:	4618      	mov	r0, r3
 800617a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b0cc      	sub	sp, #304	; 0x130
 8006186:	af00      	add	r7, sp, #0
 8006188:	4602      	mov	r2, r0
 800618a:	1dbb      	adds	r3, r7, #6
 800618c:	801a      	strh	r2, [r3, #0]
 800618e:	1d7b      	adds	r3, r7, #5
 8006190:	460a      	mov	r2, r1
 8006192:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8006194:	f107 0310 	add.w	r3, r7, #16
 8006198:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800619c:	f107 030f 	add.w	r3, r7, #15
 80061a0:	2200      	movs	r2, #0
 80061a2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 80061aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061ae:	1dba      	adds	r2, r7, #6
 80061b0:	8812      	ldrh	r2, [r2, #0]
 80061b2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80061b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80061b8:	3302      	adds	r3, #2
 80061ba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80061be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061c2:	1d7a      	adds	r2, r7, #5
 80061c4:	7812      	ldrb	r2, [r2, #0]
 80061c6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80061c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80061cc:	3301      	adds	r3, #1
 80061ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80061d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80061d6:	2218      	movs	r2, #24
 80061d8:	2100      	movs	r1, #0
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 fe10 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80061e0:	233f      	movs	r3, #63	; 0x3f
 80061e2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 80061e6:	23a5      	movs	r3, #165	; 0xa5
 80061e8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80061ec:	f107 0310 	add.w	r3, r7, #16
 80061f0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80061f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80061f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80061fc:	f107 030f 	add.w	r3, r7, #15
 8006200:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006204:	2301      	movs	r3, #1
 8006206:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800620a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800620e:	2100      	movs	r1, #0
 8006210:	4618      	mov	r0, r3
 8006212:	f000 fcb9 	bl	8006b88 <hci_send_req>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	da01      	bge.n	8006220 <aci_gap_numeric_comparison_value_confirm_yesno+0x9e>
    return BLE_STATUS_TIMEOUT;
 800621c:	23ff      	movs	r3, #255	; 0xff
 800621e:	e002      	b.n	8006226 <aci_gap_numeric_comparison_value_confirm_yesno+0xa4>
  return status;
 8006220:	f107 030f 	add.w	r3, r7, #15
 8006224:	781b      	ldrb	r3, [r3, #0]
}
 8006226:	4618      	mov	r0, r3
 8006228:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800623a:	f107 0308 	add.w	r3, r7, #8
 800623e:	2218      	movs	r2, #24
 8006240:	2100      	movs	r1, #0
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fddc 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006248:	233f      	movs	r3, #63	; 0x3f
 800624a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800624c:	f240 1301 	movw	r3, #257	; 0x101
 8006250:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006252:	1dfb      	adds	r3, r7, #7
 8006254:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006256:	2301      	movs	r3, #1
 8006258:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800625a:	f107 0308 	add.w	r3, r7, #8
 800625e:	2100      	movs	r1, #0
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fc91 	bl	8006b88 <hci_send_req>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	da01      	bge.n	8006270 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800626c:	23ff      	movs	r3, #255	; 0xff
 800626e:	e000      	b.n	8006272 <aci_gatt_init+0x42>
  return status;
 8006270:	79fb      	ldrb	r3, [r7, #7]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3720      	adds	r7, #32
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800627a:	b590      	push	{r4, r7, lr}
 800627c:	b0cf      	sub	sp, #316	; 0x13c
 800627e:	af00      	add	r7, sp, #0
 8006280:	4604      	mov	r4, r0
 8006282:	4638      	mov	r0, r7
 8006284:	6001      	str	r1, [r0, #0]
 8006286:	4610      	mov	r0, r2
 8006288:	4619      	mov	r1, r3
 800628a:	1dfb      	adds	r3, r7, #7
 800628c:	4622      	mov	r2, r4
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	1dbb      	adds	r3, r7, #6
 8006292:	4602      	mov	r2, r0
 8006294:	701a      	strb	r2, [r3, #0]
 8006296:	1d7b      	adds	r3, r7, #5
 8006298:	460a      	mov	r2, r1
 800629a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800629c:	f107 0310 	add.w	r3, r7, #16
 80062a0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80062a4:	1dfb      	adds	r3, r7, #7
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d007      	beq.n	80062bc <aci_gatt_add_service+0x42>
 80062ac:	1dfb      	adds	r3, r7, #7
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d101      	bne.n	80062b8 <aci_gatt_add_service+0x3e>
 80062b4:	2311      	movs	r3, #17
 80062b6:	e002      	b.n	80062be <aci_gatt_add_service+0x44>
 80062b8:	2301      	movs	r3, #1
 80062ba:	e000      	b.n	80062be <aci_gatt_add_service+0x44>
 80062bc:	2303      	movs	r3, #3
 80062be:	f107 0210 	add.w	r2, r7, #16
 80062c2:	4413      	add	r3, r2
 80062c4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80062c8:	f107 030c 	add.w	r3, r7, #12
 80062cc:	2203      	movs	r2, #3
 80062ce:	2100      	movs	r1, #0
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fd95 	bl	8006e00 <Osal_MemSet>
  int index_input = 0;
 80062d6:	2300      	movs	r3, #0
 80062d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80062dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80062e0:	1dfa      	adds	r2, r7, #7
 80062e2:	7812      	ldrb	r2, [r2, #0]
 80062e4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80062e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80062ea:	3301      	adds	r3, #1
 80062ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80062f0:	1dfb      	adds	r3, r7, #7
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d002      	beq.n	80062fe <aci_gatt_add_service+0x84>
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d004      	beq.n	8006306 <aci_gatt_add_service+0x8c>
 80062fc:	e007      	b.n	800630e <aci_gatt_add_service+0x94>
    {
      case 1: size = 2; break;
 80062fe:	2302      	movs	r3, #2
 8006300:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8006304:	e005      	b.n	8006312 <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 8006306:	2310      	movs	r3, #16
 8006308:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800630c:	e001      	b.n	8006312 <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 800630e:	2347      	movs	r3, #71	; 0x47
 8006310:	e05d      	b.n	80063ce <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8006312:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006316:	1c58      	adds	r0, r3, #1
 8006318:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800631c:	463b      	mov	r3, r7
 800631e:	6819      	ldr	r1, [r3, #0]
 8006320:	f000 fd5e 	bl	8006de0 <Osal_MemCpy>
    index_input += size;
 8006324:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8006328:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800632c:	4413      	add	r3, r2
 800632e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 8006332:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006336:	1dba      	adds	r2, r7, #6
 8006338:	7812      	ldrb	r2, [r2, #0]
 800633a:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800633c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006340:	3301      	adds	r3, #1
 8006342:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8006346:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800634a:	1d7a      	adds	r2, r7, #5
 800634c:	7812      	ldrb	r2, [r2, #0]
 800634e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8006350:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006354:	3301      	adds	r3, #1
 8006356:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800635a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800635e:	2218      	movs	r2, #24
 8006360:	2100      	movs	r1, #0
 8006362:	4618      	mov	r0, r3
 8006364:	f000 fd4c 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006368:	233f      	movs	r3, #63	; 0x3f
 800636a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800636e:	f44f 7381 	mov.w	r3, #258	; 0x102
 8006372:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006376:	f107 0310 	add.w	r3, r7, #16
 800637a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800637e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006382:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8006386:	f107 030c 	add.w	r3, r7, #12
 800638a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800638e:	2303      	movs	r3, #3
 8006390:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006394:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fbf4 	bl	8006b88 <hci_send_req>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	da01      	bge.n	80063aa <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 80063a6:	23ff      	movs	r3, #255	; 0xff
 80063a8:	e011      	b.n	80063ce <aci_gatt_add_service+0x154>
  if ( resp.Status )
 80063aa:	f107 030c 	add.w	r3, r7, #12
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d003      	beq.n	80063bc <aci_gatt_add_service+0x142>
    return resp.Status;
 80063b4:	f107 030c 	add.w	r3, r7, #12
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	e008      	b.n	80063ce <aci_gatt_add_service+0x154>
  *Service_Handle = resp.Service_Handle;
 80063bc:	f107 030c 	add.w	r3, r7, #12
 80063c0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80063c4:	b29a      	uxth	r2, r3
 80063c6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80063ca:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd90      	pop	{r4, r7, pc}

080063d8 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80063d8:	b590      	push	{r4, r7, lr}
 80063da:	b0d1      	sub	sp, #324	; 0x144
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4604      	mov	r4, r0
 80063e0:	4608      	mov	r0, r1
 80063e2:	f107 0108 	add.w	r1, r7, #8
 80063e6:	600a      	str	r2, [r1, #0]
 80063e8:	4619      	mov	r1, r3
 80063ea:	f107 030e 	add.w	r3, r7, #14
 80063ee:	4622      	mov	r2, r4
 80063f0:	801a      	strh	r2, [r3, #0]
 80063f2:	f107 030d 	add.w	r3, r7, #13
 80063f6:	4602      	mov	r2, r0
 80063f8:	701a      	strb	r2, [r3, #0]
 80063fa:	1dbb      	adds	r3, r7, #6
 80063fc:	460a      	mov	r2, r1
 80063fe:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8006400:	f107 0318 	add.w	r3, r7, #24
 8006404:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006408:	f107 030d 	add.w	r3, r7, #13
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	2b01      	cmp	r3, #1
 8006410:	d008      	beq.n	8006424 <aci_gatt_add_char+0x4c>
 8006412:	f107 030d 	add.w	r3, r7, #13
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	2b02      	cmp	r3, #2
 800641a:	d101      	bne.n	8006420 <aci_gatt_add_char+0x48>
 800641c:	2313      	movs	r3, #19
 800641e:	e002      	b.n	8006426 <aci_gatt_add_char+0x4e>
 8006420:	2303      	movs	r3, #3
 8006422:	e000      	b.n	8006426 <aci_gatt_add_char+0x4e>
 8006424:	2305      	movs	r3, #5
 8006426:	f107 0218 	add.w	r2, r7, #24
 800642a:	4413      	add	r3, r2
 800642c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006430:	f107 0314 	add.w	r3, r7, #20
 8006434:	2203      	movs	r2, #3
 8006436:	2100      	movs	r1, #0
 8006438:	4618      	mov	r0, r3
 800643a:	f000 fce1 	bl	8006e00 <Osal_MemSet>
  int index_input = 0;
 800643e:	2300      	movs	r3, #0
 8006440:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 8006444:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006448:	f107 020e 	add.w	r2, r7, #14
 800644c:	8812      	ldrh	r2, [r2, #0]
 800644e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006450:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006454:	3302      	adds	r3, #2
 8006456:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800645a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800645e:	f107 020d 	add.w	r2, r7, #13
 8006462:	7812      	ldrb	r2, [r2, #0]
 8006464:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006466:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800646a:	3301      	adds	r3, #1
 800646c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8006470:	f107 030d 	add.w	r3, r7, #13
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	2b01      	cmp	r3, #1
 8006478:	d002      	beq.n	8006480 <aci_gatt_add_char+0xa8>
 800647a:	2b02      	cmp	r3, #2
 800647c:	d004      	beq.n	8006488 <aci_gatt_add_char+0xb0>
 800647e:	e007      	b.n	8006490 <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
 8006480:	2302      	movs	r3, #2
 8006482:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8006486:	e005      	b.n	8006494 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 8006488:	2310      	movs	r3, #16
 800648a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800648e:	e001      	b.n	8006494 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 8006490:	2347      	movs	r3, #71	; 0x47
 8006492:	e086      	b.n	80065a2 <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8006494:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006498:	1cd8      	adds	r0, r3, #3
 800649a:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800649e:	f107 0308 	add.w	r3, r7, #8
 80064a2:	6819      	ldr	r1, [r3, #0]
 80064a4:	f000 fc9c 	bl	8006de0 <Osal_MemCpy>
    index_input += size;
 80064a8:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 80064ac:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80064b0:	4413      	add	r3, r2
 80064b2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80064b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80064ba:	1dba      	adds	r2, r7, #6
 80064bc:	8812      	ldrh	r2, [r2, #0]
 80064be:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80064c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80064c4:	3302      	adds	r3, #2
 80064c6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80064ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80064ce:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 80064d2:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80064d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80064d8:	3301      	adds	r3, #1
 80064da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80064de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80064e2:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 80064e6:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 80064e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80064ec:	3301      	adds	r3, #1
 80064ee:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 80064f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80064f6:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 80064fa:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80064fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006500:	3301      	adds	r3, #1
 8006502:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8006506:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800650a:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800650e:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8006510:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006514:	3301      	adds	r3, #1
 8006516:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800651a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800651e:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 8006522:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8006524:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006528:	3301      	adds	r3, #1
 800652a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800652e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006532:	2218      	movs	r2, #24
 8006534:	2100      	movs	r1, #0
 8006536:	4618      	mov	r0, r3
 8006538:	f000 fc62 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800653c:	233f      	movs	r3, #63	; 0x3f
 800653e:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 8006542:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006546:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800654a:	f107 0318 	add.w	r3, r7, #24
 800654e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8006552:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006556:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800655a:	f107 0314 	add.w	r3, r7, #20
 800655e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8006562:	2303      	movs	r3, #3
 8006564:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006568:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800656c:	2100      	movs	r1, #0
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fb0a 	bl	8006b88 <hci_send_req>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	da01      	bge.n	800657e <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800657a:	23ff      	movs	r3, #255	; 0xff
 800657c:	e011      	b.n	80065a2 <aci_gatt_add_char+0x1ca>
  if ( resp.Status )
 800657e:	f107 0314 	add.w	r3, r7, #20
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <aci_gatt_add_char+0x1b8>
    return resp.Status;
 8006588:	f107 0314 	add.w	r3, r7, #20
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	e008      	b.n	80065a2 <aci_gatt_add_char+0x1ca>
  *Char_Handle = resp.Char_Handle;
 8006590:	f107 0314 	add.w	r3, r7, #20
 8006594:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006598:	b29a      	uxth	r2, r3
 800659a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800659e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd90      	pop	{r4, r7, pc}

080065ac <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80065ac:	b5b0      	push	{r4, r5, r7, lr}
 80065ae:	b0cc      	sub	sp, #304	; 0x130
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	4605      	mov	r5, r0
 80065b4:	460c      	mov	r4, r1
 80065b6:	4610      	mov	r0, r2
 80065b8:	4619      	mov	r1, r3
 80065ba:	1dbb      	adds	r3, r7, #6
 80065bc:	462a      	mov	r2, r5
 80065be:	801a      	strh	r2, [r3, #0]
 80065c0:	1d3b      	adds	r3, r7, #4
 80065c2:	4622      	mov	r2, r4
 80065c4:	801a      	strh	r2, [r3, #0]
 80065c6:	1cfb      	adds	r3, r7, #3
 80065c8:	4602      	mov	r2, r0
 80065ca:	701a      	strb	r2, [r3, #0]
 80065cc:	1cbb      	adds	r3, r7, #2
 80065ce:	460a      	mov	r2, r1
 80065d0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 80065d2:	f107 0310 	add.w	r3, r7, #16
 80065d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80065da:	f107 030f 	add.w	r3, r7, #15
 80065de:	2200      	movs	r2, #0
 80065e0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80065e2:	2300      	movs	r3, #0
 80065e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 80065e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065ec:	1dba      	adds	r2, r7, #6
 80065ee:	8812      	ldrh	r2, [r2, #0]
 80065f0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80065f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80065f6:	3302      	adds	r3, #2
 80065f8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 80065fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006600:	1d3a      	adds	r2, r7, #4
 8006602:	8812      	ldrh	r2, [r2, #0]
 8006604:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006606:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800660a:	3302      	adds	r3, #2
 800660c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 8006610:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006614:	1cfa      	adds	r2, r7, #3
 8006616:	7812      	ldrb	r2, [r2, #0]
 8006618:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800661a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800661e:	3301      	adds	r3, #1
 8006620:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8006624:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006628:	1cba      	adds	r2, r7, #2
 800662a:	7812      	ldrb	r2, [r2, #0]
 800662c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800662e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006632:	3301      	adds	r3, #1
 8006634:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8006638:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800663c:	1d98      	adds	r0, r3, #6
 800663e:	1cbb      	adds	r3, r7, #2
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	461a      	mov	r2, r3
 8006644:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8006648:	f000 fbca 	bl	8006de0 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800664c:	1cbb      	adds	r3, r7, #2
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006654:	4413      	add	r3, r2
 8006656:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800665a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800665e:	2218      	movs	r2, #24
 8006660:	2100      	movs	r1, #0
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fbcc 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006668:	233f      	movs	r3, #63	; 0x3f
 800666a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800666e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8006672:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006676:	f107 0310 	add.w	r3, r7, #16
 800667a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800667e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006682:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006686:	f107 030f 	add.w	r3, r7, #15
 800668a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800668e:	2301      	movs	r3, #1
 8006690:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006694:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006698:	2100      	movs	r1, #0
 800669a:	4618      	mov	r0, r3
 800669c:	f000 fa74 	bl	8006b88 <hci_send_req>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	da01      	bge.n	80066aa <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 80066a6:	23ff      	movs	r3, #255	; 0xff
 80066a8:	e002      	b.n	80066b0 <aci_gatt_update_char_value+0x104>
  return status;
 80066aa:	f107 030f 	add.w	r3, r7, #15
 80066ae:	781b      	ldrb	r3, [r3, #0]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bdb0      	pop	{r4, r5, r7, pc}

080066ba <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b0cc      	sub	sp, #304	; 0x130
 80066be:	af00      	add	r7, sp, #0
 80066c0:	463b      	mov	r3, r7
 80066c2:	601a      	str	r2, [r3, #0]
 80066c4:	1dfb      	adds	r3, r7, #7
 80066c6:	4602      	mov	r2, r0
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	1dbb      	adds	r3, r7, #6
 80066cc:	460a      	mov	r2, r1
 80066ce:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80066d0:	f107 0310 	add.w	r3, r7, #16
 80066d4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80066d8:	f107 030f 	add.w	r3, r7, #15
 80066dc:	2200      	movs	r2, #0
 80066de:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 80066e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066ea:	1dfa      	adds	r2, r7, #7
 80066ec:	7812      	ldrb	r2, [r2, #0]
 80066ee:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80066f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80066f4:	3301      	adds	r3, #1
 80066f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 80066fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066fe:	1dba      	adds	r2, r7, #6
 8006700:	7812      	ldrb	r2, [r2, #0]
 8006702:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006704:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006708:	3301      	adds	r3, #1
 800670a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800670e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006712:	1c98      	adds	r0, r3, #2
 8006714:	1dbb      	adds	r3, r7, #6
 8006716:	781a      	ldrb	r2, [r3, #0]
 8006718:	463b      	mov	r3, r7
 800671a:	6819      	ldr	r1, [r3, #0]
 800671c:	f000 fb60 	bl	8006de0 <Osal_MemCpy>
  index_input += Length;
 8006720:	1dbb      	adds	r3, r7, #6
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006728:	4413      	add	r3, r2
 800672a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800672e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006732:	2218      	movs	r2, #24
 8006734:	2100      	movs	r1, #0
 8006736:	4618      	mov	r0, r3
 8006738:	f000 fb62 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800673c:	233f      	movs	r3, #63	; 0x3f
 800673e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 8006742:	230c      	movs	r3, #12
 8006744:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006748:	f107 0310 	add.w	r3, r7, #16
 800674c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006750:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006754:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006758:	f107 030f 	add.w	r3, r7, #15
 800675c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006760:	2301      	movs	r3, #1
 8006762:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006766:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800676a:	2100      	movs	r1, #0
 800676c:	4618      	mov	r0, r3
 800676e:	f000 fa0b 	bl	8006b88 <hci_send_req>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	da01      	bge.n	800677c <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 8006778:	23ff      	movs	r3, #255	; 0xff
 800677a:	e002      	b.n	8006782 <aci_hal_write_config_data+0xc8>
  return status;
 800677c:	f107 030f 	add.w	r3, r7, #15
 8006780:	781b      	ldrb	r3, [r3, #0]
}
 8006782:	4618      	mov	r0, r3
 8006784:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b0cc      	sub	sp, #304	; 0x130
 8006790:	af00      	add	r7, sp, #0
 8006792:	4602      	mov	r2, r0
 8006794:	1dfb      	adds	r3, r7, #7
 8006796:	701a      	strb	r2, [r3, #0]
 8006798:	1dbb      	adds	r3, r7, #6
 800679a:	460a      	mov	r2, r1
 800679c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800679e:	f107 0310 	add.w	r3, r7, #16
 80067a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80067a6:	f107 030f 	add.w	r3, r7, #15
 80067aa:	2200      	movs	r2, #0
 80067ac:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80067ae:	2300      	movs	r3, #0
 80067b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 80067b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067b8:	1dfa      	adds	r2, r7, #7
 80067ba:	7812      	ldrb	r2, [r2, #0]
 80067bc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80067be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80067c2:	3301      	adds	r3, #1
 80067c4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 80067c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067cc:	1dba      	adds	r2, r7, #6
 80067ce:	7812      	ldrb	r2, [r2, #0]
 80067d0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80067d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80067d6:	3301      	adds	r3, #1
 80067d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80067dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80067e0:	2218      	movs	r2, #24
 80067e2:	2100      	movs	r1, #0
 80067e4:	4618      	mov	r0, r3
 80067e6:	f000 fb0b 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80067ea:	233f      	movs	r3, #63	; 0x3f
 80067ec:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 80067f0:	230f      	movs	r3, #15
 80067f2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80067f6:	f107 0310 	add.w	r3, r7, #16
 80067fa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80067fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006802:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006806:	f107 030f 	add.w	r3, r7, #15
 800680a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800680e:	2301      	movs	r3, #1
 8006810:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006814:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006818:	2100      	movs	r1, #0
 800681a:	4618      	mov	r0, r3
 800681c:	f000 f9b4 	bl	8006b88 <hci_send_req>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	da01      	bge.n	800682a <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 8006826:	23ff      	movs	r3, #255	; 0xff
 8006828:	e002      	b.n	8006830 <aci_hal_set_tx_power_level+0xa4>
  return status;
 800682a:	f107 030f 	add.w	r3, r7, #15
 800682e:	781b      	ldrb	r3, [r3, #0]
}
 8006830:	4618      	mov	r0, r3
 8006832:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b0cc      	sub	sp, #304	; 0x130
 800683e:	af00      	add	r7, sp, #0
 8006840:	4602      	mov	r2, r0
 8006842:	1dbb      	adds	r3, r7, #6
 8006844:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8006846:	f107 0310 	add.w	r3, r7, #16
 800684a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800684e:	f107 030f 	add.w	r3, r7, #15
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800685c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006860:	1dba      	adds	r2, r7, #6
 8006862:	8812      	ldrh	r2, [r2, #0]
 8006864:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006866:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800686a:	3302      	adds	r3, #2
 800686c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006870:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006874:	2218      	movs	r2, #24
 8006876:	2100      	movs	r1, #0
 8006878:	4618      	mov	r0, r3
 800687a:	f000 fac1 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800687e:	233f      	movs	r3, #63	; 0x3f
 8006880:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 8006884:	2318      	movs	r3, #24
 8006886:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800688a:	f107 0310 	add.w	r3, r7, #16
 800688e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006892:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006896:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800689a:	f107 030f 	add.w	r3, r7, #15
 800689e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80068a2:	2301      	movs	r3, #1
 80068a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80068a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80068ac:	2100      	movs	r1, #0
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f96a 	bl	8006b88 <hci_send_req>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	da01      	bge.n	80068be <aci_hal_set_radio_activity_mask+0x84>
    return BLE_STATUS_TIMEOUT;
 80068ba:	23ff      	movs	r3, #255	; 0xff
 80068bc:	e002      	b.n	80068c4 <aci_hal_set_radio_activity_mask+0x8a>
  return status;
 80068be:	f107 030f 	add.w	r3, r7, #15
 80068c2:	781b      	ldrb	r3, [r3, #0]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b088      	sub	sp, #32
 80068d2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80068d8:	f107 0308 	add.w	r3, r7, #8
 80068dc:	2218      	movs	r2, #24
 80068de:	2100      	movs	r1, #0
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 fa8d 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x03;
 80068e6:	2303      	movs	r3, #3
 80068e8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 80068ea:	2303      	movs	r3, #3
 80068ec:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80068ee:	1dfb      	adds	r3, r7, #7
 80068f0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80068f2:	2301      	movs	r3, #1
 80068f4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80068f6:	f107 0308 	add.w	r3, r7, #8
 80068fa:	2100      	movs	r1, #0
 80068fc:	4618      	mov	r0, r3
 80068fe:	f000 f943 	bl	8006b88 <hci_send_req>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	da01      	bge.n	800690c <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006908:	23ff      	movs	r3, #255	; 0xff
 800690a:	e000      	b.n	800690e <hci_reset+0x40>
  return status;
 800690c:	79fb      	ldrb	r3, [r7, #7]
}
 800690e:	4618      	mov	r0, r3
 8006910:	3720      	adds	r7, #32
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8006916:	b580      	push	{r7, lr}
 8006918:	b0ce      	sub	sp, #312	; 0x138
 800691a:	af00      	add	r7, sp, #0
 800691c:	f107 0308 	add.w	r3, r7, #8
 8006920:	6019      	str	r1, [r3, #0]
 8006922:	1d3b      	adds	r3, r7, #4
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	f107 030e 	add.w	r3, r7, #14
 800692a:	4602      	mov	r2, r0
 800692c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800692e:	f107 0318 	add.w	r3, r7, #24
 8006932:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006936:	f107 0310 	add.w	r3, r7, #16
 800693a:	2205      	movs	r2, #5
 800693c:	2100      	movs	r1, #0
 800693e:	4618      	mov	r0, r3
 8006940:	f000 fa5e 	bl	8006e00 <Osal_MemSet>
  int index_input = 0;
 8006944:	2300      	movs	r3, #0
 8006946:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800694a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800694e:	f107 020e 	add.w	r2, r7, #14
 8006952:	8812      	ldrh	r2, [r2, #0]
 8006954:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006956:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800695a:	3302      	adds	r3, #2
 800695c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006960:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006964:	2218      	movs	r2, #24
 8006966:	2100      	movs	r1, #0
 8006968:	4618      	mov	r0, r3
 800696a:	f000 fa49 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x08;
 800696e:	2308      	movs	r3, #8
 8006970:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 8006974:	2330      	movs	r3, #48	; 0x30
 8006976:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800697a:	f107 0318 	add.w	r3, r7, #24
 800697e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8006982:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006986:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800698a:	f107 0310 	add.w	r3, r7, #16
 800698e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8006992:	2305      	movs	r3, #5
 8006994:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006998:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800699c:	2100      	movs	r1, #0
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f8f2 	bl	8006b88 <hci_send_req>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	da01      	bge.n	80069ae <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 80069aa:	23ff      	movs	r3, #255	; 0xff
 80069ac:	e016      	b.n	80069dc <hci_le_read_phy+0xc6>
  if ( resp.Status )
 80069ae:	f107 0310 	add.w	r3, r7, #16
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d003      	beq.n	80069c0 <hci_le_read_phy+0xaa>
    return resp.Status;
 80069b8:	f107 0310 	add.w	r3, r7, #16
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	e00d      	b.n	80069dc <hci_le_read_phy+0xc6>
  *TX_PHY = resp.TX_PHY;
 80069c0:	f107 0310 	add.w	r3, r7, #16
 80069c4:	78da      	ldrb	r2, [r3, #3]
 80069c6:	f107 0308 	add.w	r3, r7, #8
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 80069ce:	f107 0310 	add.w	r3, r7, #16
 80069d2:	791a      	ldrb	r2, [r3, #4]
 80069d4:	1d3b      	adds	r3, r7, #4
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80069da:	2300      	movs	r3, #0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 80069e6:	b590      	push	{r4, r7, lr}
 80069e8:	b0cd      	sub	sp, #308	; 0x134
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	4604      	mov	r4, r0
 80069ee:	4608      	mov	r0, r1
 80069f0:	4611      	mov	r1, r2
 80069f2:	1dfb      	adds	r3, r7, #7
 80069f4:	4622      	mov	r2, r4
 80069f6:	701a      	strb	r2, [r3, #0]
 80069f8:	1dbb      	adds	r3, r7, #6
 80069fa:	4602      	mov	r2, r0
 80069fc:	701a      	strb	r2, [r3, #0]
 80069fe:	1d7b      	adds	r3, r7, #5
 8006a00:	460a      	mov	r2, r1
 8006a02:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8006a04:	f107 0310 	add.w	r3, r7, #16
 8006a08:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006a0c:	f107 030f 	add.w	r3, r7, #15
 8006a10:	2200      	movs	r2, #0
 8006a12:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8006a1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a1e:	1dfa      	adds	r2, r7, #7
 8006a20:	7812      	ldrb	r2, [r2, #0]
 8006a22:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006a24:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006a28:	3301      	adds	r3, #1
 8006a2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 8006a2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a32:	1dba      	adds	r2, r7, #6
 8006a34:	7812      	ldrb	r2, [r2, #0]
 8006a36:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006a38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 8006a42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a46:	1d7a      	adds	r2, r7, #5
 8006a48:	7812      	ldrb	r2, [r2, #0]
 8006a4a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006a4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006a50:	3301      	adds	r3, #1
 8006a52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006a56:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006a5a:	2218      	movs	r2, #24
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f000 f9ce 	bl	8006e00 <Osal_MemSet>
  rq.ogf = 0x08;
 8006a64:	2308      	movs	r3, #8
 8006a66:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 8006a6a:	2331      	movs	r3, #49	; 0x31
 8006a6c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006a70:	f107 0310 	add.w	r3, r7, #16
 8006a74:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006a78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006a7c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006a80:	f107 030f 	add.w	r3, r7, #15
 8006a84:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006a8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006a92:	2100      	movs	r1, #0
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 f877 	bl	8006b88 <hci_send_req>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	da01      	bge.n	8006aa4 <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 8006aa0:	23ff      	movs	r3, #255	; 0xff
 8006aa2:	e002      	b.n	8006aaa <hci_le_set_default_phy+0xc4>
  return status;
 8006aa4:	f107 030f 	add.w	r3, r7, #15
 8006aa8:	781b      	ldrb	r3, [r3, #0]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd90      	pop	{r4, r7, pc}

08006ab4 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	4a08      	ldr	r2, [pc, #32]	; (8006ae4 <hci_init+0x30>)
 8006ac4:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8006ac6:	4a08      	ldr	r2, [pc, #32]	; (8006ae8 <hci_init+0x34>)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8006acc:	4806      	ldr	r0, [pc, #24]	; (8006ae8 <hci_init+0x34>)
 8006ace:	f000 f973 	bl	8006db8 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 f8d4 	bl	8006c84 <TlInit>

  return;
 8006adc:	bf00      	nop
}
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	200002e8 	.word	0x200002e8
 8006ae8:	200002c0 	.word	0x200002c0

08006aec <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8006af2:	4822      	ldr	r0, [pc, #136]	; (8006b7c <hci_user_evt_proc+0x90>)
 8006af4:	f000 fcb6 	bl	8007464 <LST_is_empty>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d12b      	bne.n	8006b56 <hci_user_evt_proc+0x6a>
 8006afe:	4b20      	ldr	r3, [pc, #128]	; (8006b80 <hci_user_evt_proc+0x94>)
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d027      	beq.n	8006b56 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8006b06:	f107 030c 	add.w	r3, r7, #12
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	481b      	ldr	r0, [pc, #108]	; (8006b7c <hci_user_evt_proc+0x90>)
 8006b0e:	f000 fd38 	bl	8007582 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8006b12:	4b1c      	ldr	r3, [pc, #112]	; (8006b84 <hci_user_evt_proc+0x98>)
 8006b14:	69db      	ldr	r3, [r3, #28]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00c      	beq.n	8006b34 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8006b22:	4b18      	ldr	r3, [pc, #96]	; (8006b84 <hci_user_evt_proc+0x98>)
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	1d3a      	adds	r2, r7, #4
 8006b28:	4610      	mov	r0, r2
 8006b2a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8006b2c:	793a      	ldrb	r2, [r7, #4]
 8006b2e:	4b14      	ldr	r3, [pc, #80]	; (8006b80 <hci_user_evt_proc+0x94>)
 8006b30:	701a      	strb	r2, [r3, #0]
 8006b32:	e002      	b.n	8006b3a <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8006b34:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <hci_user_evt_proc+0x94>)
 8006b36:	2201      	movs	r2, #1
 8006b38:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8006b3a:	4b11      	ldr	r3, [pc, #68]	; (8006b80 <hci_user_evt_proc+0x94>)
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d004      	beq.n	8006b4c <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	4618      	mov	r0, r3
 8006b46:	f000 ffd3 	bl	8007af0 <TL_MM_EvtDone>
 8006b4a:	e004      	b.n	8006b56 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	480a      	ldr	r0, [pc, #40]	; (8006b7c <hci_user_evt_proc+0x90>)
 8006b52:	f000 fca9 	bl	80074a8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8006b56:	4809      	ldr	r0, [pc, #36]	; (8006b7c <hci_user_evt_proc+0x90>)
 8006b58:	f000 fc84 	bl	8007464 <LST_is_empty>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d107      	bne.n	8006b72 <hci_user_evt_proc+0x86>
 8006b62:	4b07      	ldr	r3, [pc, #28]	; (8006b80 <hci_user_evt_proc+0x94>)
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d003      	beq.n	8006b72 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8006b6a:	4804      	ldr	r0, [pc, #16]	; (8006b7c <hci_user_evt_proc+0x90>)
 8006b6c:	f001 fbbf 	bl	80082ee <hci_notify_asynch_evt>
  }


  return;
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop
}
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	200001ac 	.word	0x200001ac
 8006b80:	200001b8 	.word	0x200001b8
 8006b84:	200002c0 	.word	0x200002c0

08006b88 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b088      	sub	sp, #32
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	460b      	mov	r3, r1
 8006b92:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8006b94:	2000      	movs	r0, #0
 8006b96:	f000 f8cb 	bl	8006d30 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	885b      	ldrh	r3, [r3, #2]
 8006ba2:	b21b      	sxth	r3, r3
 8006ba4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ba8:	b21a      	sxth	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	881b      	ldrh	r3, [r3, #0]
 8006bae:	029b      	lsls	r3, r3, #10
 8006bb0:	b21b      	sxth	r3, r3
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	b21b      	sxth	r3, r3
 8006bb6:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	b2d9      	uxtb	r1, r3
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	8bbb      	ldrh	r3, [r7, #28]
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 f88d 	bl	8006ce4 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8006bca:	e04e      	b.n	8006c6a <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8006bcc:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8006bd0:	f001 fba4 	bl	800831c <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8006bd4:	e043      	b.n	8006c5e <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8006bd6:	f107 030c 	add.w	r3, r7, #12
 8006bda:	4619      	mov	r1, r3
 8006bdc:	4828      	ldr	r0, [pc, #160]	; (8006c80 <hci_send_req+0xf8>)
 8006bde:	f000 fcd0 	bl	8007582 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	7a5b      	ldrb	r3, [r3, #9]
 8006be6:	2b0f      	cmp	r3, #15
 8006be8:	d114      	bne.n	8006c14 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	330b      	adds	r3, #11
 8006bee:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	885b      	ldrh	r3, [r3, #2]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	8bba      	ldrh	r2, [r7, #28]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d104      	bne.n	8006c06 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	7812      	ldrb	r2, [r2, #0]
 8006c04:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	785b      	ldrb	r3, [r3, #1]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d027      	beq.n	8006c5e <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	77fb      	strb	r3, [r7, #31]
 8006c12:	e024      	b.n	8006c5e <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	330b      	adds	r3, #11
 8006c18:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	8bba      	ldrh	r2, [r7, #28]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d114      	bne.n	8006c52 <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	7a9b      	ldrb	r3, [r3, #10]
 8006c2c:	3b03      	subs	r3, #3
 8006c2e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	695a      	ldr	r2, [r3, #20]
 8006c34:	7dfb      	ldrb	r3, [r7, #23]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	bfa8      	it	ge
 8006c3a:	461a      	movge	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6918      	ldr	r0, [r3, #16]
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	1cd9      	adds	r1, r3, #3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	f002 f967 	bl	8008f20 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8006c5e:	4808      	ldr	r0, [pc, #32]	; (8006c80 <hci_send_req+0xf8>)
 8006c60:	f000 fc00 	bl	8007464 <LST_is_empty>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d0b5      	beq.n	8006bd6 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8006c6a:	7ffb      	ldrb	r3, [r7, #31]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d0ad      	beq.n	8006bcc <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8006c70:	2001      	movs	r0, #1
 8006c72:	f000 f85d 	bl	8006d30 <NotifyCmdStatus>

  return 0;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3720      	adds	r7, #32
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	200002e0 	.word	0x200002e0

08006c84 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b086      	sub	sp, #24
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8006c8c:	480f      	ldr	r0, [pc, #60]	; (8006ccc <TlInit+0x48>)
 8006c8e:	f000 fbd9 	bl	8007444 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8006c92:	4a0f      	ldr	r2, [pc, #60]	; (8006cd0 <TlInit+0x4c>)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8006c98:	480e      	ldr	r0, [pc, #56]	; (8006cd4 <TlInit+0x50>)
 8006c9a:	f000 fbd3 	bl	8007444 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8006c9e:	4b0e      	ldr	r3, [pc, #56]	; (8006cd8 <TlInit+0x54>)
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8006ca4:	4b0d      	ldr	r3, [pc, #52]	; (8006cdc <TlInit+0x58>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00a      	beq.n	8006cc2 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8006cb0:	4b0b      	ldr	r3, [pc, #44]	; (8006ce0 <TlInit+0x5c>)
 8006cb2:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8006cb4:	4b09      	ldr	r3, [pc, #36]	; (8006cdc <TlInit+0x58>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f107 0208 	add.w	r2, r7, #8
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	4798      	blx	r3
  }

  return;
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
}
 8006cc4:	3718      	adds	r7, #24
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	200002e0 	.word	0x200002e0
 8006cd0:	200001b4 	.word	0x200001b4
 8006cd4:	200001ac 	.word	0x200001ac
 8006cd8:	200001b8 	.word	0x200001b8
 8006cdc:	200002c0 	.word	0x200002c0
 8006ce0:	08006d71 	.word	0x08006d71

08006ce4 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	603a      	str	r2, [r7, #0]
 8006cee:	80fb      	strh	r3, [r7, #6]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8006cf4:	4b0c      	ldr	r3, [pc, #48]	; (8006d28 <SendCmd+0x44>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	88fa      	ldrh	r2, [r7, #6]
 8006cfa:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8006cfe:	4b0a      	ldr	r3, [pc, #40]	; (8006d28 <SendCmd+0x44>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	797a      	ldrb	r2, [r7, #5]
 8006d04:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8006d06:	4b08      	ldr	r3, [pc, #32]	; (8006d28 <SendCmd+0x44>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	797a      	ldrb	r2, [r7, #5]
 8006d0e:	6839      	ldr	r1, [r7, #0]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f002 f905 	bl	8008f20 <memcpy>

  hciContext.io.Send(0,0);
 8006d16:	4b05      	ldr	r3, [pc, #20]	; (8006d2c <SendCmd+0x48>)
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	4798      	blx	r3

  return;
 8006d20:	bf00      	nop
}
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	200001b4 	.word	0x200001b4
 8006d2c:	200002c0 	.word	0x200002c0

08006d30 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	4603      	mov	r3, r0
 8006d38:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d108      	bne.n	8006d52 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8006d40:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <NotifyCmdStatus+0x3c>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00d      	beq.n	8006d64 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8006d48:	4b08      	ldr	r3, [pc, #32]	; (8006d6c <NotifyCmdStatus+0x3c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8006d50:	e008      	b.n	8006d64 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8006d52:	4b06      	ldr	r3, [pc, #24]	; (8006d6c <NotifyCmdStatus+0x3c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d004      	beq.n	8006d64 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8006d5a:	4b04      	ldr	r3, [pc, #16]	; (8006d6c <NotifyCmdStatus+0x3c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2001      	movs	r0, #1
 8006d60:	4798      	blx	r3
  return;
 8006d62:	bf00      	nop
 8006d64:	bf00      	nop
}
 8006d66:	3708      	adds	r7, #8
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	200002e8 	.word	0x200002e8

08006d70 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	7a5b      	ldrb	r3, [r3, #9]
 8006d7c:	2b0f      	cmp	r3, #15
 8006d7e:	d003      	beq.n	8006d88 <TlEvtReceived+0x18>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	7a5b      	ldrb	r3, [r3, #9]
 8006d84:	2b0e      	cmp	r3, #14
 8006d86:	d107      	bne.n	8006d98 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8006d88:	6879      	ldr	r1, [r7, #4]
 8006d8a:	4809      	ldr	r0, [pc, #36]	; (8006db0 <TlEvtReceived+0x40>)
 8006d8c:	f000 fbb2 	bl	80074f4 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8006d90:	2000      	movs	r0, #0
 8006d92:	f001 fab8 	bl	8008306 <hci_cmd_resp_release>
 8006d96:	e006      	b.n	8006da6 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	4806      	ldr	r0, [pc, #24]	; (8006db4 <TlEvtReceived+0x44>)
 8006d9c:	f000 fbaa 	bl	80074f4 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8006da0:	4804      	ldr	r0, [pc, #16]	; (8006db4 <TlEvtReceived+0x44>)
 8006da2:	f001 faa4 	bl	80082ee <hci_notify_asynch_evt>
  }

  return;
 8006da6:	bf00      	nop
}
 8006da8:	3708      	adds	r7, #8
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	200002e0 	.word	0x200002e0
 8006db4:	200001ac 	.word	0x200001ac

08006db8 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a05      	ldr	r2, [pc, #20]	; (8006dd8 <hci_register_io_bus+0x20>)
 8006dc4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a04      	ldr	r2, [pc, #16]	; (8006ddc <hci_register_io_bus+0x24>)
 8006dca:	611a      	str	r2, [r3, #16]

  return;
 8006dcc:	bf00      	nop
}
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	08007869 	.word	0x08007869
 8006ddc:	080078d1 	.word	0x080078d1

08006de0 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	68b9      	ldr	r1, [r7, #8]
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f002 f895 	bl	8008f20 <memcpy>
 8006df6:	4603      	mov	r3, r0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	68b9      	ldr	r1, [r7, #8]
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f002 f893 	bl	8008f3c <memset>
 8006e16:	4603      	mov	r3, r0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	4603      	mov	r3, r0
 8006e28:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8006e2a:	4b0f      	ldr	r3, [pc, #60]	; (8006e68 <OTP_Read+0x48>)
 8006e2c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006e2e:	e002      	b.n	8006e36 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	3b08      	subs	r3, #8
 8006e34:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	3307      	adds	r3, #7
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	79fa      	ldrb	r2, [r7, #7]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d003      	beq.n	8006e4a <OTP_Read+0x2a>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a09      	ldr	r2, [pc, #36]	; (8006e6c <OTP_Read+0x4c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d1f2      	bne.n	8006e30 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3307      	adds	r3, #7
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	79fa      	ldrb	r2, [r7, #7]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d001      	beq.n	8006e5a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8006e56:	2300      	movs	r3, #0
 8006e58:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	1fff73f8 	.word	0x1fff73f8
 8006e6c:	1fff7000 	.word	0x1fff7000

08006e70 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b08a      	sub	sp, #40	; 0x28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	3301      	adds	r3, #1
 8006e82:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	2bff      	cmp	r3, #255	; 0xff
 8006e8a:	d165      	bne.n	8006f58 <PeerToPeer_Event_Handler+0xe8>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	3302      	adds	r3, #2
 8006e90:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	881b      	ldrh	r3, [r3, #0]
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	461a      	mov	r2, r3
 8006e9a:	f640 4301 	movw	r3, #3073	; 0xc01
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d156      	bne.n	8006f50 <PeerToPeer_Event_Handler+0xe0>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	885b      	ldrh	r3, [r3, #2]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	461a      	mov	r2, r3
 8006eb0:	4b2d      	ldr	r3, [pc, #180]	; (8006f68 <PeerToPeer_Event_Handler+0xf8>)
 8006eb2:	889b      	ldrh	r3, [r3, #4]
 8006eb4:	3302      	adds	r3, #2
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d118      	bne.n	8006eec <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	7a1b      	ldrb	r3, [r3, #8]
 8006ec4:	f003 0301 	and.w	r3, r3, #1
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d007      	beq.n	8006edc <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8006ed0:	f107 0308 	add.w	r3, r7, #8
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f001 fa63 	bl	80083a0 <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 8006eda:	e03b      	b.n	8006f54 <PeerToPeer_Event_Handler+0xe4>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 8006edc:	2301      	movs	r3, #1
 8006ede:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8006ee0:	f107 0308 	add.w	r3, r7, #8
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f001 fa5b 	bl	80083a0 <P2PS_STM_App_Notification>
        break;
 8006eea:	e033      	b.n	8006f54 <PeerToPeer_Event_Handler+0xe4>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PReadServerToClientCharHdle + 1)) {
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	885b      	ldrh	r3, [r3, #2]
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	4b1c      	ldr	r3, [pc, #112]	; (8006f68 <PeerToPeer_Event_Handler+0xf8>)
 8006ef6:	88db      	ldrh	r3, [r3, #6]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d10f      	bne.n	8006f1e <PeerToPeer_Event_Handler+0xae>
            	Notification.P2P_Evt_Opcode = P2PS_STM_READ_EVT;
 8006efe:	2302      	movs	r3, #2
 8006f00:	723b      	strb	r3, [r7, #8]
            	Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	88db      	ldrh	r3, [r3, #6]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	743b      	strb	r3, [r7, #16]
            	Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	60fb      	str	r3, [r7, #12]
            	P2PS_STM_App_Notification(&Notification);
 8006f12:	f107 0308 	add.w	r3, r7, #8
 8006f16:	4618      	mov	r0, r3
 8006f18:	f001 fa42 	bl	80083a0 <P2PS_STM_App_Notification>
        break;
 8006f1c:	e01a      	b.n	8006f54 <PeerToPeer_Event_Handler+0xe4>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	885b      	ldrh	r3, [r3, #2]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	461a      	mov	r2, r3
 8006f26:	4b10      	ldr	r3, [pc, #64]	; (8006f68 <PeerToPeer_Event_Handler+0xf8>)
 8006f28:	885b      	ldrh	r3, [r3, #2]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d111      	bne.n	8006f54 <PeerToPeer_Event_Handler+0xe4>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	88db      	ldrh	r3, [r3, #6]
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	3308      	adds	r3, #8
 8006f42:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 8006f44:	f107 0308 	add.w	r3, r7, #8
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f001 fa29 	bl	80083a0 <P2PS_STM_App_Notification>
        break;
 8006f4e:	e001      	b.n	8006f54 <PeerToPeer_Event_Handler+0xe4>

        default:
          break;
 8006f50:	bf00      	nop
 8006f52:	e002      	b.n	8006f5a <PeerToPeer_Event_Handler+0xea>
        break;
 8006f54:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8006f56:	e000      	b.n	8006f5a <PeerToPeer_Event_Handler+0xea>

    default:
      break;
 8006f58:	bf00      	nop
  }

  return(return_value);
 8006f5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3728      	adds	r7, #40	; 0x28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	200001bc 	.word	0x200001bc

08006f6c <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b08a      	sub	sp, #40	; 0x28
 8006f70:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 8006f72:	4864      	ldr	r0, [pc, #400]	; (8007104 <P2PS_STM_Init+0x198>)
 8006f74:	f000 fbca 	bl	800770c <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 8006f78:	238f      	movs	r3, #143	; 0x8f
 8006f7a:	703b      	strb	r3, [r7, #0]
 8006f7c:	23e5      	movs	r3, #229	; 0xe5
 8006f7e:	707b      	strb	r3, [r7, #1]
 8006f80:	23b3      	movs	r3, #179	; 0xb3
 8006f82:	70bb      	strb	r3, [r7, #2]
 8006f84:	23d5      	movs	r3, #213	; 0xd5
 8006f86:	70fb      	strb	r3, [r7, #3]
 8006f88:	232e      	movs	r3, #46	; 0x2e
 8006f8a:	713b      	strb	r3, [r7, #4]
 8006f8c:	237f      	movs	r3, #127	; 0x7f
 8006f8e:	717b      	strb	r3, [r7, #5]
 8006f90:	234a      	movs	r3, #74	; 0x4a
 8006f92:	71bb      	strb	r3, [r7, #6]
 8006f94:	2398      	movs	r3, #152	; 0x98
 8006f96:	71fb      	strb	r3, [r7, #7]
 8006f98:	232a      	movs	r3, #42	; 0x2a
 8006f9a:	723b      	strb	r3, [r7, #8]
 8006f9c:	2348      	movs	r3, #72	; 0x48
 8006f9e:	727b      	strb	r3, [r7, #9]
 8006fa0:	237a      	movs	r3, #122	; 0x7a
 8006fa2:	72bb      	strb	r3, [r7, #10]
 8006fa4:	23cc      	movs	r3, #204	; 0xcc
 8006fa6:	72fb      	strb	r3, [r7, #11]
 8006fa8:	2340      	movs	r3, #64	; 0x40
 8006faa:	733b      	strb	r3, [r7, #12]
 8006fac:	23fe      	movs	r3, #254	; 0xfe
 8006fae:	737b      	strb	r3, [r7, #13]
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	73bb      	strb	r3, [r7, #14]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 8006fb8:	4639      	mov	r1, r7
 8006fba:	4b53      	ldr	r3, [pc, #332]	; (8007108 <P2PS_STM_Init+0x19c>)
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	2308      	movs	r3, #8
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	2002      	movs	r0, #2
 8006fc4:	f7ff f959 	bl	800627a <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 8006fc8:	2319      	movs	r3, #25
 8006fca:	703b      	strb	r3, [r7, #0]
 8006fcc:	23ed      	movs	r3, #237	; 0xed
 8006fce:	707b      	strb	r3, [r7, #1]
 8006fd0:	2382      	movs	r3, #130	; 0x82
 8006fd2:	70bb      	strb	r3, [r7, #2]
 8006fd4:	23ae      	movs	r3, #174	; 0xae
 8006fd6:	70fb      	strb	r3, [r7, #3]
 8006fd8:	23ed      	movs	r3, #237	; 0xed
 8006fda:	713b      	strb	r3, [r7, #4]
 8006fdc:	2321      	movs	r3, #33	; 0x21
 8006fde:	717b      	strb	r3, [r7, #5]
 8006fe0:	234c      	movs	r3, #76	; 0x4c
 8006fe2:	71bb      	strb	r3, [r7, #6]
 8006fe4:	239d      	movs	r3, #157	; 0x9d
 8006fe6:	71fb      	strb	r3, [r7, #7]
 8006fe8:	2341      	movs	r3, #65	; 0x41
 8006fea:	723b      	strb	r3, [r7, #8]
 8006fec:	2345      	movs	r3, #69	; 0x45
 8006fee:	727b      	strb	r3, [r7, #9]
 8006ff0:	2322      	movs	r3, #34	; 0x22
 8006ff2:	72bb      	strb	r3, [r7, #10]
 8006ff4:	238e      	movs	r3, #142	; 0x8e
 8006ff6:	72fb      	strb	r3, [r7, #11]
 8006ff8:	2341      	movs	r3, #65	; 0x41
 8006ffa:	733b      	strb	r3, [r7, #12]
 8006ffc:	23fe      	movs	r3, #254	; 0xfe
 8006ffe:	737b      	strb	r3, [r7, #13]
 8007000:	2300      	movs	r3, #0
 8007002:	73bb      	strb	r3, [r7, #14]
 8007004:	2300      	movs	r3, #0
 8007006:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8007008:	4b3f      	ldr	r3, [pc, #252]	; (8007108 <P2PS_STM_Init+0x19c>)
 800700a:	8818      	ldrh	r0, [r3, #0]
 800700c:	463a      	mov	r2, r7
 800700e:	4b3f      	ldr	r3, [pc, #252]	; (800710c <P2PS_STM_Init+0x1a0>)
 8007010:	9305      	str	r3, [sp, #20]
 8007012:	2301      	movs	r3, #1
 8007014:	9304      	str	r3, [sp, #16]
 8007016:	230a      	movs	r3, #10
 8007018:	9303      	str	r3, [sp, #12]
 800701a:	2301      	movs	r3, #1
 800701c:	9302      	str	r3, [sp, #8]
 800701e:	2300      	movs	r3, #0
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	2306      	movs	r3, #6
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	2302      	movs	r3, #2
 8007028:	2102      	movs	r1, #2
 800702a:	f7ff f9d5 	bl	80063d8 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800702e:	2319      	movs	r3, #25
 8007030:	703b      	strb	r3, [r7, #0]
 8007032:	23ed      	movs	r3, #237	; 0xed
 8007034:	707b      	strb	r3, [r7, #1]
 8007036:	2382      	movs	r3, #130	; 0x82
 8007038:	70bb      	strb	r3, [r7, #2]
 800703a:	23ae      	movs	r3, #174	; 0xae
 800703c:	70fb      	strb	r3, [r7, #3]
 800703e:	23ed      	movs	r3, #237	; 0xed
 8007040:	713b      	strb	r3, [r7, #4]
 8007042:	2321      	movs	r3, #33	; 0x21
 8007044:	717b      	strb	r3, [r7, #5]
 8007046:	234c      	movs	r3, #76	; 0x4c
 8007048:	71bb      	strb	r3, [r7, #6]
 800704a:	239d      	movs	r3, #157	; 0x9d
 800704c:	71fb      	strb	r3, [r7, #7]
 800704e:	2341      	movs	r3, #65	; 0x41
 8007050:	723b      	strb	r3, [r7, #8]
 8007052:	2345      	movs	r3, #69	; 0x45
 8007054:	727b      	strb	r3, [r7, #9]
 8007056:	2322      	movs	r3, #34	; 0x22
 8007058:	72bb      	strb	r3, [r7, #10]
 800705a:	238e      	movs	r3, #142	; 0x8e
 800705c:	72fb      	strb	r3, [r7, #11]
 800705e:	2342      	movs	r3, #66	; 0x42
 8007060:	733b      	strb	r3, [r7, #12]
 8007062:	23fe      	movs	r3, #254	; 0xfe
 8007064:	737b      	strb	r3, [r7, #13]
 8007066:	2300      	movs	r3, #0
 8007068:	73bb      	strb	r3, [r7, #14]
 800706a:	2300      	movs	r3, #0
 800706c:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800706e:	4b26      	ldr	r3, [pc, #152]	; (8007108 <P2PS_STM_Init+0x19c>)
 8007070:	8818      	ldrh	r0, [r3, #0]
 8007072:	463a      	mov	r2, r7
 8007074:	4b26      	ldr	r3, [pc, #152]	; (8007110 <P2PS_STM_Init+0x1a4>)
 8007076:	9305      	str	r3, [sp, #20]
 8007078:	2301      	movs	r3, #1
 800707a:	9304      	str	r3, [sp, #16]
 800707c:	230a      	movs	r3, #10
 800707e:	9303      	str	r3, [sp, #12]
 8007080:	2301      	movs	r3, #1
 8007082:	9302      	str	r3, [sp, #8]
 8007084:	2300      	movs	r3, #0
 8007086:	9301      	str	r3, [sp, #4]
 8007088:	2310      	movs	r3, #16
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	2304      	movs	r3, #4
 800708e:	2102      	movs	r1, #2
 8007090:	f7ff f9a2 	bl	80063d8 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PNotifyServerToClientCharHdle));

    /**
	 *   Add Dummy Data Characteristic
	 */
	COPY_P2P_READ_UUID(uuid16.Char_UUID_128);
 8007094:	2319      	movs	r3, #25
 8007096:	703b      	strb	r3, [r7, #0]
 8007098:	23ed      	movs	r3, #237	; 0xed
 800709a:	707b      	strb	r3, [r7, #1]
 800709c:	2382      	movs	r3, #130	; 0x82
 800709e:	70bb      	strb	r3, [r7, #2]
 80070a0:	23ae      	movs	r3, #174	; 0xae
 80070a2:	70fb      	strb	r3, [r7, #3]
 80070a4:	23ed      	movs	r3, #237	; 0xed
 80070a6:	713b      	strb	r3, [r7, #4]
 80070a8:	2321      	movs	r3, #33	; 0x21
 80070aa:	717b      	strb	r3, [r7, #5]
 80070ac:	234c      	movs	r3, #76	; 0x4c
 80070ae:	71bb      	strb	r3, [r7, #6]
 80070b0:	239d      	movs	r3, #157	; 0x9d
 80070b2:	71fb      	strb	r3, [r7, #7]
 80070b4:	2341      	movs	r3, #65	; 0x41
 80070b6:	723b      	strb	r3, [r7, #8]
 80070b8:	2345      	movs	r3, #69	; 0x45
 80070ba:	727b      	strb	r3, [r7, #9]
 80070bc:	2322      	movs	r3, #34	; 0x22
 80070be:	72bb      	strb	r3, [r7, #10]
 80070c0:	238e      	movs	r3, #142	; 0x8e
 80070c2:	72fb      	strb	r3, [r7, #11]
 80070c4:	2343      	movs	r3, #67	; 0x43
 80070c6:	733b      	strb	r3, [r7, #12]
 80070c8:	23fe      	movs	r3, #254	; 0xfe
 80070ca:	737b      	strb	r3, [r7, #13]
 80070cc:	2300      	movs	r3, #0
 80070ce:	73bb      	strb	r3, [r7, #14]
 80070d0:	2300      	movs	r3, #0
 80070d2:	73fb      	strb	r3, [r7, #15]
	aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <P2PS_STM_Init+0x19c>)
 80070d6:	8818      	ldrh	r0, [r3, #0]
 80070d8:	463a      	mov	r2, r7
 80070da:	4b0e      	ldr	r3, [pc, #56]	; (8007114 <P2PS_STM_Init+0x1a8>)
 80070dc:	9305      	str	r3, [sp, #20]
 80070de:	2301      	movs	r3, #1
 80070e0:	9304      	str	r3, [sp, #16]
 80070e2:	230a      	movs	r3, #10
 80070e4:	9303      	str	r3, [sp, #12]
 80070e6:	2301      	movs	r3, #1
 80070e8:	9302      	str	r3, [sp, #8]
 80070ea:	2300      	movs	r3, #0
 80070ec:	9301      	str	r3, [sp, #4]
 80070ee:	2306      	movs	r3, #6
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	2302      	movs	r3, #2
 80070f4:	2102      	movs	r1, #2
 80070f6:	f7ff f96f 	bl	80063d8 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 80070fa:	bf00      	nop
}
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	08006e71 	.word	0x08006e71
 8007108:	200001bc 	.word	0x200001bc
 800710c:	200001be 	.word	0x200001be
 8007110:	200001c0 	.word	0x200001c0
 8007114:	200001c2 	.word	0x200001c2

08007118 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af02      	add	r7, sp, #8
 800711e:	4603      	mov	r3, r0
 8007120:	6039      	str	r1, [r7, #0]
 8007122:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 8007124:	2342      	movs	r3, #66	; 0x42
 8007126:	73fb      	strb	r3, [r7, #15]

  switch(UUID)
 8007128:	88fb      	ldrh	r3, [r7, #6]
 800712a:	f64f 6242 	movw	r2, #65090	; 0xfe42
 800712e:	4293      	cmp	r3, r2
 8007130:	d004      	beq.n	800713c <P2PS_STM_App_Update_Char+0x24>
 8007132:	f64f 6243 	movw	r2, #65091	; 0xfe43
 8007136:	4293      	cmp	r3, r2
 8007138:	d00d      	beq.n	8007156 <P2PS_STM_App_Update_Char+0x3e>
                                 (uint8_t *)  pPayload);

          break;

    default:
      break;
 800713a:	e019      	b.n	8007170 <P2PS_STM_App_Update_Char+0x58>
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800713c:	4b0f      	ldr	r3, [pc, #60]	; (800717c <P2PS_STM_App_Update_Char+0x64>)
 800713e:	8818      	ldrh	r0, [r3, #0]
 8007140:	4b0e      	ldr	r3, [pc, #56]	; (800717c <P2PS_STM_App_Update_Char+0x64>)
 8007142:	8899      	ldrh	r1, [r3, #4]
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	9300      	str	r3, [sp, #0]
 8007148:	2304      	movs	r3, #4
 800714a:	2200      	movs	r2, #0
 800714c:	f7ff fa2e 	bl	80065ac <aci_gatt_update_char_value>
 8007150:	4603      	mov	r3, r0
 8007152:	73fb      	strb	r3, [r7, #15]
      break;
 8007154:	e00c      	b.n	8007170 <P2PS_STM_App_Update_Char+0x58>
         result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 8007156:	4b09      	ldr	r3, [pc, #36]	; (800717c <P2PS_STM_App_Update_Char+0x64>)
 8007158:	8818      	ldrh	r0, [r3, #0]
 800715a:	4b08      	ldr	r3, [pc, #32]	; (800717c <P2PS_STM_App_Update_Char+0x64>)
 800715c:	88d9      	ldrh	r1, [r3, #6]
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	2302      	movs	r3, #2
 8007164:	2200      	movs	r2, #0
 8007166:	f7ff fa21 	bl	80065ac <aci_gatt_update_char_value>
 800716a:	4603      	mov	r3, r0
 800716c:	73fb      	strb	r3, [r7, #15]
          break;
 800716e:	bf00      	nop
  }

  return result;
 8007170:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	200001bc 	.word	0x200001bc

08007180 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b088      	sub	sp, #32
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8007188:	f107 030c 	add.w	r3, r7, #12
 800718c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	2124      	movs	r1, #36	; 0x24
 8007198:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800719c:	f000 f888 	bl	80072b0 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	330b      	adds	r3, #11
 80071a4:	78db      	ldrb	r3, [r3, #3]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3720      	adds	r7, #32
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b088      	sub	sp, #32
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80071b6:	f107 030c 	add.w	r3, r7, #12
 80071ba:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	210f      	movs	r1, #15
 80071c6:	f64f 4068 	movw	r0, #64616	; 0xfc68
 80071ca:	f000 f871 	bl	80072b0 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	330b      	adds	r3, #11
 80071d2:	78db      	ldrb	r3, [r3, #3]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3720      	adds	r7, #32
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	4a08      	ldr	r2, [pc, #32]	; (800720c <shci_init+0x30>)
 80071ec:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80071ee:	4a08      	ldr	r2, [pc, #32]	; (8007210 <shci_init+0x34>)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80071f4:	4806      	ldr	r0, [pc, #24]	; (8007210 <shci_init+0x34>)
 80071f6:	f000 f911 	bl	800741c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4618      	mov	r0, r3
 8007200:	f000 f894 	bl	800732c <TlInit>

  return;
 8007204:	bf00      	nop
}
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	2000030c 	.word	0x2000030c
 8007210:	200002ec 	.word	0x200002ec

08007214 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800721a:	4822      	ldr	r0, [pc, #136]	; (80072a4 <shci_user_evt_proc+0x90>)
 800721c:	f000 f922 	bl	8007464 <LST_is_empty>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d12b      	bne.n	800727e <shci_user_evt_proc+0x6a>
 8007226:	4b20      	ldr	r3, [pc, #128]	; (80072a8 <shci_user_evt_proc+0x94>)
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d027      	beq.n	800727e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800722e:	f107 030c 	add.w	r3, r7, #12
 8007232:	4619      	mov	r1, r3
 8007234:	481b      	ldr	r0, [pc, #108]	; (80072a4 <shci_user_evt_proc+0x90>)
 8007236:	f000 f9a4 	bl	8007582 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800723a:	4b1c      	ldr	r3, [pc, #112]	; (80072ac <shci_user_evt_proc+0x98>)
 800723c:	69db      	ldr	r3, [r3, #28]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00c      	beq.n	800725c <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8007246:	2301      	movs	r3, #1
 8007248:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800724a:	4b18      	ldr	r3, [pc, #96]	; (80072ac <shci_user_evt_proc+0x98>)
 800724c:	69db      	ldr	r3, [r3, #28]
 800724e:	1d3a      	adds	r2, r7, #4
 8007250:	4610      	mov	r0, r2
 8007252:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8007254:	793a      	ldrb	r2, [r7, #4]
 8007256:	4b14      	ldr	r3, [pc, #80]	; (80072a8 <shci_user_evt_proc+0x94>)
 8007258:	701a      	strb	r2, [r3, #0]
 800725a:	e002      	b.n	8007262 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800725c:	4b12      	ldr	r3, [pc, #72]	; (80072a8 <shci_user_evt_proc+0x94>)
 800725e:	2201      	movs	r2, #1
 8007260:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8007262:	4b11      	ldr	r3, [pc, #68]	; (80072a8 <shci_user_evt_proc+0x94>)
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d004      	beq.n	8007274 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fc3f 	bl	8007af0 <TL_MM_EvtDone>
 8007272:	e004      	b.n	800727e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4619      	mov	r1, r3
 8007278:	480a      	ldr	r0, [pc, #40]	; (80072a4 <shci_user_evt_proc+0x90>)
 800727a:	f000 f915 	bl	80074a8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800727e:	4809      	ldr	r0, [pc, #36]	; (80072a4 <shci_user_evt_proc+0x90>)
 8007280:	f000 f8f0 	bl	8007464 <LST_is_empty>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d107      	bne.n	800729a <shci_user_evt_proc+0x86>
 800728a:	4b07      	ldr	r3, [pc, #28]	; (80072a8 <shci_user_evt_proc+0x94>)
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d003      	beq.n	800729a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8007292:	4804      	ldr	r0, [pc, #16]	; (80072a4 <shci_user_evt_proc+0x90>)
 8007294:	f7f9 fa07 	bl	80006a6 <shci_notify_asynch_evt>
  }


  return;
 8007298:	bf00      	nop
 800729a:	bf00      	nop
}
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	200001e8 	.word	0x200001e8
 80072a8:	200001f8 	.word	0x200001f8
 80072ac:	200002ec 	.word	0x200002ec

080072b0 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60ba      	str	r2, [r7, #8]
 80072b8:	607b      	str	r3, [r7, #4]
 80072ba:	4603      	mov	r3, r0
 80072bc:	81fb      	strh	r3, [r7, #14]
 80072be:	460b      	mov	r3, r1
 80072c0:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80072c2:	2000      	movs	r0, #0
 80072c4:	f000 f864 	bl	8007390 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80072c8:	4b16      	ldr	r3, [pc, #88]	; (8007324 <shci_send+0x74>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	89fa      	ldrh	r2, [r7, #14]
 80072ce:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80072d2:	4b14      	ldr	r3, [pc, #80]	; (8007324 <shci_send+0x74>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	7b7a      	ldrb	r2, [r7, #13]
 80072d8:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80072da:	4b12      	ldr	r3, [pc, #72]	; (8007324 <shci_send+0x74>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	330c      	adds	r3, #12
 80072e0:	7b7a      	ldrb	r2, [r7, #13]
 80072e2:	68b9      	ldr	r1, [r7, #8]
 80072e4:	4618      	mov	r0, r3
 80072e6:	f001 fe1b 	bl	8008f20 <memcpy>

  shciContext.io.Send(0,0);
 80072ea:	4b0f      	ldr	r3, [pc, #60]	; (8007328 <shci_send+0x78>)
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	2100      	movs	r1, #0
 80072f0:	2000      	movs	r0, #0
 80072f2:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80072f4:	f248 00e8 	movw	r0, #33000	; 0x80e8
 80072f8:	f7f9 f9ec 	bl	80006d4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f103 0008 	add.w	r0, r3, #8
 8007302:	4b08      	ldr	r3, [pc, #32]	; (8007324 <shci_send+0x74>)
 8007304:	6819      	ldr	r1, [r3, #0]
 8007306:	4b07      	ldr	r3, [pc, #28]	; (8007324 <shci_send+0x74>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	789b      	ldrb	r3, [r3, #2]
 800730c:	3303      	adds	r3, #3
 800730e:	461a      	mov	r2, r3
 8007310:	f001 fe06 	bl	8008f20 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007314:	2001      	movs	r0, #1
 8007316:	f000 f83b 	bl	8007390 <Cmd_SetStatus>

  return;
 800731a:	bf00      	nop
}
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	200001f4 	.word	0x200001f4
 8007328:	200002ec 	.word	0x200002ec

0800732c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8007334:	4a10      	ldr	r2, [pc, #64]	; (8007378 <TlInit+0x4c>)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800733a:	4810      	ldr	r0, [pc, #64]	; (800737c <TlInit+0x50>)
 800733c:	f000 f882 	bl	8007444 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007340:	2001      	movs	r0, #1
 8007342:	f000 f825 	bl	8007390 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8007346:	4b0e      	ldr	r3, [pc, #56]	; (8007380 <TlInit+0x54>)
 8007348:	2201      	movs	r2, #1
 800734a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800734c:	4b0d      	ldr	r3, [pc, #52]	; (8007384 <TlInit+0x58>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00c      	beq.n	800736e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8007358:	4b0b      	ldr	r3, [pc, #44]	; (8007388 <TlInit+0x5c>)
 800735a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800735c:	4b0b      	ldr	r3, [pc, #44]	; (800738c <TlInit+0x60>)
 800735e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8007360:	4b08      	ldr	r3, [pc, #32]	; (8007384 <TlInit+0x58>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f107 020c 	add.w	r2, r7, #12
 8007368:	4610      	mov	r0, r2
 800736a:	4798      	blx	r3
  }

  return;
 800736c:	bf00      	nop
 800736e:	bf00      	nop
}
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	200001f4 	.word	0x200001f4
 800737c:	200001e8 	.word	0x200001e8
 8007380:	200001f8 	.word	0x200001f8
 8007384:	200002ec 	.word	0x200002ec
 8007388:	080073e1 	.word	0x080073e1
 800738c:	080073f9 	.word	0x080073f9

08007390 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	4603      	mov	r3, r0
 8007398:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10b      	bne.n	80073b8 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 80073a0:	4b0d      	ldr	r3, [pc, #52]	; (80073d8 <Cmd_SetStatus+0x48>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d003      	beq.n	80073b0 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80073a8:	4b0b      	ldr	r3, [pc, #44]	; (80073d8 <Cmd_SetStatus+0x48>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2000      	movs	r0, #0
 80073ae:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80073b0:	4b0a      	ldr	r3, [pc, #40]	; (80073dc <Cmd_SetStatus+0x4c>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 80073b6:	e00b      	b.n	80073d0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80073b8:	4b08      	ldr	r3, [pc, #32]	; (80073dc <Cmd_SetStatus+0x4c>)
 80073ba:	2201      	movs	r2, #1
 80073bc:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80073be:	4b06      	ldr	r3, [pc, #24]	; (80073d8 <Cmd_SetStatus+0x48>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80073c6:	4b04      	ldr	r3, [pc, #16]	; (80073d8 <Cmd_SetStatus+0x48>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2001      	movs	r0, #1
 80073cc:	4798      	blx	r3
  return;
 80073ce:	bf00      	nop
 80073d0:	bf00      	nop
}
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	2000030c 	.word	0x2000030c
 80073dc:	200001f0 	.word	0x200001f0

080073e0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80073e8:	2000      	movs	r0, #0
 80073ea:	f7f9 f968 	bl	80006be <shci_cmd_resp_release>

  return;
 80073ee:	bf00      	nop
}
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
	...

080073f8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8007400:	6879      	ldr	r1, [r7, #4]
 8007402:	4805      	ldr	r0, [pc, #20]	; (8007418 <TlUserEvtReceived+0x20>)
 8007404:	f000 f876 	bl	80074f4 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8007408:	4803      	ldr	r0, [pc, #12]	; (8007418 <TlUserEvtReceived+0x20>)
 800740a:	f7f9 f94c 	bl	80006a6 <shci_notify_asynch_evt>

  return;
 800740e:	bf00      	nop
}
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	200001e8 	.word	0x200001e8

0800741c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a05      	ldr	r2, [pc, #20]	; (800743c <shci_register_io_bus+0x20>)
 8007428:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a04      	ldr	r2, [pc, #16]	; (8007440 <shci_register_io_bus+0x24>)
 800742e:	611a      	str	r2, [r3, #16]

  return;
 8007430:	bf00      	nop
}
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	0800797d 	.word	0x0800797d
 8007440:	080079d1 	.word	0x080079d1

08007444 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	605a      	str	r2, [r3, #4]
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800746c:	f3ef 8310 	mrs	r3, PRIMASK
 8007470:	60fb      	str	r3, [r7, #12]
  return(result);
 8007472:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007474:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007476:	b672      	cpsid	i
}
 8007478:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	429a      	cmp	r2, r3
 8007482:	d102      	bne.n	800748a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8007484:	2301      	movs	r3, #1
 8007486:	75fb      	strb	r3, [r7, #23]
 8007488:	e001      	b.n	800748e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800748a:	2300      	movs	r3, #0
 800748c:	75fb      	strb	r3, [r7, #23]
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	f383 8810 	msr	PRIMASK, r3
}
 8007498:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800749a:	7dfb      	ldrb	r3, [r7, #23]
}
 800749c:	4618      	mov	r0, r3
 800749e:	371c      	adds	r7, #28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b2:	f3ef 8310 	mrs	r3, PRIMASK
 80074b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80074b8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80074ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80074bc:	b672      	cpsid	i
}
 80074be:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	605a      	str	r2, [r3, #4]
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f383 8810 	msr	PRIMASK, r3
}
 80074e6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80074e8:	bf00      	nop
 80074ea:	371c      	adds	r7, #28
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b087      	sub	sp, #28
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007502:	60fb      	str	r3, [r7, #12]
  return(result);
 8007504:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007506:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007508:	b672      	cpsid	i
}
 800750a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	683a      	ldr	r2, [r7, #0]
 800751e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	683a      	ldr	r2, [r7, #0]
 8007526:	601a      	str	r2, [r3, #0]
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	f383 8810 	msr	PRIMASK, r3
}
 8007532:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007534:	bf00      	nop
 8007536:	371c      	adds	r7, #28
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8007540:	b480      	push	{r7}
 8007542:	b087      	sub	sp, #28
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007548:	f3ef 8310 	mrs	r3, PRIMASK
 800754c:	60fb      	str	r3, [r7, #12]
  return(result);
 800754e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007550:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007552:	b672      	cpsid	i
}
 8007554:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	6812      	ldr	r2, [r2, #0]
 800755e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	6852      	ldr	r2, [r2, #4]
 8007568:	605a      	str	r2, [r3, #4]
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f383 8810 	msr	PRIMASK, r3
}
 8007574:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007576:	bf00      	nop
 8007578:	371c      	adds	r7, #28
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr

08007582 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b086      	sub	sp, #24
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
 800758a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800758c:	f3ef 8310 	mrs	r3, PRIMASK
 8007590:	60fb      	str	r3, [r7, #12]
  return(result);
 8007592:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007594:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007596:	b672      	cpsid	i
}
 8007598:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7ff ffca 	bl	8007540 <LST_remove_node>
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f383 8810 	msr	PRIMASK, r3
}
 80075b6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80075b8:	bf00      	nop
 80075ba:	3718      	adds	r7, #24
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BAS_Init( void )
{
 80075c0:	b480      	push	{r7}
 80075c2:	af00      	add	r7, sp, #0
  return;
 80075c4:	bf00      	nop
}
 80075c6:	46bd      	mov	sp, r7
 80075c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075cc:	4770      	bx	lr

080075ce <BLS_Init>:

__weak void BLS_Init( void )
{
 80075ce:	b480      	push	{r7}
 80075d0:	af00      	add	r7, sp, #0
  return;
 80075d2:	bf00      	nop
}
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 80075dc:	b480      	push	{r7}
 80075de:	af00      	add	r7, sp, #0
  return;
 80075e0:	bf00      	nop
}
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <DIS_Init>:
__weak void DIS_Init( void )
{
 80075ea:	b480      	push	{r7}
 80075ec:	af00      	add	r7, sp, #0
  return;
 80075ee:	bf00      	nop
}
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <EDS_STM_Init>:
__weak void EDS_STM_Init( void )
{
 80075f8:	b480      	push	{r7}
 80075fa:	af00      	add	r7, sp, #0
  return;
 80075fc:	bf00      	nop
}
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <HIDS_Init>:
__weak void HIDS_Init( void )
{
 8007606:	b480      	push	{r7}
 8007608:	af00      	add	r7, sp, #0
  return;
 800760a:	bf00      	nop
}
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <HRS_Init>:
__weak void HRS_Init( void )
{
 8007614:	b480      	push	{r7}
 8007616:	af00      	add	r7, sp, #0
  return;
 8007618:	bf00      	nop
}
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr

08007622 <HTS_Init>:
__weak void HTS_Init( void )
{
 8007622:	b480      	push	{r7}
 8007624:	af00      	add	r7, sp, #0
  return;
 8007626:	bf00      	nop
}
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <IAS_Init>:
__weak void IAS_Init( void )
{
 8007630:	b480      	push	{r7}
 8007632:	af00      	add	r7, sp, #0
  return;
 8007634:	bf00      	nop
}
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr

0800763e <LLS_Init>:
__weak void LLS_Init( void )
{
 800763e:	b480      	push	{r7}
 8007640:	af00      	add	r7, sp, #0
  return;
 8007642:	bf00      	nop
}
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <TPS_Init>:
__weak void TPS_Init( void )
{
 800764c:	b480      	push	{r7}
 800764e:	af00      	add	r7, sp, #0
  return;
 8007650:	bf00      	nop
}
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800765a:	b480      	push	{r7}
 800765c:	af00      	add	r7, sp, #0
  return;
 800765e:	bf00      	nop
}
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 8007668:	b480      	push	{r7}
 800766a:	af00      	add	r7, sp, #0
  return;
 800766c:	bf00      	nop
}
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <MESH_Init>:
__weak void MESH_Init( void )
{
 8007676:	b480      	push	{r7}
 8007678:	af00      	add	r7, sp, #0
  return;
 800767a:	bf00      	nop
}
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 8007684:	b480      	push	{r7}
 8007686:	af00      	add	r7, sp, #0
  return;
 8007688:	bf00      	nop
}
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr

08007692 <SVCCTL_InitCustomSvc>:
__weak void SVCCTL_InitCustomSvc( void )
{
 8007692:	b480      	push	{r7}
 8007694:	af00      	add	r7, sp, #0
  return;
 8007696:	bf00      	nop
}
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80076a4:	4b04      	ldr	r3, [pc, #16]	; (80076b8 <SVCCTL_Init+0x18>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80076aa:	4b04      	ldr	r3, [pc, #16]	; (80076bc <SVCCTL_Init+0x1c>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80076b0:	f000 f806 	bl	80076c0 <SVCCTL_SvcInit>

  return;
 80076b4:	bf00      	nop
}
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	200001c4 	.word	0x200001c4
 80076bc:	200001e4 	.word	0x200001e4

080076c0 <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	af00      	add	r7, sp, #0
  BAS_Init();
 80076c4:	f7ff ff7c 	bl	80075c0 <BAS_Init>

  BLS_Init();
 80076c8:	f7ff ff81 	bl	80075ce <BLS_Init>

  CRS_STM_Init();
 80076cc:	f7ff ff86 	bl	80075dc <CRS_STM_Init>

  DIS_Init();
 80076d0:	f7ff ff8b 	bl	80075ea <DIS_Init>

  EDS_STM_Init();
 80076d4:	f7ff ff90 	bl	80075f8 <EDS_STM_Init>

  HIDS_Init();
 80076d8:	f7ff ff95 	bl	8007606 <HIDS_Init>

  HRS_Init();
 80076dc:	f7ff ff9a 	bl	8007614 <HRS_Init>

  HTS_Init();
 80076e0:	f7ff ff9f 	bl	8007622 <HTS_Init>

  IAS_Init();
 80076e4:	f7ff ffa4 	bl	8007630 <IAS_Init>

  LLS_Init();
 80076e8:	f7ff ffa9 	bl	800763e <LLS_Init>

  TPS_Init();
 80076ec:	f7ff ffae 	bl	800764c <TPS_Init>

  MOTENV_STM_Init();
 80076f0:	f7ff ffb3 	bl	800765a <MOTENV_STM_Init>

  P2PS_STM_Init();
 80076f4:	f7ff fc3a 	bl	8006f6c <P2PS_STM_Init>

  OTAS_STM_Init();
 80076f8:	f7ff ffb6 	bl	8007668 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80076fc:	f7ff ffc2 	bl	8007684 <BVOPUS_STM_Init>

  MESH_Init();
 8007700:	f7ff ffb9 	bl	8007676 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8007704:	f7ff ffc5 	bl	8007692 <SVCCTL_InitCustomSvc>
  
  return;
 8007708:	bf00      	nop
}
 800770a:	bd80      	pop	{r7, pc}

0800770c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8007714:	4b09      	ldr	r3, [pc, #36]	; (800773c <SVCCTL_RegisterSvcHandler+0x30>)
 8007716:	7f1b      	ldrb	r3, [r3, #28]
 8007718:	4619      	mov	r1, r3
 800771a:	4a08      	ldr	r2, [pc, #32]	; (800773c <SVCCTL_RegisterSvcHandler+0x30>)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8007722:	4b06      	ldr	r3, [pc, #24]	; (800773c <SVCCTL_RegisterSvcHandler+0x30>)
 8007724:	7f1b      	ldrb	r3, [r3, #28]
 8007726:	3301      	adds	r3, #1
 8007728:	b2da      	uxtb	r2, r3
 800772a:	4b04      	ldr	r3, [pc, #16]	; (800773c <SVCCTL_RegisterSvcHandler+0x30>)
 800772c:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800772e:	bf00      	nop
}
 8007730:	370c      	adds	r7, #12
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	200001c4 	.word	0x200001c4

08007740 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	3301      	adds	r3, #1
 800774c:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800774e:	2300      	movs	r3, #0
 8007750:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	2bff      	cmp	r3, #255	; 0xff
 8007758:	d125      	bne.n	80077a6 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	3302      	adds	r3, #2
 800775e:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	881b      	ldrh	r3, [r3, #0]
 8007764:	b29b      	uxth	r3, r3
 8007766:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800776a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800776e:	d118      	bne.n	80077a2 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007770:	2300      	movs	r3, #0
 8007772:	757b      	strb	r3, [r7, #21]
 8007774:	e00d      	b.n	8007792 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8007776:	7d7b      	ldrb	r3, [r7, #21]
 8007778:	4a1a      	ldr	r2, [pc, #104]	; (80077e4 <SVCCTL_UserEvtRx+0xa4>)
 800777a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	4798      	blx	r3
 8007782:	4603      	mov	r3, r0
 8007784:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8007786:	7dfb      	ldrb	r3, [r7, #23]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d108      	bne.n	800779e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800778c:	7d7b      	ldrb	r3, [r7, #21]
 800778e:	3301      	adds	r3, #1
 8007790:	757b      	strb	r3, [r7, #21]
 8007792:	4b14      	ldr	r3, [pc, #80]	; (80077e4 <SVCCTL_UserEvtRx+0xa4>)
 8007794:	7f1b      	ldrb	r3, [r3, #28]
 8007796:	7d7a      	ldrb	r2, [r7, #21]
 8007798:	429a      	cmp	r2, r3
 800779a:	d3ec      	bcc.n	8007776 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800779c:	e002      	b.n	80077a4 <SVCCTL_UserEvtRx+0x64>
              break;
 800779e:	bf00      	nop
          break;
 80077a0:	e000      	b.n	80077a4 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 80077a2:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 80077a4:	e000      	b.n	80077a8 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 80077a6:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 80077a8:	7dfb      	ldrb	r3, [r7, #23]
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d00f      	beq.n	80077ce <SVCCTL_UserEvtRx+0x8e>
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	dc10      	bgt.n	80077d4 <SVCCTL_UserEvtRx+0x94>
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d002      	beq.n	80077bc <SVCCTL_UserEvtRx+0x7c>
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d006      	beq.n	80077c8 <SVCCTL_UserEvtRx+0x88>
 80077ba:	e00b      	b.n	80077d4 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 faeb 	bl	8007d98 <SVCCTL_App_Notification>
 80077c2:	4603      	mov	r3, r0
 80077c4:	75bb      	strb	r3, [r7, #22]
      break;
 80077c6:	e008      	b.n	80077da <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80077c8:	2301      	movs	r3, #1
 80077ca:	75bb      	strb	r3, [r7, #22]
      break;
 80077cc:	e005      	b.n	80077da <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80077ce:	2300      	movs	r3, #0
 80077d0:	75bb      	strb	r3, [r7, #22]
      break;
 80077d2:	e002      	b.n	80077da <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80077d4:	2301      	movs	r3, #1
 80077d6:	75bb      	strb	r3, [r7, #22]
      break;
 80077d8:	bf00      	nop
  }

  return (return_status);
 80077da:	7dbb      	ldrb	r3, [r7, #22]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	200001c4 	.word	0x200001c4

080077e8 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80077ec:	f001 f844 	bl	8008878 <HW_IPCC_Enable>

  return;
 80077f0:	bf00      	nop
}
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <TL_Init>:


void TL_Init( void )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 80077f8:	4b10      	ldr	r3, [pc, #64]	; (800783c <TL_Init+0x48>)
 80077fa:	4a11      	ldr	r2, [pc, #68]	; (8007840 <TL_Init+0x4c>)
 80077fc:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80077fe:	4b0f      	ldr	r3, [pc, #60]	; (800783c <TL_Init+0x48>)
 8007800:	4a10      	ldr	r2, [pc, #64]	; (8007844 <TL_Init+0x50>)
 8007802:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8007804:	4b0d      	ldr	r3, [pc, #52]	; (800783c <TL_Init+0x48>)
 8007806:	4a10      	ldr	r2, [pc, #64]	; (8007848 <TL_Init+0x54>)
 8007808:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800780a:	4b0c      	ldr	r3, [pc, #48]	; (800783c <TL_Init+0x48>)
 800780c:	4a0f      	ldr	r2, [pc, #60]	; (800784c <TL_Init+0x58>)
 800780e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8007810:	4b0a      	ldr	r3, [pc, #40]	; (800783c <TL_Init+0x48>)
 8007812:	4a0f      	ldr	r2, [pc, #60]	; (8007850 <TL_Init+0x5c>)
 8007814:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8007816:	4b09      	ldr	r3, [pc, #36]	; (800783c <TL_Init+0x48>)
 8007818:	4a0e      	ldr	r2, [pc, #56]	; (8007854 <TL_Init+0x60>)
 800781a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800781c:	4b07      	ldr	r3, [pc, #28]	; (800783c <TL_Init+0x48>)
 800781e:	4a0e      	ldr	r2, [pc, #56]	; (8007858 <TL_Init+0x64>)
 8007820:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8007822:	4b06      	ldr	r3, [pc, #24]	; (800783c <TL_Init+0x48>)
 8007824:	4a0d      	ldr	r2, [pc, #52]	; (800785c <TL_Init+0x68>)
 8007826:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8007828:	4b04      	ldr	r3, [pc, #16]	; (800783c <TL_Init+0x48>)
 800782a:	4a0d      	ldr	r2, [pc, #52]	; (8007860 <TL_Init+0x6c>)
 800782c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800782e:	4b03      	ldr	r3, [pc, #12]	; (800783c <TL_Init+0x48>)
 8007830:	4a0c      	ldr	r2, [pc, #48]	; (8007864 <TL_Init+0x70>)
 8007832:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8007834:	f001 f834 	bl	80088a0 <HW_IPCC_Init>

  return;
 8007838:	bf00      	nop
}
 800783a:	bd80      	pop	{r7, pc}
 800783c:	20030000 	.word	0x20030000
 8007840:	20030028 	.word	0x20030028
 8007844:	20030048 	.word	0x20030048
 8007848:	20030058 	.word	0x20030058
 800784c:	20030064 	.word	0x20030064
 8007850:	2003006c 	.word	0x2003006c
 8007854:	20030074 	.word	0x20030074
 8007858:	2003007c 	.word	0x2003007c
 800785c:	20030098 	.word	0x20030098
 8007860:	2003009c 	.word	0x2003009c
 8007864:	200300a8 	.word	0x200300a8

08007868 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8007874:	4811      	ldr	r0, [pc, #68]	; (80078bc <TL_BLE_Init+0x54>)
 8007876:	f7ff fde5 	bl	8007444 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800787a:	4b11      	ldr	r3, [pc, #68]	; (80078c0 <TL_BLE_Init+0x58>)
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	689a      	ldr	r2, [r3, #8]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	68da      	ldr	r2, [r3, #12]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	4a0c      	ldr	r2, [pc, #48]	; (80078c4 <TL_BLE_Init+0x5c>)
 8007894:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	4a08      	ldr	r2, [pc, #32]	; (80078bc <TL_BLE_Init+0x54>)
 800789a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800789c:	f001 f816 	bl	80088cc <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a08      	ldr	r2, [pc, #32]	; (80078c8 <TL_BLE_Init+0x60>)
 80078a6:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	4a07      	ldr	r2, [pc, #28]	; (80078cc <TL_BLE_Init+0x64>)
 80078ae:	6013      	str	r3, [r2, #0]

  return 0;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	200300c4 	.word	0x200300c4
 80078c0:	20030000 	.word	0x20030000
 80078c4:	20030a48 	.word	0x20030a48
 80078c8:	20000318 	.word	0x20000318
 80078cc:	2000031c 	.word	0x2000031c

080078d0 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	460b      	mov	r3, r1
 80078da:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80078dc:	4b09      	ldr	r3, [pc, #36]	; (8007904 <TL_BLE_SendCmd+0x34>)
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2201      	movs	r2, #1
 80078e4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80078e6:	4b07      	ldr	r3, [pc, #28]	; (8007904 <TL_BLE_SendCmd+0x34>)
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4619      	mov	r1, r3
 80078ee:	2001      	movs	r0, #1
 80078f0:	f000 f96c 	bl	8007bcc <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 80078f4:	f000 fff4 	bl	80088e0 <HW_IPCC_BLE_SendCmd>

  return 0;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3708      	adds	r7, #8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20030000 	.word	0x20030000

08007908 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800790e:	e01c      	b.n	800794a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8007910:	1d3b      	adds	r3, r7, #4
 8007912:	4619      	mov	r1, r3
 8007914:	4812      	ldr	r0, [pc, #72]	; (8007960 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8007916:	f7ff fe34 	bl	8007582 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	7a5b      	ldrb	r3, [r3, #9]
 800791e:	2b0f      	cmp	r3, #15
 8007920:	d003      	beq.n	800792a <HW_IPCC_BLE_RxEvtNot+0x22>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	7a5b      	ldrb	r3, [r3, #9]
 8007926:	2b0e      	cmp	r3, #14
 8007928:	d105      	bne.n	8007936 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4619      	mov	r1, r3
 800792e:	2002      	movs	r0, #2
 8007930:	f000 f94c 	bl	8007bcc <OutputDbgTrace>
 8007934:	e004      	b.n	8007940 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4619      	mov	r1, r3
 800793a:	2003      	movs	r0, #3
 800793c:	f000 f946 	bl	8007bcc <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8007940:	4b08      	ldr	r3, [pc, #32]	; (8007964 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	4610      	mov	r0, r2
 8007948:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800794a:	4805      	ldr	r0, [pc, #20]	; (8007960 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800794c:	f7ff fd8a 	bl	8007464 <LST_is_empty>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d0dc      	beq.n	8007910 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8007956:	bf00      	nop
}
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	200300c4 	.word	0x200300c4
 8007964:	20000318 	.word	0x20000318

08007968 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800796c:	4b02      	ldr	r3, [pc, #8]	; (8007978 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4798      	blx	r3

  return;
 8007972:	bf00      	nop
}
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	2000031c 	.word	0x2000031c

0800797c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8007988:	480d      	ldr	r0, [pc, #52]	; (80079c0 <TL_SYS_Init+0x44>)
 800798a:	f7ff fd5b 	bl	8007444 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800798e:	4b0d      	ldr	r3, [pc, #52]	; (80079c4 <TL_SYS_Init+0x48>)
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	4a08      	ldr	r2, [pc, #32]	; (80079c0 <TL_SYS_Init+0x44>)
 80079a0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80079a2:	f000 ffbf 	bl	8008924 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a07      	ldr	r2, [pc, #28]	; (80079c8 <TL_SYS_Init+0x4c>)
 80079ac:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	4a06      	ldr	r2, [pc, #24]	; (80079cc <TL_SYS_Init+0x50>)
 80079b4:	6013      	str	r3, [r2, #0]

  return 0;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	200300cc 	.word	0x200300cc
 80079c4:	20030000 	.word	0x20030000
 80079c8:	20000320 	.word	0x20000320
 80079cc:	20000324 	.word	0x20000324

080079d0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b082      	sub	sp, #8
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	460b      	mov	r3, r1
 80079da:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80079dc:	4b09      	ldr	r3, [pc, #36]	; (8007a04 <TL_SYS_SendCmd+0x34>)
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2210      	movs	r2, #16
 80079e4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80079e6:	4b07      	ldr	r3, [pc, #28]	; (8007a04 <TL_SYS_SendCmd+0x34>)
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4619      	mov	r1, r3
 80079ee:	2004      	movs	r0, #4
 80079f0:	f000 f8ec 	bl	8007bcc <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 80079f4:	f000 ffa0 	bl	8008938 <HW_IPCC_SYS_SendCmd>

  return 0;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3708      	adds	r7, #8
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	20030000 	.word	0x20030000

08007a08 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8007a0c:	4b07      	ldr	r3, [pc, #28]	; (8007a2c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4619      	mov	r1, r3
 8007a14:	2005      	movs	r0, #5
 8007a16:	f000 f8d9 	bl	8007bcc <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8007a1a:	4b05      	ldr	r3, [pc, #20]	; (8007a30 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a03      	ldr	r2, [pc, #12]	; (8007a2c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8007a20:	68d2      	ldr	r2, [r2, #12]
 8007a22:	6812      	ldr	r2, [r2, #0]
 8007a24:	4610      	mov	r0, r2
 8007a26:	4798      	blx	r3

  return;
 8007a28:	bf00      	nop
}
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	20030000 	.word	0x20030000
 8007a30:	20000320 	.word	0x20000320

08007a34 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8007a3a:	e00e      	b.n	8007a5a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8007a3c:	1d3b      	adds	r3, r7, #4
 8007a3e:	4619      	mov	r1, r3
 8007a40:	480b      	ldr	r0, [pc, #44]	; (8007a70 <HW_IPCC_SYS_EvtNot+0x3c>)
 8007a42:	f7ff fd9e 	bl	8007582 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4619      	mov	r1, r3
 8007a4a:	2006      	movs	r0, #6
 8007a4c:	f000 f8be 	bl	8007bcc <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8007a50:	4b08      	ldr	r3, [pc, #32]	; (8007a74 <HW_IPCC_SYS_EvtNot+0x40>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	4610      	mov	r0, r2
 8007a58:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8007a5a:	4805      	ldr	r0, [pc, #20]	; (8007a70 <HW_IPCC_SYS_EvtNot+0x3c>)
 8007a5c:	f7ff fd02 	bl	8007464 <LST_is_empty>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d0ea      	beq.n	8007a3c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8007a66:	bf00      	nop
}
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	200300cc 	.word	0x200300cc
 8007a74:	20000324 	.word	0x20000324

08007a78 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8007a80:	4817      	ldr	r0, [pc, #92]	; (8007ae0 <TL_MM_Init+0x68>)
 8007a82:	f7ff fcdf 	bl	8007444 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8007a86:	4817      	ldr	r0, [pc, #92]	; (8007ae4 <TL_MM_Init+0x6c>)
 8007a88:	f7ff fcdc 	bl	8007444 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8007a8c:	4b16      	ldr	r3, [pc, #88]	; (8007ae8 <TL_MM_Init+0x70>)
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	4a16      	ldr	r2, [pc, #88]	; (8007aec <TL_MM_Init+0x74>)
 8007a92:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8007a94:	4b15      	ldr	r3, [pc, #84]	; (8007aec <TL_MM_Init+0x74>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	6892      	ldr	r2, [r2, #8]
 8007a9c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8007a9e:	4b13      	ldr	r3, [pc, #76]	; (8007aec <TL_MM_Init+0x74>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	68d2      	ldr	r2, [r2, #12]
 8007aa6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8007aa8:	4b10      	ldr	r3, [pc, #64]	; (8007aec <TL_MM_Init+0x74>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a0c      	ldr	r2, [pc, #48]	; (8007ae0 <TL_MM_Init+0x68>)
 8007aae:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8007ab0:	4b0e      	ldr	r3, [pc, #56]	; (8007aec <TL_MM_Init+0x74>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	6812      	ldr	r2, [r2, #0]
 8007ab8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8007aba:	4b0c      	ldr	r3, [pc, #48]	; (8007aec <TL_MM_Init+0x74>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6852      	ldr	r2, [r2, #4]
 8007ac2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8007ac4:	4b09      	ldr	r3, [pc, #36]	; (8007aec <TL_MM_Init+0x74>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	6912      	ldr	r2, [r2, #16]
 8007acc:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8007ace:	4b07      	ldr	r3, [pc, #28]	; (8007aec <TL_MM_Init+0x74>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	6952      	ldr	r2, [r2, #20]
 8007ad6:	619a      	str	r2, [r3, #24]

  return;
 8007ad8:	bf00      	nop
}
 8007ada:	3708      	adds	r7, #8
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	200300b4 	.word	0x200300b4
 8007ae4:	20000310 	.word	0x20000310
 8007ae8:	20030000 	.word	0x20030000
 8007aec:	20000328 	.word	0x20000328

08007af0 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8007af8:	6879      	ldr	r1, [r7, #4]
 8007afa:	4807      	ldr	r0, [pc, #28]	; (8007b18 <TL_MM_EvtDone+0x28>)
 8007afc:	f7ff fcfa 	bl	80074f4 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8007b00:	6879      	ldr	r1, [r7, #4]
 8007b02:	2000      	movs	r0, #0
 8007b04:	f000 f862 	bl	8007bcc <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8007b08:	4804      	ldr	r0, [pc, #16]	; (8007b1c <TL_MM_EvtDone+0x2c>)
 8007b0a:	f000 ff3b 	bl	8008984 <HW_IPCC_MM_SendFreeBuf>

  return;
 8007b0e:	bf00      	nop
}
 8007b10:	3708      	adds	r7, #8
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	20000310 	.word	0x20000310
 8007b1c:	08007b21 	.word	0x08007b21

08007b20 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b082      	sub	sp, #8
 8007b24:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8007b26:	e00c      	b.n	8007b42 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8007b28:	1d3b      	adds	r3, r7, #4
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	480a      	ldr	r0, [pc, #40]	; (8007b58 <SendFreeBuf+0x38>)
 8007b2e:	f7ff fd28 	bl	8007582 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8007b32:	4b0a      	ldr	r3, [pc, #40]	; (8007b5c <SendFreeBuf+0x3c>)
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7ff fcd9 	bl	80074f4 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8007b42:	4805      	ldr	r0, [pc, #20]	; (8007b58 <SendFreeBuf+0x38>)
 8007b44:	f7ff fc8e 	bl	8007464 <LST_is_empty>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d0ec      	beq.n	8007b28 <SendFreeBuf+0x8>
  }

  return;
 8007b4e:	bf00      	nop
}
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	20000310 	.word	0x20000310
 8007b5c:	20030000 	.word	0x20030000

08007b60 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8007b64:	4805      	ldr	r0, [pc, #20]	; (8007b7c <TL_TRACES_Init+0x1c>)
 8007b66:	f7ff fc6d 	bl	8007444 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8007b6a:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <TL_TRACES_Init+0x20>)
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	4a03      	ldr	r2, [pc, #12]	; (8007b7c <TL_TRACES_Init+0x1c>)
 8007b70:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8007b72:	f000 ff3d 	bl	80089f0 <HW_IPCC_TRACES_Init>

  return;
 8007b76:	bf00      	nop
}
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	200300bc 	.word	0x200300bc
 8007b80:	20030000 	.word	0x20030000

08007b84 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007b8a:	e008      	b.n	8007b9e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8007b8c:	1d3b      	adds	r3, r7, #4
 8007b8e:	4619      	mov	r1, r3
 8007b90:	4808      	ldr	r0, [pc, #32]	; (8007bb4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007b92:	f7ff fcf6 	bl	8007582 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f000 f80d 	bl	8007bb8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007b9e:	4805      	ldr	r0, [pc, #20]	; (8007bb4 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007ba0:	f7ff fc60 	bl	8007464 <LST_is_empty>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d0f0      	beq.n	8007b8c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8007baa:	bf00      	nop
}
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	200300bc 	.word	0x200300bc

08007bb8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	6039      	str	r1, [r7, #0]
 8007bd6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 8007bd8:	79fb      	ldrb	r3, [r7, #7]
 8007bda:	2b06      	cmp	r3, #6
 8007bdc:	d845      	bhi.n	8007c6a <OutputDbgTrace+0x9e>
 8007bde:	a201      	add	r2, pc, #4	; (adr r2, 8007be4 <OutputDbgTrace+0x18>)
 8007be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be4:	08007c01 	.word	0x08007c01
 8007be8:	08007c25 	.word	0x08007c25
 8007bec:	08007c2b 	.word	0x08007c2b
 8007bf0:	08007c3f 	.word	0x08007c3f
 8007bf4:	08007c4b 	.word	0x08007c4b
 8007bf8:	08007c51 	.word	0x08007c51
 8007bfc:	08007c5f 	.word	0x08007c5f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	7a5b      	ldrb	r3, [r3, #9]
 8007c08:	2bff      	cmp	r3, #255	; 0xff
 8007c0a:	d005      	beq.n	8007c18 <OutputDbgTrace+0x4c>
 8007c0c:	2bff      	cmp	r3, #255	; 0xff
 8007c0e:	dc05      	bgt.n	8007c1c <OutputDbgTrace+0x50>
 8007c10:	2b0e      	cmp	r3, #14
 8007c12:	d005      	beq.n	8007c20 <OutputDbgTrace+0x54>
 8007c14:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8007c16:	e001      	b.n	8007c1c <OutputDbgTrace+0x50>
          break;
 8007c18:	bf00      	nop
 8007c1a:	e027      	b.n	8007c6c <OutputDbgTrace+0xa0>
          break;
 8007c1c:	bf00      	nop
 8007c1e:	e025      	b.n	8007c6c <OutputDbgTrace+0xa0>
          break;
 8007c20:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8007c22:	e023      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007c28:	e020      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	7a5b      	ldrb	r3, [r3, #9]
 8007c32:	2b0e      	cmp	r3, #14
 8007c34:	d001      	beq.n	8007c3a <OutputDbgTrace+0x6e>
 8007c36:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8007c38:	e000      	b.n	8007c3c <OutputDbgTrace+0x70>
          break;
 8007c3a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007c3c:	e016      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	7a5b      	ldrb	r3, [r3, #9]
 8007c46:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007c48:	e010      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007c4e:	e00d      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	7a5b      	ldrb	r3, [r3, #9]
 8007c58:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8007c5a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007c5c:	e006      	b.n	8007c6c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	7a5b      	ldrb	r3, [r3, #9]
 8007c66:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007c68:	e000      	b.n	8007c6c <OutputDbgTrace+0xa0>

    default:
      break;
 8007c6a:	bf00      	nop
  }

  return;
 8007c6c:	bf00      	nop
}
 8007c6e:	3714      	adds	r7, #20
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8007c7c:	4b03      	ldr	r3, [pc, #12]	; (8007c8c <LL_FLASH_GetUDN+0x14>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	1fff7580 	.word	0x1fff7580

08007c90 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8007c90:	b480      	push	{r7}
 8007c92:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8007c94:	4b03      	ldr	r3, [pc, #12]	; (8007ca4 <LL_FLASH_GetDeviceID+0x14>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	b2db      	uxtb	r3, r3
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	1fff7584 	.word	0x1fff7584

08007ca8 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8007cac:	4b03      	ldr	r3, [pc, #12]	; (8007cbc <LL_FLASH_GetSTCompanyID+0x14>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	0a1b      	lsrs	r3, r3, #8
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	1fff7584 	.word	0x1fff7584

08007cc0 <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 8007cc0:	b5b0      	push	{r4, r5, r7, lr}
 8007cc2:	b08c      	sub	sp, #48	; 0x30
 8007cc4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8007cc6:	4b2a      	ldr	r3, [pc, #168]	; (8007d70 <APP_BLE_Init+0xb0>)
 8007cc8:	463c      	mov	r4, r7
 8007cca:	461d      	mov	r5, r3
 8007ccc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007cce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007cd4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007cd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 8007cdc:	f000 f950 	bl	8007f80 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	2002      	movs	r0, #2
 8007ce4:	f000 feac 	bl	8008a40 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8007ce8:	4a22      	ldr	r2, [pc, #136]	; (8007d74 <APP_BLE_Init+0xb4>)
 8007cea:	2100      	movs	r1, #0
 8007cec:	2004      	movs	r0, #4
 8007cee:	f000 ffbb 	bl	8008c68 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 8007cf2:	463b      	mov	r3, r7
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff fa43 	bl	8007180 <SHCI_C2_BLE_Init>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <APP_BLE_Init+0x44>
  {
    Error_Handler();
 8007d00:	f7fa f89e 	bl	8001e40 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8007d04:	f000 f952 	bl	8007fac <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8007d08:	f7ff fcca 	bl	80076a0 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007d0c:	4b1a      	ldr	r3, [pc, #104]	; (8007d78 <APP_BLE_Init+0xb8>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8007d14:	4b18      	ldr	r3, [pc, #96]	; (8007d78 <APP_BLE_Init+0xb8>)
 8007d16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007d1a:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8007d1c:	4a17      	ldr	r2, [pc, #92]	; (8007d7c <APP_BLE_Init+0xbc>)
 8007d1e:	2100      	movs	r1, #0
 8007d20:	2001      	movs	r0, #1
 8007d22:	f000 ffa1 	bl	8008c68 <UTIL_SEQ_RegTask>
   */
#if(BLE_CFG_OTA_REBOOT_CHAR != 0)
  manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
#endif
#if(RADIO_ACTIVITY_EVENT != 0)
  aci_hal_set_radio_activity_mask(0x0006);
 8007d26:	2006      	movs	r0, #6
 8007d28:	f7fe fd87 	bl	800683a <aci_hal_set_radio_activity_mask>
  mutex = 1;
#endif
  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 8007d2c:	f000 fbb2 	bl	8008494 <P2PS_APP_Init>

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 8007d30:	4b13      	ldr	r3, [pc, #76]	; (8007d80 <APP_BLE_Init+0xc0>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	4913      	ldr	r1, [pc, #76]	; (8007d84 <APP_BLE_Init+0xc4>)
 8007d36:	2000      	movs	r0, #0
 8007d38:	f7f9 fa42 	bl	80011c0 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 8007d3c:	4b12      	ldr	r3, [pc, #72]	; (8007d88 <APP_BLE_Init+0xc8>)
 8007d3e:	2200      	movs	r2, #0
 8007d40:	4912      	ldr	r1, [pc, #72]	; (8007d8c <APP_BLE_Init+0xcc>)
 8007d42:	2000      	movs	r0, #0
 8007d44:	f7f9 fa3c 	bl	80011c0 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8007d48:	4b0b      	ldr	r3, [pc, #44]	; (8007d78 <APP_BLE_Init+0xb8>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8007d4e:	4b0a      	ldr	r3, [pc, #40]	; (8007d78 <APP_BLE_Init+0xb8>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8007d54:	4b0e      	ldr	r3, [pc, #56]	; (8007d90 <APP_BLE_Init+0xd0>)
 8007d56:	2280      	movs	r2, #128	; 0x80
 8007d58:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8007d5a:	4b0e      	ldr	r3, [pc, #56]	; (8007d94 <APP_BLE_Init+0xd4>)
 8007d5c:	22a0      	movs	r2, #160	; 0xa0
 8007d5e:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 8007d60:	2001      	movs	r0, #1
 8007d62:	f000 f9e5 	bl	8008130 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 8007d66:	bf00      	nop
}
 8007d68:	3730      	adds	r7, #48	; 0x30
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	0800a5d8 	.word	0x0800a5d8
 8007d74:	08006aed 	.word	0x08006aed
 8007d78:	200001fc 	.word	0x200001fc
 8007d7c:	08008299 	.word	0x08008299
 8007d80:	080082d1 	.word	0x080082d1
 8007d84:	2000027d 	.word	0x2000027d
 8007d88:	080082e1 	.word	0x080082e1
 8007d8c:	2000027e 	.word	0x2000027e
 8007d90:	20000280 	.word	0x20000280
 8007d94:	20000282 	.word	0x20000282

08007d98 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b08c      	sub	sp, #48	; 0x30
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blecore_aci *blecore_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8007da0:	2342      	movs	r3, #66	; 0x42
 8007da2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	3301      	adds	r3, #1
 8007daa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 8007dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	2bff      	cmp	r3, #255	; 0xff
 8007db2:	d076      	beq.n	8007ea2 <SVCCTL_App_Notification+0x10a>
 8007db4:	2bff      	cmp	r3, #255	; 0xff
 8007db6:	f300 80c9 	bgt.w	8007f4c <SVCCTL_App_Notification+0x1b4>
 8007dba:	2b05      	cmp	r3, #5
 8007dbc:	d002      	beq.n	8007dc4 <SVCCTL_App_Notification+0x2c>
 8007dbe:	2b3e      	cmp	r3, #62	; 0x3e
 8007dc0:	d020      	beq.n	8007e04 <SVCCTL_App_Notification+0x6c>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8007dc2:	e0c3      	b.n	8007f4c <SVCCTL_App_Notification+0x1b4>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 8007dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc6:	3302      	adds	r3, #2
 8007dc8:	613b      	str	r3, [r7, #16]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	4b62      	ldr	r3, [pc, #392]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007dd4:	8adb      	ldrh	r3, [r3, #22]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d106      	bne.n	8007de8 <SVCCTL_App_Notification+0x50>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8007dda:	4b60      	ldr	r3, [pc, #384]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007de0:	4b5e      	ldr	r3, [pc, #376]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8007de8:	2001      	movs	r0, #1
 8007dea:	f000 f9a1 	bl	8008130 <Adv_Request>
      handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8007dee:	4b5c      	ldr	r3, [pc, #368]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007df0:	2201      	movs	r2, #1
 8007df2:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007df4:	4b59      	ldr	r3, [pc, #356]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007df6:	8ada      	ldrh	r2, [r3, #22]
 8007df8:	4b59      	ldr	r3, [pc, #356]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007dfa:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&handleNotification);
 8007dfc:	4858      	ldr	r0, [pc, #352]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007dfe:	f000 fb35 	bl	800846c <P2PS_APP_Notification>
    break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8007e02:	e0a6      	b.n	8007f52 <SVCCTL_App_Notification+0x1ba>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 8007e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e06:	3302      	adds	r3, #2
 8007e08:	61fb      	str	r3, [r7, #28]
      switch (meta_evt->subevent)
 8007e0a:	69fb      	ldr	r3, [r7, #28]
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	2b0c      	cmp	r3, #12
 8007e10:	d005      	beq.n	8007e1e <SVCCTL_App_Notification+0x86>
 8007e12:	2b0c      	cmp	r3, #12
 8007e14:	dc41      	bgt.n	8007e9a <SVCCTL_App_Notification+0x102>
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d017      	beq.n	8007e4a <SVCCTL_App_Notification+0xb2>
 8007e1a:	2b03      	cmp	r3, #3
          break;
 8007e1c:	e03d      	b.n	8007e9a <SVCCTL_App_Notification+0x102>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	3301      	adds	r3, #1
 8007e22:	61bb      	str	r3, [r7, #24]
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 8007e24:	4b4d      	ldr	r3, [pc, #308]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e26:	8adb      	ldrh	r3, [r3, #22]
 8007e28:	f107 020e 	add.w	r2, r7, #14
 8007e2c:	f107 010f 	add.w	r1, r7, #15
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fe fd70 	bl	8006916 <hci_le_read_phy>
 8007e36:	4603      	mov	r3, r0
 8007e38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret == BLE_STATUS_SUCCESS)
 8007e3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d12c      	bne.n	8007e9e <SVCCTL_App_Notification+0x106>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 8007e44:	7bfb      	ldrb	r3, [r7, #15]
 8007e46:	2b02      	cmp	r3, #2
          break;
 8007e48:	e029      	b.n	8007e9e <SVCCTL_App_Notification+0x106>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	617b      	str	r3, [r7, #20]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8007e50:	4b42      	ldr	r3, [pc, #264]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e52:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7f9 fa2c 	bl	80012b4 <HW_TS_Stop>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8007e5c:	4b3f      	ldr	r3, [pc, #252]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e62:	2b04      	cmp	r3, #4
 8007e64:	d104      	bne.n	8007e70 <SVCCTL_App_Notification+0xd8>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8007e66:	4b3d      	ldr	r3, [pc, #244]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e68:	2206      	movs	r2, #6
 8007e6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8007e6e:	e003      	b.n	8007e78 <SVCCTL_App_Notification+0xe0>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8007e70:	4b3a      	ldr	r3, [pc, #232]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e72:	2205      	movs	r2, #5
 8007e74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	4b36      	ldr	r3, [pc, #216]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e82:	82da      	strh	r2, [r3, #22]
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8007e84:	4b36      	ldr	r3, [pc, #216]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007e86:	2200      	movs	r2, #0
 8007e88:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007e8a:	4b34      	ldr	r3, [pc, #208]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007e8c:	8ada      	ldrh	r2, [r3, #22]
 8007e8e:	4b34      	ldr	r3, [pc, #208]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007e90:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 8007e92:	4833      	ldr	r0, [pc, #204]	; (8007f60 <SVCCTL_App_Notification+0x1c8>)
 8007e94:	f000 faea 	bl	800846c <P2PS_APP_Notification>
        break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8007e98:	e002      	b.n	8007ea0 <SVCCTL_App_Notification+0x108>
          break;
 8007e9a:	bf00      	nop
 8007e9c:	e059      	b.n	8007f52 <SVCCTL_App_Notification+0x1ba>
          break;
 8007e9e:	bf00      	nop
    break; /* HCI_LE_META_EVT_CODE */
 8007ea0:	e057      	b.n	8007f52 <SVCCTL_App_Notification+0x1ba>
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8007ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea4:	3302      	adds	r3, #2
 8007ea6:	627b      	str	r3, [r7, #36]	; 0x24
      switch (blecore_evt->ecode)
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eaa:	881b      	ldrh	r3, [r3, #0]
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eb2:	d047      	beq.n	8007f44 <SVCCTL_App_Notification+0x1ac>
 8007eb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eb8:	dc4a      	bgt.n	8007f50 <SVCCTL_App_Notification+0x1b8>
 8007eba:	2b04      	cmp	r3, #4
 8007ebc:	d037      	beq.n	8007f2e <SVCCTL_App_Notification+0x196>
 8007ebe:	2b04      	cmp	r3, #4
 8007ec0:	db46      	blt.n	8007f50 <SVCCTL_App_Notification+0x1b8>
 8007ec2:	f240 420a 	movw	r2, #1034	; 0x40a
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	dc42      	bgt.n	8007f50 <SVCCTL_App_Notification+0x1b8>
 8007eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ece:	db3f      	blt.n	8007f50 <SVCCTL_App_Notification+0x1b8>
 8007ed0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007ed4:	2b0a      	cmp	r3, #10
 8007ed6:	d83b      	bhi.n	8007f50 <SVCCTL_App_Notification+0x1b8>
 8007ed8:	a201      	add	r2, pc, #4	; (adr r2, 8007ee0 <SVCCTL_App_Notification+0x148>)
 8007eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ede:	bf00      	nop
 8007ee0:	08007f49 	.word	0x08007f49
 8007ee4:	08007f27 	.word	0x08007f27
 8007ee8:	08007f49 	.word	0x08007f49
 8007eec:	08007f49 	.word	0x08007f49
 8007ef0:	08007f49 	.word	0x08007f49
 8007ef4:	08007f0d 	.word	0x08007f0d
 8007ef8:	08007f51 	.word	0x08007f51
 8007efc:	08007f49 	.word	0x08007f49
 8007f00:	08007f49 	.word	0x08007f49
 8007f04:	08007f19 	.word	0x08007f19
 8007f08:	08007f49 	.word	0x08007f49
          aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8007f0c:	4b13      	ldr	r3, [pc, #76]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007f0e:	8adb      	ldrh	r3, [r3, #22]
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7fe f8ec 	bl	80060ee <aci_gap_allow_rebond>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8007f16:	e018      	b.n	8007f4a <SVCCTL_App_Notification+0x1b2>
          aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */
 8007f18:	4b10      	ldr	r3, [pc, #64]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007f1a:	8adb      	ldrh	r3, [r3, #22]
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fe f92f 	bl	8006182 <aci_gap_numeric_comparison_value_confirm_yesno>
      break;
 8007f24:	e011      	b.n	8007f4a <SVCCTL_App_Notification+0x1b2>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 8007f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f28:	3302      	adds	r3, #2
 8007f2a:	623b      	str	r3, [r7, #32]
           break;    
 8007f2c:	e00d      	b.n	8007f4a <SVCCTL_App_Notification+0x1b2>
          BSP_LED_On(LED_GREEN);
 8007f2e:	2001      	movs	r0, #1
 8007f30:	f7fa f9c4 	bl	80022bc <BSP_LED_On>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8007f34:	4b09      	ldr	r3, [pc, #36]	; (8007f5c <SVCCTL_App_Notification+0x1c4>)
 8007f36:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8007f3a:	210a      	movs	r1, #10
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7f9 fa45 	bl	80013cc <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8007f42:	e002      	b.n	8007f4a <SVCCTL_App_Notification+0x1b2>
      break;
 8007f44:	bf00      	nop
 8007f46:	e003      	b.n	8007f50 <SVCCTL_App_Notification+0x1b8>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8007f48:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007f4a:	e001      	b.n	8007f50 <SVCCTL_App_Notification+0x1b8>
      break;
 8007f4c:	bf00      	nop
 8007f4e:	e000      	b.n	8007f52 <SVCCTL_App_Notification+0x1ba>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007f50:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8007f52:	2301      	movs	r3, #1
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3730      	adds	r7, #48	; 0x30
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	200001fc 	.word	0x200001fc
 8007f60:	20000704 	.word	0x20000704

08007f64 <APP_BLE_Key_Button1_Action>:
    return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8007f68:	f000 fac8 	bl	80084fc <P2PS_APP_SW1_Button_Action>
}
 8007f6c:	bf00      	nop
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_MY_TASK_NOTIFY_TIME, CFG_SCH_PRIO_0);
 8007f74:	2100      	movs	r1, #0
 8007f76:	2010      	movs	r0, #16
 8007f78:	f000 fe98 	bl	8008cac <UTIL_SEQ_SetTask>

  return;
 8007f7c:	bf00      	nop
}
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8007f86:	4b06      	ldr	r3, [pc, #24]	; (8007fa0 <Ble_Tl_Init+0x20>)
 8007f88:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8007f8a:	4b06      	ldr	r3, [pc, #24]	; (8007fa4 <Ble_Tl_Init+0x24>)
 8007f8c:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8007f8e:	463b      	mov	r3, r7
 8007f90:	4619      	mov	r1, r3
 8007f92:	4805      	ldr	r0, [pc, #20]	; (8007fa8 <Ble_Tl_Init+0x28>)
 8007f94:	f7fe fd8e 	bl	8006ab4 <hci_init>

  return;
 8007f98:	bf00      	nop
}
 8007f9a:	3708      	adds	r7, #8
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	200300d4 	.word	0x200300d4
 8007fa4:	0800836b 	.word	0x0800836b
 8007fa8:	08008333 	.word	0x08008333

08007fac <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 8007fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fae:	b08f      	sub	sp, #60	; 0x3c
 8007fb0:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	803b      	strh	r3, [r7, #0]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 8007fb6:	f7fe fc8a 	bl	80068ce <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 8007fba:	f000 f929 	bl	8008210 <BleGetBdAddress>
 8007fbe:	61f8      	str	r0, [r7, #28]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	2106      	movs	r1, #6
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	f7fe fb78 	bl	80066ba <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	795a      	ldrb	r2, [r3, #5]
 8007fce:	4b52      	ldr	r3, [pc, #328]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007fd0:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	791a      	ldrb	r2, [r3, #4]
 8007fd6:	4b50      	ldr	r3, [pc, #320]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007fd8:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	78da      	ldrb	r2, [r3, #3]
 8007fde:	4b4e      	ldr	r3, [pc, #312]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007fe0:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	789a      	ldrb	r2, [r3, #2]
 8007fe6:	4b4c      	ldr	r3, [pc, #304]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007fe8:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	785a      	ldrb	r2, [r3, #1]
 8007fee:	4b4a      	ldr	r3, [pc, #296]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ff0:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 8007ff2:	69fb      	ldr	r3, [r7, #28]
 8007ff4:	781a      	ldrb	r2, [r3, #0]
 8007ff6:	4b48      	ldr	r3, [pc, #288]	; (8008118 <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ff8:	735a      	strb	r2, [r3, #13]
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 8007ffa:	f64e 536e 	movw	r3, #60782	; 0xed6e
 8007ffe:	60bb      	str	r3, [r7, #8]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 8008000:	f7ff fe3a 	bl	8007c78 <LL_FLASH_GetUDN>
 8008004:	4603      	mov	r3, r0
 8008006:	607b      	str	r3, [r7, #4]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 8008008:	1d3b      	adds	r3, r7, #4
 800800a:	461a      	mov	r2, r3
 800800c:	2106      	movs	r1, #6
 800800e:	202e      	movs	r0, #46	; 0x2e
 8008010:	f7fe fb53 	bl	80066ba <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 8008014:	4a41      	ldr	r2, [pc, #260]	; (800811c <Ble_Hci_Gap_Gatt_Init+0x170>)
 8008016:	2110      	movs	r1, #16
 8008018:	2018      	movs	r0, #24
 800801a:	f7fe fb4e 	bl	80066ba <aci_hal_write_config_data>

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 800801e:	4a40      	ldr	r2, [pc, #256]	; (8008120 <Ble_Hci_Gap_Gatt_Init+0x174>)
 8008020:	2110      	movs	r1, #16
 8008022:	2008      	movs	r0, #8
 8008024:	f7fe fb49 	bl	80066ba <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8008028:	2118      	movs	r1, #24
 800802a:	2001      	movs	r0, #1
 800802c:	f7fe fbae 	bl	800678c <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 8008030:	f7fe f8fe 	bl	8006230 <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 8008034:	2300      	movs	r3, #0
 8008036:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8008038:	7efb      	ldrb	r3, [r7, #27]
 800803a:	f043 0301 	orr.w	r3, r3, #1
 800803e:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 8008040:	7efb      	ldrb	r3, [r7, #27]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d01e      	beq.n	8008084 <Ble_Hci_Gap_Gatt_Init+0xd8>
  {
    const char *name = "BREATHE";
 8008046:	4b37      	ldr	r3, [pc, #220]	; (8008124 <Ble_Hci_Gap_Gatt_Init+0x178>)
 8008048:	617b      	str	r3, [r7, #20]
    aci_gap_init(role, 0,
 800804a:	f107 0212 	add.w	r2, r7, #18
 800804e:	7ef8      	ldrb	r0, [r7, #27]
 8008050:	f107 030e 	add.w	r3, r7, #14
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	f107 0310 	add.w	r3, r7, #16
 800805a:	9300      	str	r3, [sp, #0]
 800805c:	4613      	mov	r3, r2
 800805e:	2207      	movs	r2, #7
 8008060:	2100      	movs	r1, #0
 8008062:	f7fd ff39 	bl	8005ed8 <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 8008066:	8a7c      	ldrh	r4, [r7, #18]
 8008068:	8a3d      	ldrh	r5, [r7, #16]
 800806a:	6978      	ldr	r0, [r7, #20]
 800806c:	f7f8 f888 	bl	8000180 <strlen>
 8008070:	4603      	mov	r3, r0
 8008072:	b2da      	uxtb	r2, r3
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	4613      	mov	r3, r2
 800807a:	2200      	movs	r2, #0
 800807c:	4629      	mov	r1, r5
 800807e:	4620      	mov	r0, r4
 8008080:	f7fe fa94 	bl	80065ac <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 8008084:	8a78      	ldrh	r0, [r7, #18]
 8008086:	89f9      	ldrh	r1, [r7, #14]
 8008088:	463b      	mov	r3, r7
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	2302      	movs	r3, #2
 800808e:	2200      	movs	r2, #0
 8008090:	f7fe fa8c 	bl	80065ac <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8008094:	2202      	movs	r2, #2
 8008096:	2102      	movs	r1, #2
 8008098:	2000      	movs	r0, #0
 800809a:	f7fe fca4 	bl	80069e6 <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800809e:	4b22      	ldr	r3, [pc, #136]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080a0:	2201      	movs	r2, #1
 80080a2:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80080a4:	4b20      	ldr	r3, [pc, #128]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fd fe23 	bl	8005cf4 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80080ae:	4b1e      	ldr	r3, [pc, #120]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080b0:	2201      	movs	r2, #1
 80080b2:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80080b4:	4b1c      	ldr	r3, [pc, #112]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080b6:	2208      	movs	r2, #8
 80080b8:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80080ba:	4b1b      	ldr	r3, [pc, #108]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080bc:	2210      	movs	r2, #16
 80080be:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 80080c0:	4b19      	ldr	r3, [pc, #100]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 80080c6:	4b18      	ldr	r3, [pc, #96]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080c8:	4a18      	ldr	r2, [pc, #96]	; (800812c <Ble_Hci_Gap_Gatt_Init+0x180>)
 80080ca:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80080cc:	4b16      	ldr	r3, [pc, #88]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080ce:	2201      	movs	r2, #1
 80080d0:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 80080d2:	4b15      	ldr	r3, [pc, #84]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080d4:	789c      	ldrb	r4, [r3, #2]
 80080d6:	4b14      	ldr	r3, [pc, #80]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080d8:	785d      	ldrb	r5, [r3, #1]
 80080da:	4b13      	ldr	r3, [pc, #76]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080dc:	791b      	ldrb	r3, [r3, #4]
 80080de:	4a12      	ldr	r2, [pc, #72]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080e0:	7952      	ldrb	r2, [r2, #5]
 80080e2:	4911      	ldr	r1, [pc, #68]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080e4:	78c9      	ldrb	r1, [r1, #3]
 80080e6:	4810      	ldr	r0, [pc, #64]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 80080e8:	6880      	ldr	r0, [r0, #8]
 80080ea:	2600      	movs	r6, #0
 80080ec:	9604      	str	r6, [sp, #16]
 80080ee:	9003      	str	r0, [sp, #12]
 80080f0:	9102      	str	r1, [sp, #8]
 80080f2:	9201      	str	r2, [sp, #4]
 80080f4:	9300      	str	r3, [sp, #0]
 80080f6:	2300      	movs	r3, #0
 80080f8:	2201      	movs	r2, #1
 80080fa:	4629      	mov	r1, r5
 80080fc:	4620      	mov	r0, r4
 80080fe:	f7fd fe43 	bl	8005d88 <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8008102:	4b09      	ldr	r3, [pc, #36]	; (8008128 <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8008104:	789b      	ldrb	r3, [r3, #2]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d001      	beq.n	800810e <Ble_Hci_Gap_Gatt_Init+0x162>
   {
     aci_gap_configure_whitelist();
 800810a:	f7fd ffcc 	bl	80060a6 <aci_gap_configure_whitelist>
   }
}
 800810e:	bf00      	nop
 8008110:	3724      	adds	r7, #36	; 0x24
 8008112:	46bd      	mov	sp, r7
 8008114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008116:	bf00      	nop
 8008118:	2000002c 	.word	0x2000002c
 800811c:	0800a7c8 	.word	0x0800a7c8
 8008120:	0800a7d8 	.word	0x0800a7d8
 8008124:	0800a608 	.word	0x0800a608
 8008128:	200001fc 	.word	0x200001fc
 800812c:	0001b207 	.word	0x0001b207

08008130 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08c      	sub	sp, #48	; 0x30
 8008134:	af08      	add	r7, sp, #32
 8008136:	4603      	mov	r3, r0
 8008138:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800813a:	2342      	movs	r3, #66	; 0x42
 800813c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (New_Status == APP_BLE_FAST_ADV)
 800813e:	79fb      	ldrb	r3, [r7, #7]
 8008140:	2b01      	cmp	r3, #1
 8008142:	d106      	bne.n	8008152 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8008144:	4b2b      	ldr	r3, [pc, #172]	; (80081f4 <Adv_Request+0xc4>)
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800814a:	4b2b      	ldr	r3, [pc, #172]	; (80081f8 <Adv_Request+0xc8>)
 800814c:	881b      	ldrh	r3, [r3, #0]
 800814e:	81bb      	strh	r3, [r7, #12]
 8008150:	e005      	b.n	800815e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8008152:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8008156:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8008158:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800815c:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800815e:	4b27      	ldr	r3, [pc, #156]	; (80081fc <Adv_Request+0xcc>)
 8008160:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008164:	4618      	mov	r0, r3
 8008166:	f7f9 f8a5 	bl	80012b4 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);

    if ((New_Status == APP_BLE_LP_ADV)
 800816a:	79fb      	ldrb	r3, [r7, #7]
 800816c:	2b02      	cmp	r3, #2
 800816e:	d10d      	bne.n	800818c <Adv_Request+0x5c>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8008170:	4b22      	ldr	r3, [pc, #136]	; (80081fc <Adv_Request+0xcc>)
 8008172:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008176:	2b01      	cmp	r3, #1
 8008178:	d004      	beq.n	8008184 <Adv_Request+0x54>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800817a:	4b20      	ldr	r3, [pc, #128]	; (80081fc <Adv_Request+0xcc>)
 800817c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008180:	2b02      	cmp	r3, #2
 8008182:	d103      	bne.n	800818c <Adv_Request+0x5c>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 8008184:	f7fd fcb4 	bl	8005af0 <aci_gap_set_non_discoverable>
 8008188:	4603      	mov	r3, r0
 800818a:	72fb      	strb	r3, [r7, #11]
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 800818c:	4a1b      	ldr	r2, [pc, #108]	; (80081fc <Adv_Request+0xcc>)
 800818e:	79fb      	ldrb	r3, [r7, #7]
 8008190:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 8008194:	4b19      	ldr	r3, [pc, #100]	; (80081fc <Adv_Request+0xcc>)
 8008196:	7e1b      	ldrb	r3, [r3, #24]
 8008198:	89ba      	ldrh	r2, [r7, #12]
 800819a:	89f9      	ldrh	r1, [r7, #14]
 800819c:	2000      	movs	r0, #0
 800819e:	9006      	str	r0, [sp, #24]
 80081a0:	2000      	movs	r0, #0
 80081a2:	9005      	str	r0, [sp, #20]
 80081a4:	4816      	ldr	r0, [pc, #88]	; (8008200 <Adv_Request+0xd0>)
 80081a6:	9004      	str	r0, [sp, #16]
 80081a8:	9303      	str	r3, [sp, #12]
 80081aa:	4b16      	ldr	r3, [pc, #88]	; (8008204 <Adv_Request+0xd4>)
 80081ac:	9302      	str	r3, [sp, #8]
 80081ae:	2308      	movs	r3, #8
 80081b0:	9301      	str	r3, [sp, #4]
 80081b2:	2300      	movs	r3, #0
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	2300      	movs	r3, #0
 80081b8:	2000      	movs	r0, #0
 80081ba:	f7fd fcbd 	bl	8005b38 <aci_gap_set_discoverable>
 80081be:	4603      	mov	r3, r0
 80081c0:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 80081c2:	4911      	ldr	r1, [pc, #68]	; (8008208 <Adv_Request+0xd8>)
 80081c4:	200e      	movs	r0, #14
 80081c6:	f7fd ff12 	bl	8005fee <aci_gap_update_adv_data>
 80081ca:	4603      	mov	r3, r0
 80081cc:	72fb      	strb	r3, [r7, #11]
    if (ret == BLE_STATUS_SUCCESS)
 80081ce:	7afb      	ldrb	r3, [r7, #11]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10a      	bne.n	80081ea <Adv_Request+0xba>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d107      	bne.n	80081ea <Adv_Request+0xba>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 80081da:	4b08      	ldr	r3, [pc, #32]	; (80081fc <Adv_Request+0xcc>)
 80081dc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80081e0:	490a      	ldr	r1, [pc, #40]	; (800820c <Adv_Request+0xdc>)
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7f9 f8f2 	bl	80013cc <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 80081e8:	bf00      	nop
 80081ea:	bf00      	nop
}
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	20000280 	.word	0x20000280
 80081f8:	20000282 	.word	0x20000282
 80081fc:	200001fc 	.word	0x200001fc
 8008200:	20000215 	.word	0x20000215
 8008204:	0800a7e8 	.word	0x0800a7e8
 8008208:	2000002c 	.word	0x2000002c
 800820c:	0001e046 	.word	0x0001e046

08008210 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8008216:	f7ff fd2f 	bl	8007c78 <LL_FLASH_GetUDN>
 800821a:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008222:	d023      	beq.n	800826c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8008224:	f7ff fd40 	bl	8007ca8 <LL_FLASH_GetSTCompanyID>
 8008228:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800822a:	f7ff fd31 	bl	8007c90 <LL_FLASH_GetDeviceID>
 800822e:	6078      	str	r0, [r7, #4]
 * bit[23:16] : Device ID.
 * bit[15:0] : The last 16bits from the UDN
 * Note: In order to use the Public Address in a final product, a dedicated
 * 24bits company ID (OUI) shall be bought.
 */
    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	b2da      	uxtb	r2, r3
 8008234:	4b16      	ldr	r3, [pc, #88]	; (8008290 <BleGetBdAddress+0x80>)
 8008236:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	0a1b      	lsrs	r3, r3, #8
 800823c:	b2da      	uxtb	r2, r3
 800823e:	4b14      	ldr	r3, [pc, #80]	; (8008290 <BleGetBdAddress+0x80>)
 8008240:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)device_id;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	b2da      	uxtb	r2, r3
 8008246:	4b12      	ldr	r3, [pc, #72]	; (8008290 <BleGetBdAddress+0x80>)
 8008248:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	b2da      	uxtb	r2, r3
 800824e:	4b10      	ldr	r3, [pc, #64]	; (8008290 <BleGetBdAddress+0x80>)
 8008250:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	0a1b      	lsrs	r3, r3, #8
 8008256:	b2da      	uxtb	r2, r3
 8008258:	4b0d      	ldr	r3, [pc, #52]	; (8008290 <BleGetBdAddress+0x80>)
 800825a:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	0c1b      	lsrs	r3, r3, #16
 8008260:	b2da      	uxtb	r2, r3
 8008262:	4b0b      	ldr	r3, [pc, #44]	; (8008290 <BleGetBdAddress+0x80>)
 8008264:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 8008266:	4b0a      	ldr	r3, [pc, #40]	; (8008290 <BleGetBdAddress+0x80>)
 8008268:	617b      	str	r3, [r7, #20]
 800826a:	e00b      	b.n	8008284 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800826c:	2000      	movs	r0, #0
 800826e:	f7fe fdd7 	bl	8006e20 <OTP_Read>
 8008272:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d002      	beq.n	8008280 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	617b      	str	r3, [r7, #20]
 800827e:	e001      	b.n	8008284 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 8008280:	4b04      	ldr	r3, [pc, #16]	; (8008294 <BleGetBdAddress+0x84>)
 8008282:	617b      	str	r3, [r7, #20]
    }
  }

  return bd_addr;
 8008284:	697b      	ldr	r3, [r7, #20]
}
 8008286:	4618      	mov	r0, r3
 8008288:	3718      	adds	r7, #24
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
 800828e:	bf00      	nop
 8008290:	2000032c 	.word	0x2000032c
 8008294:	0800a7c0 	.word	0x0800a7c0

08008298 <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b082      	sub	sp, #8
 800829c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */
  BSP_LED_Off(LED_GREEN);
 800829e:	2001      	movs	r0, #1
 80082a0:	f7fa f826 	bl	80022f0 <BSP_LED_Off>
/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 80082a4:	4b09      	ldr	r3, [pc, #36]	; (80082cc <Adv_Cancel+0x34>)
 80082a6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80082aa:	2b05      	cmp	r3, #5
 80082ac:	d00a      	beq.n	80082c4 <Adv_Cancel+0x2c>

  {

    tBleStatus result = 0x00;
 80082ae:	2300      	movs	r3, #0
 80082b0:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 80082b2:	f7fd fc1d 	bl	8005af0 <aci_gap_set_non_discoverable>
 80082b6:	4603      	mov	r3, r0
 80082b8:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80082ba:	4b04      	ldr	r3, [pc, #16]	; (80082cc <Adv_Cancel+0x34>)
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 80082c2:	bf00      	nop
 80082c4:	bf00      	nop
}
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	200001fc 	.word	0x200001fc

080082d0 <Adv_Cancel_Req>:

static void Adv_Cancel_Req( void )
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_Req_1 */

/* USER CODE END Adv_Cancel_Req_1 */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 80082d4:	2100      	movs	r1, #0
 80082d6:	2001      	movs	r0, #1
 80082d8:	f000 fce8 	bl	8008cac <UTIL_SEQ_SetTask>
/* USER CODE BEGIN Adv_Cancel_Req_2 */

/* USER CODE END Adv_Cancel_Req_2 */
  return;
 80082dc:	bf00      	nop
}
 80082de:	bd80      	pop	{r7, pc}

080082e0 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(){
 80082e0:	b580      	push	{r7, lr}
 80082e2:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Switch_OFF_GPIO */
  BSP_LED_Off(LED_GREEN);
 80082e4:	2001      	movs	r0, #1
 80082e6:	f7fa f803 	bl	80022f0 <BSP_LED_Off>
/* USER CODE END Switch_OFF_GPIO */
}
 80082ea:	bf00      	nop
 80082ec:	bd80      	pop	{r7, pc}

080082ee <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 80082ee:	b580      	push	{r7, lr}
 80082f0:	b082      	sub	sp, #8
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80082f6:	2100      	movs	r1, #0
 80082f8:	2004      	movs	r0, #4
 80082fa:	f000 fcd7 	bl	8008cac <UTIL_SEQ_SetTask>
  return;
 80082fe:	bf00      	nop
}
 8008300:	3708      	adds	r7, #8
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b082      	sub	sp, #8
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800830e:	2001      	movs	r0, #1
 8008310:	f000 fd38 	bl	8008d84 <UTIL_SEQ_SetEvt>
  return;
 8008314:	bf00      	nop
}
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8008324:	2001      	movs	r0, #1
 8008326:	f000 fd4d 	bl	8008dc4 <UTIL_SEQ_WaitEvt>
  return;
 800832a:	bf00      	nop
}
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b084      	sub	sp, #16
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	3308      	adds	r3, #8
 8008344:	4618      	mov	r0, r3
 8008346:	f7ff f9fb 	bl	8007740 <SVCCTL_UserEvtRx>
 800834a:	4603      	mov	r3, r0
 800834c:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800834e:	7afb      	ldrb	r3, [r7, #11]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d003      	beq.n	800835c <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2201      	movs	r2, #1
 8008358:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 800835a:	e002      	b.n	8008362 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2200      	movs	r2, #0
 8008360:	701a      	strb	r2, [r3, #0]
}
 8008362:	bf00      	nop
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b084      	sub	sp, #16
 800836e:	af00      	add	r7, sp, #0
 8008370:	4603      	mov	r3, r0
 8008372:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d002      	beq.n	8008380 <BLE_StatusNot+0x16>
 800837a:	2b01      	cmp	r3, #1
 800837c:	d006      	beq.n	800838c <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 800837e:	e00b      	b.n	8008398 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008380:	231f      	movs	r3, #31
 8008382:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 fcbd 	bl	8008d04 <UTIL_SEQ_PauseTask>
      break;
 800838a:	e005      	b.n	8008398 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800838c:	231f      	movs	r3, #31
 800838e:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 fcd7 	bl	8008d44 <UTIL_SEQ_ResumeTask>
      break;
 8008396:	bf00      	nop
  }
  return;
 8008398:	bf00      	nop
}
 800839a:	3710      	adds	r7, #16
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <P2PS_STM_App_Notification>:
static void P2PS_TimeChange_Timer_Callback(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	2b03      	cmp	r3, #3
 80083ae:	d019      	beq.n	80083e4 <P2PS_STM_App_Notification+0x44>
 80083b0:	2b03      	cmp	r3, #3
 80083b2:	dc52      	bgt.n	800845a <P2PS_STM_App_Notification+0xba>
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d002      	beq.n	80083be <P2PS_STM_App_Notification+0x1e>
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d00a      	beq.n	80083d2 <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 80083bc:	e04d      	b.n	800845a <P2PS_STM_App_Notification+0xba>
      P2P_Server_App_Context.Notification_Status = 1;
 80083be:	4b2a      	ldr	r3, [pc, #168]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 80083c0:	2201      	movs	r2, #1
 80083c2:	701a      	strb	r2, [r3, #0]
      HW_TS_Start(P2P_Server_App_Context.Update_timer_Id, TIME_CHANGE_PERIOD);
 80083c4:	4b28      	ldr	r3, [pc, #160]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 80083c6:	7b1b      	ldrb	r3, [r3, #12]
 80083c8:	21cc      	movs	r1, #204	; 0xcc
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7f8 fffe 	bl	80013cc <HW_TS_Start>
      break;
 80083d0:	e046      	b.n	8008460 <P2PS_STM_App_Notification+0xc0>
      P2P_Server_App_Context.Notification_Status = 0;
 80083d2:	4b25      	ldr	r3, [pc, #148]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	701a      	strb	r2, [r3, #0]
      HW_TS_Stop(P2P_Server_App_Context.Update_timer_Id);
 80083d8:	4b23      	ldr	r3, [pc, #140]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 80083da:	7b1b      	ldrb	r3, [r3, #12]
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f8 ff69 	bl	80012b4 <HW_TS_Stop>
      break;
 80083e2:	e03d      	b.n	8008460 <P2PS_STM_App_Notification+0xc0>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d117      	bne.n	800841e <P2PS_STM_App_Notification+0x7e>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	3301      	adds	r3, #1
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d105      	bne.n	8008406 <P2PS_STM_App_Notification+0x66>
          BSP_LED_On(LED_BLUE);
 80083fa:	2000      	movs	r0, #0
 80083fc:	f7f9 ff5e 	bl	80022bc <BSP_LED_On>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 8008400:	4b19      	ldr	r3, [pc, #100]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 8008402:	2201      	movs	r2, #1
 8008404:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	3301      	adds	r3, #1
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d105      	bne.n	800841e <P2PS_STM_App_Notification+0x7e>
          BSP_LED_Off(LED_BLUE);
 8008412:	2000      	movs	r0, #0
 8008414:	f7f9 ff6c 	bl	80022f0 <BSP_LED_Off>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8008418:	4b13      	ldr	r3, [pc, #76]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 800841a:	2200      	movs	r2, #0
 800841c:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d11a      	bne.n	800845e <P2PS_STM_App_Notification+0xbe>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	3301      	adds	r3, #1
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d105      	bne.n	8008440 <P2PS_STM_App_Notification+0xa0>
          BSP_LED_On(LED_BLUE);
 8008434:	2000      	movs	r0, #0
 8008436:	f7f9 ff41 	bl	80022bc <BSP_LED_On>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 800843a:	4b0b      	ldr	r3, [pc, #44]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 800843c:	2201      	movs	r2, #1
 800843e:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	3301      	adds	r3, #1
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d108      	bne.n	800845e <P2PS_STM_App_Notification+0xbe>
          BSP_LED_Off(LED_BLUE);
 800844c:	2000      	movs	r0, #0
 800844e:	f7f9 ff4f 	bl	80022f0 <BSP_LED_Off>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8008452:	4b05      	ldr	r3, [pc, #20]	; (8008468 <P2PS_STM_App_Notification+0xc8>)
 8008454:	2200      	movs	r2, #0
 8008456:	709a      	strb	r2, [r3, #2]
      break;
 8008458:	e001      	b.n	800845e <P2PS_STM_App_Notification+0xbe>
      break;
 800845a:	bf00      	nop
 800845c:	e000      	b.n	8008460 <P2PS_STM_App_Notification+0xc0>
      break;
 800845e:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8008460:	bf00      	nop
}
 8008462:	3708      	adds	r7, #8
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	20000284 	.word	0x20000284

0800846c <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d005      	beq.n	8008488 <P2PS_APP_Notification+0x1c>
 800847c:	2b01      	cmp	r3, #1
 800847e:	d000      	beq.n	8008482 <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8008480:	e003      	b.n	800848a <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 8008482:	f000 f825 	bl	80084d0 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 8008486:	e000      	b.n	800848a <P2PS_APP_Notification+0x1e>
    break;
 8008488:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800848a:	bf00      	nop
}
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
	...

08008494 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  //UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
  UTIL_SEQ_RegTask( 1<< CFG_MY_TASK_NOTIFY_TIME, UTIL_SEQ_RFU, P2PS_Send_Notification );
 8008498:	4a09      	ldr	r2, [pc, #36]	; (80084c0 <P2PS_APP_Init+0x2c>)
 800849a:	2100      	movs	r1, #0
 800849c:	2010      	movs	r0, #16
 800849e:	f000 fbe3 	bl	8008c68 <UTIL_SEQ_RegTask>

  /* Create timer to change the time and update charecteristic */
    HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 80084a2:	4b08      	ldr	r3, [pc, #32]	; (80084c4 <P2PS_APP_Init+0x30>)
 80084a4:	2201      	movs	r2, #1
 80084a6:	4908      	ldr	r1, [pc, #32]	; (80084c8 <P2PS_APP_Init+0x34>)
 80084a8:	2000      	movs	r0, #0
 80084aa:	f7f8 fe89 	bl	80011c0 <HW_TS_Create>
			P2PS_TimeChange_Timer_Callback);

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 80084ae:	4b07      	ldr	r3, [pc, #28]	; (80084cc <P2PS_APP_Init+0x38>)
 80084b0:	2200      	movs	r2, #0
 80084b2:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 80084b4:	f000 f80c 	bl	80084d0 <P2PS_APP_LED_BUTTON_context_Init>
  P2PS_APP_context_Init();
 80084b8:	f000 f828 	bl	800850c <P2PS_APP_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 80084bc:	bf00      	nop
}
 80084be:	bd80      	pop	{r7, pc}
 80084c0:	0800853d 	.word	0x0800853d
 80084c4:	0800852d 	.word	0x0800852d
 80084c8:	20000290 	.word	0x20000290
 80084cc:	20000284 	.word	0x20000284

080084d0 <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 80084d0:	b480      	push	{r7}
 80084d2:	af00      	add	r7, sp, #0
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 80084d4:	4b08      	ldr	r3, [pc, #32]	; (80084f8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80084d6:	2201      	movs	r2, #1
 80084d8:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 80084da:	4b07      	ldr	r3, [pc, #28]	; (80084f8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80084dc:	2200      	movs	r2, #0
 80084de:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 80084e0:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80084e2:	2201      	movs	r2, #1
 80084e4:	721a      	strb	r2, [r3, #8]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 80084e6:	4b04      	ldr	r3, [pc, #16]	; (80084f8 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	725a      	strb	r2, [r3, #9]
#endif

}
 80084ec:	bf00      	nop
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	20000284 	.word	0x20000284

080084fc <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 8008500:	2100      	movs	r1, #0
 8008502:	2002      	movs	r0, #2
 8008504:	f000 fbd2 	bl	8008cac <UTIL_SEQ_SetTask>

  return;
 8008508:	bf00      	nop
}
 800850a:	bd80      	pop	{r7, pc}

0800850c <P2PS_APP_context_Init>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
static void P2PS_APP_context_Init(void)
{
 800850c:	b480      	push	{r7}
 800850e:	af00      	add	r7, sp, #0
	P2P_Server_App_Context.TimeControl.TimeStamp = 0xF2;
 8008510:	4b05      	ldr	r3, [pc, #20]	; (8008528 <P2PS_APP_context_Init+0x1c>)
 8008512:	22f2      	movs	r2, #242	; 0xf2
 8008514:	809a      	strh	r2, [r3, #4]
	P2P_Server_App_Context.TimeControl.Value = 0x1A;
 8008516:	4b04      	ldr	r3, [pc, #16]	; (8008528 <P2PS_APP_context_Init+0x1c>)
 8008518:	221a      	movs	r2, #26
 800851a:	80da      	strh	r2, [r3, #6]
}
 800851c:	bf00      	nop
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop
 8008528:	20000284 	.word	0x20000284

0800852c <P2PS_TimeChange_Timer_Callback>:

static void P2PS_TimeChange_Timer_Callback(void)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1<<CFG_MY_TASK_NOTIFY_TIME, CFG_SCH_PRIO_0);
 8008530:	2100      	movs	r1, #0
 8008532:	2010      	movs	r0, #16
 8008534:	f000 fbba 	bl	8008cac <UTIL_SEQ_SetTask>
}
 8008538:	bf00      	nop
 800853a:	bd80      	pop	{r7, pc}

0800853c <P2PS_Send_Notification>:

void P2PS_Send_Notification(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	af00      	add	r7, sp, #0
//    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
//  } else {
//    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
//  }
  
   if(P2P_Server_App_Context.Notification_Status){ 
 8008540:	4b05      	ldr	r3, [pc, #20]	; (8008558 <P2PS_Send_Notification+0x1c>)
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d005      	beq.n	8008554 <P2PS_Send_Notification+0x18>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
    APP_DBG_MSG(" \n\r");
    //P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.ButtonControl);
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&timestamp);
 8008548:	4904      	ldr	r1, [pc, #16]	; (800855c <P2PS_Send_Notification+0x20>)
 800854a:	f64f 6042 	movw	r0, #65090	; 0xfe42
 800854e:	f7fe fde3 	bl	8007118 <P2PS_STM_App_Update_Char>
    //P2PS_STM_App_Update_Char(0x0000,(uint8_t *)&value);
   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
   }

  return;
 8008552:	bf00      	nop
 8008554:	bf00      	nop
}
 8008556:	bd80      	pop	{r7, pc}
 8008558:	20000284 	.word	0x20000284
 800855c:	20000418 	.word	0x20000418

08008560 <LL_PWR_EnableBootC2>:
{
 8008560:	b480      	push	{r7}
 8008562:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8008564:	4b05      	ldr	r3, [pc, #20]	; (800857c <LL_PWR_EnableBootC2+0x1c>)
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	4a04      	ldr	r2, [pc, #16]	; (800857c <LL_PWR_EnableBootC2+0x1c>)
 800856a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800856e:	60d3      	str	r3, [r2, #12]
}
 8008570:	bf00      	nop
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	58000400 	.word	0x58000400

08008580 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8008588:	4b06      	ldr	r3, [pc, #24]	; (80085a4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800858a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800858e:	4905      	ldr	r1, [pc, #20]	; (80085a4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4313      	orrs	r3, r2
 8008594:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8008598:	bf00      	nop
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr
 80085a4:	58000800 	.word	0x58000800

080085a8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80085b0:	4b05      	ldr	r3, [pc, #20]	; (80085c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80085b2:	6a1a      	ldr	r2, [r3, #32]
 80085b4:	4904      	ldr	r1, [pc, #16]	; (80085c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	620b      	str	r3, [r1, #32]
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	58000800 	.word	0x58000800

080085cc <LL_AHB3_GRP1_EnableClock>:
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80085d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80085e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4013      	ands	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80085f0:	68fb      	ldr	r3, [r7, #12]
}
 80085f2:	bf00      	nop
 80085f4:	3714      	adds	r7, #20
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80085fe:	b480      	push	{r7}
 8008600:	b085      	sub	sp, #20
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8008606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800860a:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800860e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4313      	orrs	r3, r2
 8008616:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800861a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800861e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4013      	ands	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008628:	68fb      	ldr	r3, [r7, #12]
}
 800862a:	bf00      	nop
 800862c:	3714      	adds	r7, #20
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <LL_C1_IPCC_EnableIT_TXF>:
{
 8008636:	b480      	push	{r7}
 8008638:	b083      	sub	sp, #12
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	601a      	str	r2, [r3, #0]
}
 800864a:	bf00      	nop
 800864c:	370c      	adds	r7, #12
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <LL_C1_IPCC_EnableIT_RXO>:
{
 8008656:	b480      	push	{r7}
 8008658:	b083      	sub	sp, #12
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f043 0201 	orr.w	r2, r3, #1
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	601a      	str	r2, [r3, #0]
}
 800866a:	bf00      	nop
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr

08008676 <LL_C1_IPCC_EnableTransmitChannel>:
{
 8008676:	b480      	push	{r7}
 8008678:	b083      	sub	sp, #12
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	041b      	lsls	r3, r3, #16
 8008688:	43db      	mvns	r3, r3
 800868a:	401a      	ands	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	605a      	str	r2, [r3, #4]
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <LL_C1_IPCC_DisableTransmitChannel>:
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	685a      	ldr	r2, [r3, #4]
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	041b      	lsls	r3, r3, #16
 80086ae:	431a      	orrs	r2, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	605a      	str	r2, [r3, #4]
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <LL_C1_IPCC_EnableReceiveChannel>:
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	43db      	mvns	r3, r3
 80086d2:	401a      	ands	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	605a      	str	r2, [r3, #4]
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <LL_C1_IPCC_ClearFlag_CHx>:
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	683a      	ldr	r2, [r7, #0]
 80086f2:	609a      	str	r2, [r3, #8]
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <LL_C1_IPCC_SetFlag_CHx>:
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	041a      	lsls	r2, r3, #16
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	609a      	str	r2, [r3, #8]
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr

0800871e <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 800871e:	b480      	push	{r7}
 8008720:	b083      	sub	sp, #12
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
 8008726:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	68da      	ldr	r2, [r3, #12]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	4013      	ands	r3, r2
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	429a      	cmp	r2, r3
 8008734:	d101      	bne.n	800873a <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8008736:	2301      	movs	r3, #1
 8008738:	e000      	b.n	800873c <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800873a:	2300      	movs	r3, #0
}
 800873c:	4618      	mov	r0, r3
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	69da      	ldr	r2, [r3, #28]
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	4013      	ands	r3, r2
 800875a:	683a      	ldr	r2, [r7, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d101      	bne.n	8008764 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8008760:	2301      	movs	r3, #1
 8008762:	e000      	b.n	8008766 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr
	...

08008774 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8008774:	b580      	push	{r7, lr}
 8008776:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8008778:	2102      	movs	r1, #2
 800877a:	4819      	ldr	r0, [pc, #100]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 800877c:	f7ff ffe4 	bl	8008748 <LL_C2_IPCC_IsActiveFlag_CHx>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d009      	beq.n	800879a <HW_IPCC_Rx_Handler+0x26>
 8008786:	4b16      	ldr	r3, [pc, #88]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	43db      	mvns	r3, r3
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d002      	beq.n	800879a <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 8008794:	f000 f8ea 	bl	800896c <HW_IPCC_SYS_EvtHandler>
 8008798:	e01f      	b.n	80087da <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800879a:	2101      	movs	r1, #1
 800879c:	4810      	ldr	r0, [pc, #64]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 800879e:	f7ff ffd3 	bl	8008748 <LL_C2_IPCC_IsActiveFlag_CHx>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d008      	beq.n	80087ba <HW_IPCC_Rx_Handler+0x46>
 80087a8:	4b0d      	ldr	r3, [pc, #52]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d102      	bne.n	80087ba <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 80087b4:	f000 f89e 	bl	80088f4 <HW_IPCC_BLE_EvtHandler>
 80087b8:	e00f      	b.n	80087da <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80087ba:	2108      	movs	r1, #8
 80087bc:	4808      	ldr	r0, [pc, #32]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 80087be:	f7ff ffc3 	bl	8008748 <LL_C2_IPCC_IsActiveFlag_CHx>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d009      	beq.n	80087dc <HW_IPCC_Rx_Handler+0x68>
 80087c8:	4b05      	ldr	r3, [pc, #20]	; (80087e0 <HW_IPCC_Rx_Handler+0x6c>)
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	43db      	mvns	r3, r3
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d002      	beq.n	80087dc <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 80087d6:	f000 f915 	bl	8008a04 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80087da:	bf00      	nop
 80087dc:	bf00      	nop
}
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	58000c00 	.word	0x58000c00

080087e4 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80087e8:	2102      	movs	r1, #2
 80087ea:	4822      	ldr	r0, [pc, #136]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 80087ec:	f7ff ff97 	bl	800871e <LL_C1_IPCC_IsActiveFlag_CHx>
 80087f0:	4603      	mov	r3, r0
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d109      	bne.n	800880a <HW_IPCC_Tx_Handler+0x26>
 80087f6:	4b1f      	ldr	r3, [pc, #124]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	43db      	mvns	r3, r3
 80087fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d002      	beq.n	800880a <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8008804:	f000 f8a6 	bl	8008954 <HW_IPCC_SYS_CmdEvtHandler>
 8008808:	e031      	b.n	800886e <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800880a:	2102      	movs	r1, #2
 800880c:	4819      	ldr	r0, [pc, #100]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 800880e:	f7ff ff86 	bl	800871e <LL_C1_IPCC_IsActiveFlag_CHx>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d109      	bne.n	800882c <HW_IPCC_Tx_Handler+0x48>
 8008818:	4b16      	ldr	r3, [pc, #88]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	43db      	mvns	r3, r3
 800881e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d002      	beq.n	800882c <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8008826:	f000 f895 	bl	8008954 <HW_IPCC_SYS_CmdEvtHandler>
 800882a:	e020      	b.n	800886e <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800882c:	2108      	movs	r1, #8
 800882e:	4811      	ldr	r0, [pc, #68]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 8008830:	f7ff ff75 	bl	800871e <LL_C1_IPCC_IsActiveFlag_CHx>
 8008834:	4603      	mov	r3, r0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d109      	bne.n	800884e <HW_IPCC_Tx_Handler+0x6a>
 800883a:	4b0e      	ldr	r3, [pc, #56]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	43db      	mvns	r3, r3
 8008840:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8008848:	f000 f8be 	bl	80089c8 <HW_IPCC_MM_FreeBufHandler>
 800884c:	e00f      	b.n	800886e <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800884e:	2120      	movs	r1, #32
 8008850:	4808      	ldr	r0, [pc, #32]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 8008852:	f7ff ff64 	bl	800871e <LL_C1_IPCC_IsActiveFlag_CHx>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d109      	bne.n	8008870 <HW_IPCC_Tx_Handler+0x8c>
 800885c:	4b05      	ldr	r3, [pc, #20]	; (8008874 <HW_IPCC_Tx_Handler+0x90>)
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	43db      	mvns	r3, r3
 8008862:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008866:	2b00      	cmp	r3, #0
 8008868:	d002      	beq.n	8008870 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800886a:	f000 f84f 	bl	800890c <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800886e:	bf00      	nop
 8008870:	bf00      	nop
}
 8008872:	bd80      	pop	{r7, pc}
 8008874:	58000c00 	.word	0x58000c00

08008878 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800887c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008880:	f7ff febd 	bl	80085fe <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8008884:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008888:	f7ff fe7a 	bl	8008580 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800888c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008890:	f7ff fe8a 	bl	80085a8 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8008894:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8008896:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8008898:	f7ff fe62 	bl	8008560 <LL_PWR_EnableBootC2>

  return;
 800889c:	bf00      	nop
}
 800889e:	bd80      	pop	{r7, pc}

080088a0 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80088a4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80088a8:	f7ff fe90 	bl	80085cc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80088ac:	4806      	ldr	r0, [pc, #24]	; (80088c8 <HW_IPCC_Init+0x28>)
 80088ae:	f7ff fed2 	bl	8008656 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80088b2:	4805      	ldr	r0, [pc, #20]	; (80088c8 <HW_IPCC_Init+0x28>)
 80088b4:	f7ff febf 	bl	8008636 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80088b8:	202c      	movs	r0, #44	; 0x2c
 80088ba:	f7f9 ffd2 	bl	8002862 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80088be:	202d      	movs	r0, #45	; 0x2d
 80088c0:	f7f9 ffcf 	bl	8002862 <HAL_NVIC_EnableIRQ>

  return;
 80088c4:	bf00      	nop
}
 80088c6:	bd80      	pop	{r7, pc}
 80088c8:	58000c00 	.word	0x58000c00

080088cc <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80088d0:	2101      	movs	r1, #1
 80088d2:	4802      	ldr	r0, [pc, #8]	; (80088dc <HW_IPCC_BLE_Init+0x10>)
 80088d4:	f7ff fef4 	bl	80086c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80088d8:	bf00      	nop
}
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	58000c00 	.word	0x58000c00

080088e0 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80088e4:	2101      	movs	r1, #1
 80088e6:	4802      	ldr	r0, [pc, #8]	; (80088f0 <HW_IPCC_BLE_SendCmd+0x10>)
 80088e8:	f7ff ff0a 	bl	8008700 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80088ec:	bf00      	nop
}
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	58000c00 	.word	0x58000c00

080088f4 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80088f8:	f7ff f806 	bl	8007908 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80088fc:	2101      	movs	r1, #1
 80088fe:	4802      	ldr	r0, [pc, #8]	; (8008908 <HW_IPCC_BLE_EvtHandler+0x14>)
 8008900:	f7ff fef0 	bl	80086e4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008904:	bf00      	nop
}
 8008906:	bd80      	pop	{r7, pc}
 8008908:	58000c00 	.word	0x58000c00

0800890c <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8008910:	2120      	movs	r1, #32
 8008912:	4803      	ldr	r0, [pc, #12]	; (8008920 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8008914:	f7ff fec2 	bl	800869c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8008918:	f7ff f826 	bl	8007968 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800891c:	bf00      	nop
}
 800891e:	bd80      	pop	{r7, pc}
 8008920:	58000c00 	.word	0x58000c00

08008924 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8008928:	2102      	movs	r1, #2
 800892a:	4802      	ldr	r0, [pc, #8]	; (8008934 <HW_IPCC_SYS_Init+0x10>)
 800892c:	f7ff fec8 	bl	80086c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008930:	bf00      	nop
}
 8008932:	bd80      	pop	{r7, pc}
 8008934:	58000c00 	.word	0x58000c00

08008938 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800893c:	2102      	movs	r1, #2
 800893e:	4804      	ldr	r0, [pc, #16]	; (8008950 <HW_IPCC_SYS_SendCmd+0x18>)
 8008940:	f7ff fede 	bl	8008700 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008944:	2102      	movs	r1, #2
 8008946:	4802      	ldr	r0, [pc, #8]	; (8008950 <HW_IPCC_SYS_SendCmd+0x18>)
 8008948:	f7ff fe95 	bl	8008676 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800894c:	bf00      	nop
}
 800894e:	bd80      	pop	{r7, pc}
 8008950:	58000c00 	.word	0x58000c00

08008954 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8008954:	b580      	push	{r7, lr}
 8008956:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008958:	2102      	movs	r1, #2
 800895a:	4803      	ldr	r0, [pc, #12]	; (8008968 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800895c:	f7ff fe9e 	bl	800869c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8008960:	f7ff f852 	bl	8007a08 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8008964:	bf00      	nop
}
 8008966:	bd80      	pop	{r7, pc}
 8008968:	58000c00 	.word	0x58000c00

0800896c <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8008970:	f7ff f860 	bl	8007a34 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8008974:	2102      	movs	r1, #2
 8008976:	4802      	ldr	r0, [pc, #8]	; (8008980 <HW_IPCC_SYS_EvtHandler+0x14>)
 8008978:	f7ff feb4 	bl	80086e4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800897c:	bf00      	nop
}
 800897e:	bd80      	pop	{r7, pc}
 8008980:	58000c00 	.word	0x58000c00

08008984 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800898c:	2108      	movs	r1, #8
 800898e:	480c      	ldr	r0, [pc, #48]	; (80089c0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8008990:	f7ff fec5 	bl	800871e <LL_C1_IPCC_IsActiveFlag_CHx>
 8008994:	4603      	mov	r3, r0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800899a:	4a0a      	ldr	r2, [pc, #40]	; (80089c4 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80089a0:	2108      	movs	r1, #8
 80089a2:	4807      	ldr	r0, [pc, #28]	; (80089c0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80089a4:	f7ff fe67 	bl	8008676 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 80089a8:	e006      	b.n	80089b8 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80089ae:	2108      	movs	r1, #8
 80089b0:	4803      	ldr	r0, [pc, #12]	; (80089c0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80089b2:	f7ff fea5 	bl	8008700 <LL_C1_IPCC_SetFlag_CHx>
  return;
 80089b6:	bf00      	nop
}
 80089b8:	3708      	adds	r7, #8
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	58000c00 	.word	0x58000c00
 80089c4:	20000334 	.word	0x20000334

080089c8 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80089cc:	2108      	movs	r1, #8
 80089ce:	4806      	ldr	r0, [pc, #24]	; (80089e8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80089d0:	f7ff fe64 	bl	800869c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80089d4:	4b05      	ldr	r3, [pc, #20]	; (80089ec <HW_IPCC_MM_FreeBufHandler+0x24>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80089da:	2108      	movs	r1, #8
 80089dc:	4802      	ldr	r0, [pc, #8]	; (80089e8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80089de:	f7ff fe8f 	bl	8008700 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80089e2:	bf00      	nop
}
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	58000c00 	.word	0x58000c00
 80089ec:	20000334 	.word	0x20000334

080089f0 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80089f4:	2108      	movs	r1, #8
 80089f6:	4802      	ldr	r0, [pc, #8]	; (8008a00 <HW_IPCC_TRACES_Init+0x10>)
 80089f8:	f7ff fe62 	bl	80086c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80089fc:	bf00      	nop
}
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	58000c00 	.word	0x58000c00

08008a04 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8008a08:	f7ff f8bc 	bl	8007b84 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8008a0c:	2108      	movs	r1, #8
 8008a0e:	4802      	ldr	r0, [pc, #8]	; (8008a18 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8008a10:	f7ff fe68 	bl	80086e4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008a14:	bf00      	nop
}
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	58000c00 	.word	0x58000c00

08008a1c <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8008a20:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <UTIL_LPM_Init+0x1c>)
 8008a22:	2200      	movs	r2, #0
 8008a24:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8008a26:	4b05      	ldr	r3, [pc, #20]	; (8008a3c <UTIL_LPM_Init+0x20>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8008a2c:	bf00      	nop
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	20000338 	.word	0x20000338
 8008a3c:	2000033c 	.word	0x2000033c

08008a40 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	460b      	mov	r3, r1
 8008a4a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a50:	613b      	str	r3, [r7, #16]
  return(result);
 8008a52:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8008a54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008a56:	b672      	cpsid	i
}
 8008a58:	bf00      	nop
  
  switch(state)
 8008a5a:	78fb      	ldrb	r3, [r7, #3]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <UTIL_LPM_SetOffMode+0x32>
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d10e      	bne.n	8008a82 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8008a64:	4b0d      	ldr	r3, [pc, #52]	; (8008a9c <UTIL_LPM_SetOffMode+0x5c>)
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	4a0b      	ldr	r2, [pc, #44]	; (8008a9c <UTIL_LPM_SetOffMode+0x5c>)
 8008a6e:	6013      	str	r3, [r2, #0]
      break;
 8008a70:	e008      	b.n	8008a84 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	43da      	mvns	r2, r3
 8008a76:	4b09      	ldr	r3, [pc, #36]	; (8008a9c <UTIL_LPM_SetOffMode+0x5c>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	4a07      	ldr	r2, [pc, #28]	; (8008a9c <UTIL_LPM_SetOffMode+0x5c>)
 8008a7e:	6013      	str	r3, [r2, #0]
      break;
 8008a80:	e000      	b.n	8008a84 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8008a82:	bf00      	nop
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f383 8810 	msr	PRIMASK, r3
}
 8008a8e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8008a90:	bf00      	nop
 8008a92:	371c      	adds	r7, #28
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	2000033c 	.word	0x2000033c

08008aa0 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b08c      	sub	sp, #48	; 0x30
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8008aa8:	4b67      	ldr	r3, [pc, #412]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8008aae:	4b66      	ldr	r3, [pc, #408]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008ab0:	681a      	ldr	r2, [r3, #0]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	4a64      	ldr	r2, [pc, #400]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008ab8:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8008aba:	e083      	b.n	8008bc4 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8008abc:	2300      	movs	r3, #0
 8008abe:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8008ac0:	e002      	b.n	8008ac8 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8008ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8008ac8:	4a60      	ldr	r2, [pc, #384]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008ad0:	4b5f      	ldr	r3, [pc, #380]	; (8008c50 <UTIL_SEQ_Run+0x1b0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	401a      	ands	r2, r3
 8008ad6:	4b5c      	ldr	r3, [pc, #368]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4013      	ands	r3, r2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d0f0      	beq.n	8008ac2 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8008ae0:	4a5a      	ldr	r2, [pc, #360]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008ae8:	4b59      	ldr	r3, [pc, #356]	; (8008c50 <UTIL_SEQ_Run+0x1b0>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	401a      	ands	r2, r3
 8008aee:	4b56      	ldr	r3, [pc, #344]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4013      	ands	r3, r2
 8008af4:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8008af6:	4a55      	ldr	r2, [pc, #340]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afa:	00db      	lsls	r3, r3, #3
 8008afc:	4413      	add	r3, r2
 8008afe:	685a      	ldr	r2, [r3, #4]
 8008b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b02:	4013      	ands	r3, r2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d106      	bne.n	8008b16 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8008b08:	4a50      	ldr	r2, [pc, #320]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	4413      	add	r3, r2
 8008b10:	f04f 32ff 	mov.w	r2, #4294967295
 8008b14:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8008b16:	4a4d      	ldr	r2, [pc, #308]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	4413      	add	r3, r2
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b22:	4013      	ands	r3, r2
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 f99d 	bl	8008e64 <SEQ_BitPosition>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	4b49      	ldr	r3, [pc, #292]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008b30:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8008b32:	4a46      	ldr	r2, [pc, #280]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b36:	00db      	lsls	r3, r3, #3
 8008b38:	4413      	add	r3, r2
 8008b3a:	685a      	ldr	r2, [r3, #4]
 8008b3c:	4b45      	ldr	r3, [pc, #276]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2101      	movs	r1, #1
 8008b42:	fa01 f303 	lsl.w	r3, r1, r3
 8008b46:	43db      	mvns	r3, r3
 8008b48:	401a      	ands	r2, r3
 8008b4a:	4940      	ldr	r1, [pc, #256]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4e:	00db      	lsls	r3, r3, #3
 8008b50:	440b      	add	r3, r1
 8008b52:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b54:	f3ef 8310 	mrs	r3, PRIMASK
 8008b58:	61bb      	str	r3, [r7, #24]
  return(result);
 8008b5a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008b5c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8008b5e:	b672      	cpsid	i
}
 8008b60:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8008b62:	4b3c      	ldr	r3, [pc, #240]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2201      	movs	r2, #1
 8008b68:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6c:	43da      	mvns	r2, r3
 8008b6e:	4b3a      	ldr	r3, [pc, #232]	; (8008c58 <UTIL_SEQ_Run+0x1b8>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4013      	ands	r3, r2
 8008b74:	4a38      	ldr	r2, [pc, #224]	; (8008c58 <UTIL_SEQ_Run+0x1b8>)
 8008b76:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008b78:	2302      	movs	r3, #2
 8008b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b7c:	e013      	b.n	8008ba6 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8008b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b80:	3b01      	subs	r3, #1
 8008b82:	4a32      	ldr	r2, [pc, #200]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b84:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8008b88:	4b32      	ldr	r3, [pc, #200]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b92:	43da      	mvns	r2, r3
 8008b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b96:	3b01      	subs	r3, #1
 8008b98:	400a      	ands	r2, r1
 8008b9a:	492c      	ldr	r1, [pc, #176]	; (8008c4c <UTIL_SEQ_Run+0x1ac>)
 8008b9c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d1e8      	bne.n	8008b7e <UTIL_SEQ_Run+0xde>
 8008bac:	6a3b      	ldr	r3, [r7, #32]
 8008bae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	f383 8810 	msr	PRIMASK, r3
}
 8008bb6:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8008bb8:	4b26      	ldr	r3, [pc, #152]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a27      	ldr	r2, [pc, #156]	; (8008c5c <UTIL_SEQ_Run+0x1bc>)
 8008bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bc2:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8008bc4:	4b24      	ldr	r3, [pc, #144]	; (8008c58 <UTIL_SEQ_Run+0x1b8>)
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	4b21      	ldr	r3, [pc, #132]	; (8008c50 <UTIL_SEQ_Run+0x1b0>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	401a      	ands	r2, r3
 8008bce:	4b1e      	ldr	r3, [pc, #120]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d007      	beq.n	8008be8 <UTIL_SEQ_Run+0x148>
 8008bd8:	4b21      	ldr	r3, [pc, #132]	; (8008c60 <UTIL_SEQ_Run+0x1c0>)
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	4b21      	ldr	r3, [pc, #132]	; (8008c64 <UTIL_SEQ_Run+0x1c4>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4013      	ands	r3, r2
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f43f af6a 	beq.w	8008abc <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8008be8:	4b1a      	ldr	r3, [pc, #104]	; (8008c54 <UTIL_SEQ_Run+0x1b4>)
 8008bea:	f04f 32ff 	mov.w	r2, #4294967295
 8008bee:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8008bf0:	f000 f92a 	bl	8008e48 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bf4:	f3ef 8310 	mrs	r3, PRIMASK
 8008bf8:	613b      	str	r3, [r7, #16]
  return(result);
 8008bfa:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8008bfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008bfe:	b672      	cpsid	i
}
 8008c00:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8008c02:	4b15      	ldr	r3, [pc, #84]	; (8008c58 <UTIL_SEQ_Run+0x1b8>)
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	4b12      	ldr	r3, [pc, #72]	; (8008c50 <UTIL_SEQ_Run+0x1b0>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	401a      	ands	r2, r3
 8008c0c:	4b0e      	ldr	r3, [pc, #56]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d108      	bne.n	8008c28 <UTIL_SEQ_Run+0x188>
 8008c16:	4b12      	ldr	r3, [pc, #72]	; (8008c60 <UTIL_SEQ_Run+0x1c0>)
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	4b12      	ldr	r3, [pc, #72]	; (8008c64 <UTIL_SEQ_Run+0x1c4>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4013      	ands	r3, r2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d101      	bne.n	8008c28 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8008c24:	f7f7 fd2b 	bl	800067e <UTIL_SEQ_Idle>
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f383 8810 	msr	PRIMASK, r3
}
 8008c32:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8008c34:	f000 f90f 	bl	8008e56 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8008c38:	4a03      	ldr	r2, [pc, #12]	; (8008c48 <UTIL_SEQ_Run+0x1a8>)
 8008c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3c:	6013      	str	r3, [r2, #0]

  return;
 8008c3e:	bf00      	nop
}
 8008c40:	3730      	adds	r7, #48	; 0x30
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	20000040 	.word	0x20000040
 8008c4c:	200003d0 	.word	0x200003d0
 8008c50:	2000003c 	.word	0x2000003c
 8008c54:	2000034c 	.word	0x2000034c
 8008c58:	20000340 	.word	0x20000340
 8008c5c:	20000350 	.word	0x20000350
 8008c60:	20000344 	.word	0x20000344
 8008c64:	20000348 	.word	0x20000348

08008c68 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b088      	sub	sp, #32
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	60f8      	str	r0, [r7, #12]
 8008c70:	60b9      	str	r1, [r7, #8]
 8008c72:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c74:	f3ef 8310 	mrs	r3, PRIMASK
 8008c78:	617b      	str	r3, [r7, #20]
  return(result);
 8008c7a:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8008c7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008c7e:	b672      	cpsid	i
}
 8008c80:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f000 f8ee 	bl	8008e64 <SEQ_BitPosition>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4a06      	ldr	r2, [pc, #24]	; (8008ca8 <UTIL_SEQ_RegTask+0x40>)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	f383 8810 	msr	PRIMASK, r3
}
 8008c9e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8008ca0:	bf00      	nop
}
 8008ca2:	3720      	adds	r7, #32
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	20000350 	.word	0x20000350

08008cac <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b087      	sub	sp, #28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8008cba:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008cbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008cc0:	b672      	cpsid	i
}
 8008cc2:	bf00      	nop

  TaskSet |= TaskId_bm;
 8008cc4:	4b0d      	ldr	r3, [pc, #52]	; (8008cfc <UTIL_SEQ_SetTask+0x50>)
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	4a0b      	ldr	r2, [pc, #44]	; (8008cfc <UTIL_SEQ_SetTask+0x50>)
 8008cce:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8008cd0:	4a0b      	ldr	r2, [pc, #44]	; (8008d00 <UTIL_SEQ_SetTask+0x54>)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	431a      	orrs	r2, r3
 8008cdc:	4908      	ldr	r1, [pc, #32]	; (8008d00 <UTIL_SEQ_SetTask+0x54>)
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f383 8810 	msr	PRIMASK, r3
}
 8008cee:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008cf0:	bf00      	nop
}
 8008cf2:	371c      	adds	r7, #28
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	20000340 	.word	0x20000340
 8008d00:	200003d0 	.word	0x200003d0

08008d04 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008d04:	b480      	push	{r7}
 8008d06:	b087      	sub	sp, #28
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8008d10:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d12:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008d14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008d16:	b672      	cpsid	i
}
 8008d18:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	43da      	mvns	r2, r3
 8008d1e:	4b08      	ldr	r3, [pc, #32]	; (8008d40 <UTIL_SEQ_PauseTask+0x3c>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4013      	ands	r3, r2
 8008d24:	4a06      	ldr	r2, [pc, #24]	; (8008d40 <UTIL_SEQ_PauseTask+0x3c>)
 8008d26:	6013      	str	r3, [r2, #0]
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	f383 8810 	msr	PRIMASK, r3
}
 8008d32:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008d34:	bf00      	nop
}
 8008d36:	371c      	adds	r7, #28
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr
 8008d40:	2000003c 	.word	0x2000003c

08008d44 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8008d50:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d52:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008d54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008d56:	b672      	cpsid	i
}
 8008d58:	bf00      	nop

  TaskMask |= TaskId_bm;
 8008d5a:	4b09      	ldr	r3, [pc, #36]	; (8008d80 <UTIL_SEQ_ResumeTask+0x3c>)
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	4a07      	ldr	r2, [pc, #28]	; (8008d80 <UTIL_SEQ_ResumeTask+0x3c>)
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	f383 8810 	msr	PRIMASK, r3
}
 8008d70:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008d72:	bf00      	nop
}
 8008d74:	371c      	adds	r7, #28
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	2000003c 	.word	0x2000003c

08008d84 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8008d84:	b480      	push	{r7}
 8008d86:	b087      	sub	sp, #28
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d8c:	f3ef 8310 	mrs	r3, PRIMASK
 8008d90:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d92:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008d94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008d96:	b672      	cpsid	i
}
 8008d98:	bf00      	nop

  EvtSet |= EvtId_bm;
 8008d9a:	4b09      	ldr	r3, [pc, #36]	; (8008dc0 <UTIL_SEQ_SetEvt+0x3c>)
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	4a07      	ldr	r2, [pc, #28]	; (8008dc0 <UTIL_SEQ_SetEvt+0x3c>)
 8008da4:	6013      	str	r3, [r2, #0]
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	f383 8810 	msr	PRIMASK, r3
}
 8008db0:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008db2:	bf00      	nop
}
 8008db4:	371c      	adds	r7, #28
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop
 8008dc0:	20000344 	.word	0x20000344

08008dc4 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8008dcc:	4b1b      	ldr	r3, [pc, #108]	; (8008e3c <UTIL_SEQ_WaitEvt+0x78>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	613b      	str	r3, [r7, #16]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8008dd2:	4b1a      	ldr	r3, [pc, #104]	; (8008e3c <UTIL_SEQ_WaitEvt+0x78>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dda:	d102      	bne.n	8008de2 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	617b      	str	r3, [r7, #20]
 8008de0:	e005      	b.n	8008dee <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 8008de2:	4b16      	ldr	r3, [pc, #88]	; (8008e3c <UTIL_SEQ_WaitEvt+0x78>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2201      	movs	r2, #1
 8008de8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dec:	617b      	str	r3, [r7, #20]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8008dee:	4b14      	ldr	r3, [pc, #80]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60fb      	str	r3, [r7, #12]
  EvtWaited = EvtId_bm;
 8008df4:	4a12      	ldr	r2, [pc, #72]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 8008dfa:	e005      	b.n	8008e08 <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 8008dfc:	4b10      	ldr	r3, [pc, #64]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4619      	mov	r1, r3
 8008e02:	6978      	ldr	r0, [r7, #20]
 8008e04:	f7f7 fc42 	bl	800068c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 8008e08:	4b0e      	ldr	r3, [pc, #56]	; (8008e44 <UTIL_SEQ_WaitEvt+0x80>)
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	4b0c      	ldr	r3, [pc, #48]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4013      	ands	r3, r2
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d0f2      	beq.n	8008dfc <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8008e16:	4a09      	ldr	r2, [pc, #36]	; (8008e3c <UTIL_SEQ_WaitEvt+0x78>)
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	6013      	str	r3, [r2, #0]

  EvtSet &= (~EvtWaited);
 8008e1c:	4b08      	ldr	r3, [pc, #32]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	43da      	mvns	r2, r3
 8008e22:	4b08      	ldr	r3, [pc, #32]	; (8008e44 <UTIL_SEQ_WaitEvt+0x80>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4013      	ands	r3, r2
 8008e28:	4a06      	ldr	r2, [pc, #24]	; (8008e44 <UTIL_SEQ_WaitEvt+0x80>)
 8008e2a:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 8008e2c:	4a04      	ldr	r2, [pc, #16]	; (8008e40 <UTIL_SEQ_WaitEvt+0x7c>)
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6013      	str	r3, [r2, #0]

  return;
 8008e32:	bf00      	nop
}
 8008e34:	3718      	adds	r7, #24
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	2000034c 	.word	0x2000034c
 8008e40:	20000348 	.word	0x20000348
 8008e44:	20000344 	.word	0x20000344

08008e48 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8008e4c:	bf00      	nop
}
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr

08008e56 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8008e56:	b480      	push	{r7}
 8008e58:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8008e5a:	bf00      	nop
}
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	0c1b      	lsrs	r3, r3, #16
 8008e74:	041b      	lsls	r3, r3, #16
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d104      	bne.n	8008e84 <SEQ_BitPosition+0x20>
 8008e7a:	2310      	movs	r3, #16
 8008e7c:	73fb      	strb	r3, [r7, #15]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	041b      	lsls	r3, r3, #16
 8008e82:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d105      	bne.n	8008e9a <SEQ_BitPosition+0x36>
 8008e8e:	7bfb      	ldrb	r3, [r7, #15]
 8008e90:	3308      	adds	r3, #8
 8008e92:	73fb      	strb	r3, [r7, #15]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	021b      	lsls	r3, r3, #8
 8008e98:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d105      	bne.n	8008eb0 <SEQ_BitPosition+0x4c>
 8008ea4:	7bfb      	ldrb	r3, [r7, #15]
 8008ea6:	3304      	adds	r3, #4
 8008ea8:	73fb      	strb	r3, [r7, #15]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	011b      	lsls	r3, r3, #4
 8008eae:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	0f1b      	lsrs	r3, r3, #28
 8008eb4:	4a07      	ldr	r2, [pc, #28]	; (8008ed4 <SEQ_BitPosition+0x70>)
 8008eb6:	5cd2      	ldrb	r2, [r2, r3]
 8008eb8:	7bfb      	ldrb	r3, [r7, #15]
 8008eba:	4413      	add	r3, r2
 8008ebc:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8008ebe:	7bfb      	ldrb	r3, [r7, #15]
 8008ec0:	f1c3 031f 	rsb	r3, r3, #31
 8008ec4:	b2db      	uxtb	r3, r3
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	0800a7f0 	.word	0x0800a7f0

08008ed8 <__libc_init_array>:
 8008ed8:	b570      	push	{r4, r5, r6, lr}
 8008eda:	4d0d      	ldr	r5, [pc, #52]	; (8008f10 <__libc_init_array+0x38>)
 8008edc:	4c0d      	ldr	r4, [pc, #52]	; (8008f14 <__libc_init_array+0x3c>)
 8008ede:	1b64      	subs	r4, r4, r5
 8008ee0:	10a4      	asrs	r4, r4, #2
 8008ee2:	2600      	movs	r6, #0
 8008ee4:	42a6      	cmp	r6, r4
 8008ee6:	d109      	bne.n	8008efc <__libc_init_array+0x24>
 8008ee8:	4d0b      	ldr	r5, [pc, #44]	; (8008f18 <__libc_init_array+0x40>)
 8008eea:	4c0c      	ldr	r4, [pc, #48]	; (8008f1c <__libc_init_array+0x44>)
 8008eec:	f001 fb44 	bl	800a578 <_init>
 8008ef0:	1b64      	subs	r4, r4, r5
 8008ef2:	10a4      	asrs	r4, r4, #2
 8008ef4:	2600      	movs	r6, #0
 8008ef6:	42a6      	cmp	r6, r4
 8008ef8:	d105      	bne.n	8008f06 <__libc_init_array+0x2e>
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f00:	4798      	blx	r3
 8008f02:	3601      	adds	r6, #1
 8008f04:	e7ee      	b.n	8008ee4 <__libc_init_array+0xc>
 8008f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f0a:	4798      	blx	r3
 8008f0c:	3601      	adds	r6, #1
 8008f0e:	e7f2      	b.n	8008ef6 <__libc_init_array+0x1e>
 8008f10:	0800aa7c 	.word	0x0800aa7c
 8008f14:	0800aa7c 	.word	0x0800aa7c
 8008f18:	0800aa7c 	.word	0x0800aa7c
 8008f1c:	0800aa80 	.word	0x0800aa80

08008f20 <memcpy>:
 8008f20:	440a      	add	r2, r1
 8008f22:	4291      	cmp	r1, r2
 8008f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f28:	d100      	bne.n	8008f2c <memcpy+0xc>
 8008f2a:	4770      	bx	lr
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f36:	4291      	cmp	r1, r2
 8008f38:	d1f9      	bne.n	8008f2e <memcpy+0xe>
 8008f3a:	bd10      	pop	{r4, pc}

08008f3c <memset>:
 8008f3c:	4402      	add	r2, r0
 8008f3e:	4603      	mov	r3, r0
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d100      	bne.n	8008f46 <memset+0xa>
 8008f44:	4770      	bx	lr
 8008f46:	f803 1b01 	strb.w	r1, [r3], #1
 8008f4a:	e7f9      	b.n	8008f40 <memset+0x4>

08008f4c <validate_structure>:
 8008f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f4e:	6801      	ldr	r1, [r0, #0]
 8008f50:	293b      	cmp	r1, #59	; 0x3b
 8008f52:	4604      	mov	r4, r0
 8008f54:	d911      	bls.n	8008f7a <validate_structure+0x2e>
 8008f56:	223c      	movs	r2, #60	; 0x3c
 8008f58:	4668      	mov	r0, sp
 8008f5a:	f000 fcab 	bl	80098b4 <div>
 8008f5e:	9a01      	ldr	r2, [sp, #4]
 8008f60:	6863      	ldr	r3, [r4, #4]
 8008f62:	9900      	ldr	r1, [sp, #0]
 8008f64:	2a00      	cmp	r2, #0
 8008f66:	440b      	add	r3, r1
 8008f68:	6063      	str	r3, [r4, #4]
 8008f6a:	bfbb      	ittet	lt
 8008f6c:	323c      	addlt	r2, #60	; 0x3c
 8008f6e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008f72:	6022      	strge	r2, [r4, #0]
 8008f74:	6022      	strlt	r2, [r4, #0]
 8008f76:	bfb8      	it	lt
 8008f78:	6063      	strlt	r3, [r4, #4]
 8008f7a:	6861      	ldr	r1, [r4, #4]
 8008f7c:	293b      	cmp	r1, #59	; 0x3b
 8008f7e:	d911      	bls.n	8008fa4 <validate_structure+0x58>
 8008f80:	223c      	movs	r2, #60	; 0x3c
 8008f82:	4668      	mov	r0, sp
 8008f84:	f000 fc96 	bl	80098b4 <div>
 8008f88:	9a01      	ldr	r2, [sp, #4]
 8008f8a:	68a3      	ldr	r3, [r4, #8]
 8008f8c:	9900      	ldr	r1, [sp, #0]
 8008f8e:	2a00      	cmp	r2, #0
 8008f90:	440b      	add	r3, r1
 8008f92:	60a3      	str	r3, [r4, #8]
 8008f94:	bfbb      	ittet	lt
 8008f96:	323c      	addlt	r2, #60	; 0x3c
 8008f98:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008f9c:	6062      	strge	r2, [r4, #4]
 8008f9e:	6062      	strlt	r2, [r4, #4]
 8008fa0:	bfb8      	it	lt
 8008fa2:	60a3      	strlt	r3, [r4, #8]
 8008fa4:	68a1      	ldr	r1, [r4, #8]
 8008fa6:	2917      	cmp	r1, #23
 8008fa8:	d911      	bls.n	8008fce <validate_structure+0x82>
 8008faa:	2218      	movs	r2, #24
 8008fac:	4668      	mov	r0, sp
 8008fae:	f000 fc81 	bl	80098b4 <div>
 8008fb2:	9a01      	ldr	r2, [sp, #4]
 8008fb4:	68e3      	ldr	r3, [r4, #12]
 8008fb6:	9900      	ldr	r1, [sp, #0]
 8008fb8:	2a00      	cmp	r2, #0
 8008fba:	440b      	add	r3, r1
 8008fbc:	60e3      	str	r3, [r4, #12]
 8008fbe:	bfbb      	ittet	lt
 8008fc0:	3218      	addlt	r2, #24
 8008fc2:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008fc6:	60a2      	strge	r2, [r4, #8]
 8008fc8:	60a2      	strlt	r2, [r4, #8]
 8008fca:	bfb8      	it	lt
 8008fcc:	60e3      	strlt	r3, [r4, #12]
 8008fce:	6921      	ldr	r1, [r4, #16]
 8008fd0:	290b      	cmp	r1, #11
 8008fd2:	d911      	bls.n	8008ff8 <validate_structure+0xac>
 8008fd4:	220c      	movs	r2, #12
 8008fd6:	4668      	mov	r0, sp
 8008fd8:	f000 fc6c 	bl	80098b4 <div>
 8008fdc:	9a01      	ldr	r2, [sp, #4]
 8008fde:	6963      	ldr	r3, [r4, #20]
 8008fe0:	9900      	ldr	r1, [sp, #0]
 8008fe2:	2a00      	cmp	r2, #0
 8008fe4:	440b      	add	r3, r1
 8008fe6:	6163      	str	r3, [r4, #20]
 8008fe8:	bfbb      	ittet	lt
 8008fea:	320c      	addlt	r2, #12
 8008fec:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008ff0:	6122      	strge	r2, [r4, #16]
 8008ff2:	6122      	strlt	r2, [r4, #16]
 8008ff4:	bfb8      	it	lt
 8008ff6:	6163      	strlt	r3, [r4, #20]
 8008ff8:	6963      	ldr	r3, [r4, #20]
 8008ffa:	0799      	lsls	r1, r3, #30
 8008ffc:	d120      	bne.n	8009040 <validate_structure+0xf4>
 8008ffe:	2164      	movs	r1, #100	; 0x64
 8009000:	fb93 f2f1 	sdiv	r2, r3, r1
 8009004:	fb01 3212 	mls	r2, r1, r2, r3
 8009008:	b9e2      	cbnz	r2, 8009044 <validate_structure+0xf8>
 800900a:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800900e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8009012:	fb93 f2f1 	sdiv	r2, r3, r1
 8009016:	fb01 3312 	mls	r3, r1, r2, r3
 800901a:	2b00      	cmp	r3, #0
 800901c:	bf14      	ite	ne
 800901e:	231c      	movne	r3, #28
 8009020:	231d      	moveq	r3, #29
 8009022:	68e2      	ldr	r2, [r4, #12]
 8009024:	2a00      	cmp	r2, #0
 8009026:	dc0f      	bgt.n	8009048 <validate_structure+0xfc>
 8009028:	4f33      	ldr	r7, [pc, #204]	; (80090f8 <validate_structure+0x1ac>)
 800902a:	260b      	movs	r6, #11
 800902c:	2064      	movs	r0, #100	; 0x64
 800902e:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8009032:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009036:	f1bc 0f00 	cmp.w	ip, #0
 800903a:	dd31      	ble.n	80090a0 <validate_structure+0x154>
 800903c:	b003      	add	sp, #12
 800903e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009040:	231c      	movs	r3, #28
 8009042:	e7ee      	b.n	8009022 <validate_structure+0xd6>
 8009044:	231d      	movs	r3, #29
 8009046:	e7ec      	b.n	8009022 <validate_structure+0xd6>
 8009048:	4f2b      	ldr	r7, [pc, #172]	; (80090f8 <validate_structure+0x1ac>)
 800904a:	f04f 0c00 	mov.w	ip, #0
 800904e:	2564      	movs	r5, #100	; 0x64
 8009050:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8009054:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8009058:	2a01      	cmp	r2, #1
 800905a:	bf14      	ite	ne
 800905c:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8009060:	4618      	moveq	r0, r3
 8009062:	4281      	cmp	r1, r0
 8009064:	ddea      	ble.n	800903c <validate_structure+0xf0>
 8009066:	3201      	adds	r2, #1
 8009068:	1a09      	subs	r1, r1, r0
 800906a:	2a0c      	cmp	r2, #12
 800906c:	60e1      	str	r1, [r4, #12]
 800906e:	6122      	str	r2, [r4, #16]
 8009070:	d1f0      	bne.n	8009054 <validate_structure+0x108>
 8009072:	6963      	ldr	r3, [r4, #20]
 8009074:	1c5a      	adds	r2, r3, #1
 8009076:	0791      	lsls	r1, r2, #30
 8009078:	e9c4 c204 	strd	ip, r2, [r4, #16]
 800907c:	d137      	bne.n	80090ee <validate_structure+0x1a2>
 800907e:	fb92 f1f5 	sdiv	r1, r2, r5
 8009082:	fb05 2211 	mls	r2, r5, r1, r2
 8009086:	2a00      	cmp	r2, #0
 8009088:	d133      	bne.n	80090f2 <validate_structure+0x1a6>
 800908a:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800908e:	fb93 f2f6 	sdiv	r2, r3, r6
 8009092:	fb06 3312 	mls	r3, r6, r2, r3
 8009096:	2b00      	cmp	r3, #0
 8009098:	bf14      	ite	ne
 800909a:	231c      	movne	r3, #28
 800909c:	231d      	moveq	r3, #29
 800909e:	e7d9      	b.n	8009054 <validate_structure+0x108>
 80090a0:	6921      	ldr	r1, [r4, #16]
 80090a2:	3901      	subs	r1, #1
 80090a4:	6121      	str	r1, [r4, #16]
 80090a6:	3101      	adds	r1, #1
 80090a8:	d114      	bne.n	80090d4 <validate_structure+0x188>
 80090aa:	6963      	ldr	r3, [r4, #20]
 80090ac:	1e59      	subs	r1, r3, #1
 80090ae:	078a      	lsls	r2, r1, #30
 80090b0:	e9c4 6104 	strd	r6, r1, [r4, #16]
 80090b4:	d117      	bne.n	80090e6 <validate_structure+0x19a>
 80090b6:	fb91 f2f0 	sdiv	r2, r1, r0
 80090ba:	fb00 1112 	mls	r1, r0, r2, r1
 80090be:	b9a1      	cbnz	r1, 80090ea <validate_structure+0x19e>
 80090c0:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80090c4:	fb93 f2f5 	sdiv	r2, r3, r5
 80090c8:	fb05 3312 	mls	r3, r5, r2, r3
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	bf14      	ite	ne
 80090d0:	231c      	movne	r3, #28
 80090d2:	231d      	moveq	r3, #29
 80090d4:	6922      	ldr	r2, [r4, #16]
 80090d6:	2a01      	cmp	r2, #1
 80090d8:	bf14      	ite	ne
 80090da:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80090de:	461a      	moveq	r2, r3
 80090e0:	4462      	add	r2, ip
 80090e2:	60e2      	str	r2, [r4, #12]
 80090e4:	e7a5      	b.n	8009032 <validate_structure+0xe6>
 80090e6:	231c      	movs	r3, #28
 80090e8:	e7f4      	b.n	80090d4 <validate_structure+0x188>
 80090ea:	231d      	movs	r3, #29
 80090ec:	e7f2      	b.n	80090d4 <validate_structure+0x188>
 80090ee:	231c      	movs	r3, #28
 80090f0:	e7b0      	b.n	8009054 <validate_structure+0x108>
 80090f2:	231d      	movs	r3, #29
 80090f4:	e7ae      	b.n	8009054 <validate_structure+0x108>
 80090f6:	bf00      	nop
 80090f8:	0800a800 	.word	0x0800a800

080090fc <mktime>:
 80090fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009100:	b08b      	sub	sp, #44	; 0x2c
 8009102:	4605      	mov	r5, r0
 8009104:	f000 fc2c 	bl	8009960 <__gettzinfo>
 8009108:	4607      	mov	r7, r0
 800910a:	4628      	mov	r0, r5
 800910c:	f7ff ff1e 	bl	8008f4c <validate_structure>
 8009110:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009114:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 8009118:	68a8      	ldr	r0, [r5, #8]
 800911a:	696e      	ldr	r6, [r5, #20]
 800911c:	fb0a 2303 	mla	r3, sl, r3, r2
 8009120:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 8009124:	fb0a 3a00 	mla	sl, sl, r0, r3
 8009128:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 800912c:	4ac3      	ldr	r2, [pc, #780]	; (800943c <mktime+0x340>)
 800912e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009132:	3c01      	subs	r4, #1
 8009134:	2b01      	cmp	r3, #1
 8009136:	4414      	add	r4, r2
 8009138:	dd11      	ble.n	800915e <mktime+0x62>
 800913a:	07b1      	lsls	r1, r6, #30
 800913c:	d10f      	bne.n	800915e <mktime+0x62>
 800913e:	2264      	movs	r2, #100	; 0x64
 8009140:	fb96 f3f2 	sdiv	r3, r6, r2
 8009144:	fb02 6313 	mls	r3, r2, r3, r6
 8009148:	b943      	cbnz	r3, 800915c <mktime+0x60>
 800914a:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 800914e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8009152:	fb91 f3f2 	sdiv	r3, r1, r2
 8009156:	fb02 1313 	mls	r3, r2, r3, r1
 800915a:	b903      	cbnz	r3, 800915e <mktime+0x62>
 800915c:	3401      	adds	r4, #1
 800915e:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8009162:	3310      	adds	r3, #16
 8009164:	f644 6220 	movw	r2, #20000	; 0x4e20
 8009168:	4293      	cmp	r3, r2
 800916a:	61ec      	str	r4, [r5, #28]
 800916c:	f200 8161 	bhi.w	8009432 <mktime+0x336>
 8009170:	2e46      	cmp	r6, #70	; 0x46
 8009172:	dd77      	ble.n	8009264 <mktime+0x168>
 8009174:	2346      	movs	r3, #70	; 0x46
 8009176:	f240 1e6d 	movw	lr, #365	; 0x16d
 800917a:	2164      	movs	r1, #100	; 0x64
 800917c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8009180:	079a      	lsls	r2, r3, #30
 8009182:	d169      	bne.n	8009258 <mktime+0x15c>
 8009184:	fb93 f2f1 	sdiv	r2, r3, r1
 8009188:	fb01 3212 	mls	r2, r1, r2, r3
 800918c:	2a00      	cmp	r2, #0
 800918e:	d166      	bne.n	800925e <mktime+0x162>
 8009190:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8009194:	fb9c f2f0 	sdiv	r2, ip, r0
 8009198:	fb00 c212 	mls	r2, r0, r2, ip
 800919c:	2a00      	cmp	r2, #0
 800919e:	bf14      	ite	ne
 80091a0:	4672      	movne	r2, lr
 80091a2:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80091a6:	3301      	adds	r3, #1
 80091a8:	429e      	cmp	r6, r3
 80091aa:	4414      	add	r4, r2
 80091ac:	d1e8      	bne.n	8009180 <mktime+0x84>
 80091ae:	4ba4      	ldr	r3, [pc, #656]	; (8009440 <mktime+0x344>)
 80091b0:	ea4f 7bea 	mov.w	fp, sl, asr #31
 80091b4:	fbc3 ab04 	smlal	sl, fp, r3, r4
 80091b8:	f000 f9ee 	bl	8009598 <__tz_lock>
 80091bc:	f000 f9f8 	bl	80095b0 <_tzset_unlocked>
 80091c0:	4ba0      	ldr	r3, [pc, #640]	; (8009444 <mktime+0x348>)
 80091c2:	f8d3 9000 	ldr.w	r9, [r3]
 80091c6:	f1b9 0f00 	cmp.w	r9, #0
 80091ca:	d03f      	beq.n	800924c <mktime+0x150>
 80091cc:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80091d0:	6968      	ldr	r0, [r5, #20]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f1b9 0f01 	cmp.w	r9, #1
 80091d8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80091dc:	46c8      	mov	r8, r9
 80091de:	bfa8      	it	ge
 80091e0:	f04f 0801 	movge.w	r8, #1
 80091e4:	4283      	cmp	r3, r0
 80091e6:	d17f      	bne.n	80092e8 <mktime+0x1ec>
 80091e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091ea:	4619      	mov	r1, r3
 80091ec:	17da      	asrs	r2, r3, #31
 80091ee:	e9cd 1200 	strd	r1, r2, [sp]
 80091f2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80091f6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80091fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009200:	1a80      	subs	r0, r0, r2
 8009202:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 8009206:	4582      	cmp	sl, r0
 8009208:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800920c:	eb7b 0101 	sbcs.w	r1, fp, r1
 8009210:	da71      	bge.n	80092f6 <mktime+0x1fa>
 8009212:	9800      	ldr	r0, [sp, #0]
 8009214:	6a39      	ldr	r1, [r7, #32]
 8009216:	1a09      	subs	r1, r1, r0
 8009218:	9104      	str	r1, [sp, #16]
 800921a:	9801      	ldr	r0, [sp, #4]
 800921c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800921e:	eb61 0100 	sbc.w	r1, r1, r0
 8009222:	9105      	str	r1, [sp, #20]
 8009224:	6839      	ldr	r1, [r7, #0]
 8009226:	2900      	cmp	r1, #0
 8009228:	d075      	beq.n	8009316 <mktime+0x21a>
 800922a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800922e:	4582      	cmp	sl, r0
 8009230:	eb7b 0101 	sbcs.w	r1, fp, r1
 8009234:	db05      	blt.n	8009242 <mktime+0x146>
 8009236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800923a:	4582      	cmp	sl, r0
 800923c:	eb7b 0101 	sbcs.w	r1, fp, r1
 8009240:	db6f      	blt.n	8009322 <mktime+0x226>
 8009242:	f1b9 0f00 	cmp.w	r9, #0
 8009246:	f04f 0900 	mov.w	r9, #0
 800924a:	da6f      	bge.n	800932c <mktime+0x230>
 800924c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924e:	eb1a 0a03 	adds.w	sl, sl, r3
 8009252:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8009256:	e0ae      	b.n	80093b6 <mktime+0x2ba>
 8009258:	f240 126d 	movw	r2, #365	; 0x16d
 800925c:	e7a3      	b.n	80091a6 <mktime+0xaa>
 800925e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8009262:	e7a0      	b.n	80091a6 <mktime+0xaa>
 8009264:	d0a3      	beq.n	80091ae <mktime+0xb2>
 8009266:	2345      	movs	r3, #69	; 0x45
 8009268:	f240 1e6d 	movw	lr, #365	; 0x16d
 800926c:	2164      	movs	r1, #100	; 0x64
 800926e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8009272:	e012      	b.n	800929a <mktime+0x19e>
 8009274:	bb62      	cbnz	r2, 80092d0 <mktime+0x1d4>
 8009276:	fb93 f2f1 	sdiv	r2, r3, r1
 800927a:	fb01 3212 	mls	r2, r1, r2, r3
 800927e:	bb52      	cbnz	r2, 80092d6 <mktime+0x1da>
 8009280:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8009284:	fb9c f2f0 	sdiv	r2, ip, r0
 8009288:	fb00 c212 	mls	r2, r0, r2, ip
 800928c:	2a00      	cmp	r2, #0
 800928e:	bf14      	ite	ne
 8009290:	4672      	movne	r2, lr
 8009292:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8009296:	1aa4      	subs	r4, r4, r2
 8009298:	3b01      	subs	r3, #1
 800929a:	429e      	cmp	r6, r3
 800929c:	f003 0203 	and.w	r2, r3, #3
 80092a0:	dbe8      	blt.n	8009274 <mktime+0x178>
 80092a2:	b9da      	cbnz	r2, 80092dc <mktime+0x1e0>
 80092a4:	2264      	movs	r2, #100	; 0x64
 80092a6:	fb96 f3f2 	sdiv	r3, r6, r2
 80092aa:	fb02 6313 	mls	r3, r2, r3, r6
 80092ae:	b9c3      	cbnz	r3, 80092e2 <mktime+0x1e6>
 80092b0:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80092b4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80092b8:	fb91 f3f2 	sdiv	r3, r1, r2
 80092bc:	fb02 1313 	mls	r3, r2, r3, r1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f240 136d 	movw	r3, #365	; 0x16d
 80092c6:	bf08      	it	eq
 80092c8:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 80092cc:	1ae4      	subs	r4, r4, r3
 80092ce:	e76e      	b.n	80091ae <mktime+0xb2>
 80092d0:	f240 126d 	movw	r2, #365	; 0x16d
 80092d4:	e7df      	b.n	8009296 <mktime+0x19a>
 80092d6:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80092da:	e7dc      	b.n	8009296 <mktime+0x19a>
 80092dc:	f240 136d 	movw	r3, #365	; 0x16d
 80092e0:	e7f4      	b.n	80092cc <mktime+0x1d0>
 80092e2:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80092e6:	e7f1      	b.n	80092cc <mktime+0x1d0>
 80092e8:	f000 f8ae 	bl	8009448 <__tzcalc_limits>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	f47f af7b 	bne.w	80091e8 <mktime+0xec>
 80092f2:	46c1      	mov	r9, r8
 80092f4:	e054      	b.n	80093a0 <mktime+0x2a4>
 80092f6:	9800      	ldr	r0, [sp, #0]
 80092f8:	9902      	ldr	r1, [sp, #8]
 80092fa:	1a09      	subs	r1, r1, r0
 80092fc:	9108      	str	r1, [sp, #32]
 80092fe:	9801      	ldr	r0, [sp, #4]
 8009300:	9903      	ldr	r1, [sp, #12]
 8009302:	eb61 0100 	sbc.w	r1, r1, r0
 8009306:	9109      	str	r1, [sp, #36]	; 0x24
 8009308:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800930c:	4582      	cmp	sl, r0
 800930e:	eb7b 0101 	sbcs.w	r1, fp, r1
 8009312:	dbee      	blt.n	80092f2 <mktime+0x1f6>
 8009314:	e77d      	b.n	8009212 <mktime+0x116>
 8009316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800931a:	4582      	cmp	sl, r0
 800931c:	eb7b 0101 	sbcs.w	r1, fp, r1
 8009320:	db89      	blt.n	8009236 <mktime+0x13a>
 8009322:	f1b9 0f00 	cmp.w	r9, #0
 8009326:	db3f      	blt.n	80093a8 <mktime+0x2ac>
 8009328:	f04f 0901 	mov.w	r9, #1
 800932c:	ea88 0809 	eor.w	r8, r8, r9
 8009330:	f1b8 0f01 	cmp.w	r8, #1
 8009334:	d134      	bne.n	80093a0 <mktime+0x2a4>
 8009336:	f1b9 0f00 	cmp.w	r9, #0
 800933a:	d04f      	beq.n	80093dc <mktime+0x2e0>
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	682a      	ldr	r2, [r5, #0]
 8009340:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8009344:	441a      	add	r2, r3
 8009346:	eb1a 0a03 	adds.w	sl, sl, r3
 800934a:	602a      	str	r2, [r5, #0]
 800934c:	4628      	mov	r0, r5
 800934e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8009352:	f7ff fdfb 	bl	8008f4c <validate_structure>
 8009356:	68ea      	ldr	r2, [r5, #12]
 8009358:	ebb2 0208 	subs.w	r2, r2, r8
 800935c:	d020      	beq.n	80093a0 <mktime+0x2a4>
 800935e:	2a01      	cmp	r2, #1
 8009360:	dc3e      	bgt.n	80093e0 <mktime+0x2e4>
 8009362:	1c90      	adds	r0, r2, #2
 8009364:	bfd8      	it	le
 8009366:	2201      	movle	r2, #1
 8009368:	69eb      	ldr	r3, [r5, #28]
 800936a:	18d3      	adds	r3, r2, r3
 800936c:	4414      	add	r4, r2
 800936e:	d540      	bpl.n	80093f2 <mktime+0x2f6>
 8009370:	1e72      	subs	r2, r6, #1
 8009372:	0791      	lsls	r1, r2, #30
 8009374:	d137      	bne.n	80093e6 <mktime+0x2ea>
 8009376:	2164      	movs	r1, #100	; 0x64
 8009378:	fb92 f3f1 	sdiv	r3, r2, r1
 800937c:	fb01 2313 	mls	r3, r1, r3, r2
 8009380:	bba3      	cbnz	r3, 80093ec <mktime+0x2f0>
 8009382:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8009386:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800938a:	fb96 f3f2 	sdiv	r3, r6, r2
 800938e:	fb02 6613 	mls	r6, r2, r3, r6
 8009392:	2e00      	cmp	r6, #0
 8009394:	f240 136d 	movw	r3, #365	; 0x16d
 8009398:	bf18      	it	ne
 800939a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800939e:	61eb      	str	r3, [r5, #28]
 80093a0:	f1b9 0f01 	cmp.w	r9, #1
 80093a4:	f47f af52 	bne.w	800924c <mktime+0x150>
 80093a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093aa:	eb1a 0a03 	adds.w	sl, sl, r3
 80093ae:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80093b2:	f04f 0901 	mov.w	r9, #1
 80093b6:	f000 f8f5 	bl	80095a4 <__tz_unlock>
 80093ba:	3404      	adds	r4, #4
 80093bc:	2307      	movs	r3, #7
 80093be:	fb94 f3f3 	sdiv	r3, r4, r3
 80093c2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80093c6:	1ae4      	subs	r4, r4, r3
 80093c8:	bf48      	it	mi
 80093ca:	3407      	addmi	r4, #7
 80093cc:	f8c5 9020 	str.w	r9, [r5, #32]
 80093d0:	61ac      	str	r4, [r5, #24]
 80093d2:	4650      	mov	r0, sl
 80093d4:	4659      	mov	r1, fp
 80093d6:	b00b      	add	sp, #44	; 0x2c
 80093d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	e7ae      	b.n	800933e <mktime+0x242>
 80093e0:	f04f 32ff 	mov.w	r2, #4294967295
 80093e4:	e7c0      	b.n	8009368 <mktime+0x26c>
 80093e6:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80093ea:	e7d8      	b.n	800939e <mktime+0x2a2>
 80093ec:	f240 136d 	movw	r3, #365	; 0x16d
 80093f0:	e7d5      	b.n	800939e <mktime+0x2a2>
 80093f2:	07b2      	lsls	r2, r6, #30
 80093f4:	d117      	bne.n	8009426 <mktime+0x32a>
 80093f6:	2164      	movs	r1, #100	; 0x64
 80093f8:	fb96 f2f1 	sdiv	r2, r6, r1
 80093fc:	fb01 6212 	mls	r2, r1, r2, r6
 8009400:	b9a2      	cbnz	r2, 800942c <mktime+0x330>
 8009402:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8009406:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800940a:	fb96 f2f1 	sdiv	r2, r6, r1
 800940e:	fb01 6612 	mls	r6, r1, r2, r6
 8009412:	2e00      	cmp	r6, #0
 8009414:	f240 126d 	movw	r2, #365	; 0x16d
 8009418:	bf08      	it	eq
 800941a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800941e:	4293      	cmp	r3, r2
 8009420:	bfa8      	it	ge
 8009422:	1a9b      	subge	r3, r3, r2
 8009424:	e7bb      	b.n	800939e <mktime+0x2a2>
 8009426:	f240 126d 	movw	r2, #365	; 0x16d
 800942a:	e7f8      	b.n	800941e <mktime+0x322>
 800942c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8009430:	e7f5      	b.n	800941e <mktime+0x322>
 8009432:	f04f 3aff 	mov.w	sl, #4294967295
 8009436:	f04f 3bff 	mov.w	fp, #4294967295
 800943a:	e7ca      	b.n	80093d2 <mktime+0x2d6>
 800943c:	0800a830 	.word	0x0800a830
 8009440:	00015180 	.word	0x00015180
 8009444:	200003fc 	.word	0x200003fc

08009448 <__tzcalc_limits>:
 8009448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944c:	4680      	mov	r8, r0
 800944e:	f000 fa87 	bl	8009960 <__gettzinfo>
 8009452:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8009456:	4598      	cmp	r8, r3
 8009458:	f340 8098 	ble.w	800958c <__tzcalc_limits+0x144>
 800945c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8009460:	4443      	add	r3, r8
 8009462:	109b      	asrs	r3, r3, #2
 8009464:	f240 126d 	movw	r2, #365	; 0x16d
 8009468:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 800946c:	fb02 3505 	mla	r5, r2, r5, r3
 8009470:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8009474:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8009478:	fb93 f3f2 	sdiv	r3, r3, r2
 800947c:	441d      	add	r5, r3
 800947e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009482:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8009486:	fb98 f7f3 	sdiv	r7, r8, r3
 800948a:	fb03 8717 	mls	r7, r3, r7, r8
 800948e:	4442      	add	r2, r8
 8009490:	fab7 fc87 	clz	ip, r7
 8009494:	fbb2 f2f3 	udiv	r2, r2, r3
 8009498:	f008 0303 	and.w	r3, r8, #3
 800949c:	4415      	add	r5, r2
 800949e:	2264      	movs	r2, #100	; 0x64
 80094a0:	f8c0 8004 	str.w	r8, [r0, #4]
 80094a4:	fb98 f6f2 	sdiv	r6, r8, r2
 80094a8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80094ac:	fb02 8616 	mls	r6, r2, r6, r8
 80094b0:	4604      	mov	r4, r0
 80094b2:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	f04f 0e07 	mov.w	lr, #7
 80094bc:	7a22      	ldrb	r2, [r4, #8]
 80094be:	6963      	ldr	r3, [r4, #20]
 80094c0:	2a4a      	cmp	r2, #74	; 0x4a
 80094c2:	d128      	bne.n	8009516 <__tzcalc_limits+0xce>
 80094c4:	9900      	ldr	r1, [sp, #0]
 80094c6:	18ea      	adds	r2, r5, r3
 80094c8:	b901      	cbnz	r1, 80094cc <__tzcalc_limits+0x84>
 80094ca:	b906      	cbnz	r6, 80094ce <__tzcalc_limits+0x86>
 80094cc:	bb0f      	cbnz	r7, 8009512 <__tzcalc_limits+0xca>
 80094ce:	2b3b      	cmp	r3, #59	; 0x3b
 80094d0:	bfd4      	ite	le
 80094d2:	2300      	movle	r3, #0
 80094d4:	2301      	movgt	r3, #1
 80094d6:	4413      	add	r3, r2
 80094d8:	1e5a      	subs	r2, r3, #1
 80094da:	69a3      	ldr	r3, [r4, #24]
 80094dc:	492c      	ldr	r1, [pc, #176]	; (8009590 <__tzcalc_limits+0x148>)
 80094de:	fb01 3202 	mla	r2, r1, r2, r3
 80094e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80094e4:	4413      	add	r3, r2
 80094e6:	461a      	mov	r2, r3
 80094e8:	17db      	asrs	r3, r3, #31
 80094ea:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80094ee:	3428      	adds	r4, #40	; 0x28
 80094f0:	45a3      	cmp	fp, r4
 80094f2:	d1e3      	bne.n	80094bc <__tzcalc_limits+0x74>
 80094f4:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 80094f8:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 80094fc:	4294      	cmp	r4, r2
 80094fe:	eb75 0303 	sbcs.w	r3, r5, r3
 8009502:	bfb4      	ite	lt
 8009504:	2301      	movlt	r3, #1
 8009506:	2300      	movge	r3, #0
 8009508:	6003      	str	r3, [r0, #0]
 800950a:	2001      	movs	r0, #1
 800950c:	b003      	add	sp, #12
 800950e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009512:	2300      	movs	r3, #0
 8009514:	e7df      	b.n	80094d6 <__tzcalc_limits+0x8e>
 8009516:	2a44      	cmp	r2, #68	; 0x44
 8009518:	d101      	bne.n	800951e <__tzcalc_limits+0xd6>
 800951a:	18ea      	adds	r2, r5, r3
 800951c:	e7dd      	b.n	80094da <__tzcalc_limits+0x92>
 800951e:	9a00      	ldr	r2, [sp, #0]
 8009520:	bb72      	cbnz	r2, 8009580 <__tzcalc_limits+0x138>
 8009522:	2e00      	cmp	r6, #0
 8009524:	bf0c      	ite	eq
 8009526:	46e0      	moveq	r8, ip
 8009528:	f04f 0801 	movne.w	r8, #1
 800952c:	4919      	ldr	r1, [pc, #100]	; (8009594 <__tzcalc_limits+0x14c>)
 800952e:	68e2      	ldr	r2, [r4, #12]
 8009530:	9201      	str	r2, [sp, #4]
 8009532:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8009536:	fb0a 1808 	mla	r8, sl, r8, r1
 800953a:	462a      	mov	r2, r5
 800953c:	f04f 0900 	mov.w	r9, #0
 8009540:	f1a8 0804 	sub.w	r8, r8, #4
 8009544:	9901      	ldr	r1, [sp, #4]
 8009546:	f109 0901 	add.w	r9, r9, #1
 800954a:	4549      	cmp	r1, r9
 800954c:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 8009550:	dc18      	bgt.n	8009584 <__tzcalc_limits+0x13c>
 8009552:	f102 0804 	add.w	r8, r2, #4
 8009556:	fb98 f9fe 	sdiv	r9, r8, lr
 800955a:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 800955e:	eba8 0909 	sub.w	r9, r8, r9
 8009562:	ebb3 0909 	subs.w	r9, r3, r9
 8009566:	6923      	ldr	r3, [r4, #16]
 8009568:	f103 33ff 	add.w	r3, r3, #4294967295
 800956c:	bf48      	it	mi
 800956e:	f109 0907 	addmi.w	r9, r9, #7
 8009572:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009576:	444b      	add	r3, r9
 8009578:	4553      	cmp	r3, sl
 800957a:	da05      	bge.n	8009588 <__tzcalc_limits+0x140>
 800957c:	441a      	add	r2, r3
 800957e:	e7ac      	b.n	80094da <__tzcalc_limits+0x92>
 8009580:	46e0      	mov	r8, ip
 8009582:	e7d3      	b.n	800952c <__tzcalc_limits+0xe4>
 8009584:	4452      	add	r2, sl
 8009586:	e7dd      	b.n	8009544 <__tzcalc_limits+0xfc>
 8009588:	3b07      	subs	r3, #7
 800958a:	e7f5      	b.n	8009578 <__tzcalc_limits+0x130>
 800958c:	2000      	movs	r0, #0
 800958e:	e7bd      	b.n	800950c <__tzcalc_limits+0xc4>
 8009590:	00015180 	.word	0x00015180
 8009594:	0800a8fc 	.word	0x0800a8fc

08009598 <__tz_lock>:
 8009598:	4801      	ldr	r0, [pc, #4]	; (80095a0 <__tz_lock+0x8>)
 800959a:	f000 b9e5 	b.w	8009968 <__retarget_lock_acquire>
 800959e:	bf00      	nop
 80095a0:	2000070f 	.word	0x2000070f

080095a4 <__tz_unlock>:
 80095a4:	4801      	ldr	r0, [pc, #4]	; (80095ac <__tz_unlock+0x8>)
 80095a6:	f000 b9e1 	b.w	800996c <__retarget_lock_release>
 80095aa:	bf00      	nop
 80095ac:	2000070f 	.word	0x2000070f

080095b0 <_tzset_unlocked>:
 80095b0:	4b01      	ldr	r3, [pc, #4]	; (80095b8 <_tzset_unlocked+0x8>)
 80095b2:	6818      	ldr	r0, [r3, #0]
 80095b4:	f000 b802 	b.w	80095bc <_tzset_unlocked_r>
 80095b8:	20000044 	.word	0x20000044

080095bc <_tzset_unlocked_r>:
 80095bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c0:	b08d      	sub	sp, #52	; 0x34
 80095c2:	4607      	mov	r7, r0
 80095c4:	f000 f9cc 	bl	8009960 <__gettzinfo>
 80095c8:	49ae      	ldr	r1, [pc, #696]	; (8009884 <_tzset_unlocked_r+0x2c8>)
 80095ca:	4eaf      	ldr	r6, [pc, #700]	; (8009888 <_tzset_unlocked_r+0x2cc>)
 80095cc:	4605      	mov	r5, r0
 80095ce:	4638      	mov	r0, r7
 80095d0:	f000 f9be 	bl	8009950 <_getenv_r>
 80095d4:	4604      	mov	r4, r0
 80095d6:	b970      	cbnz	r0, 80095f6 <_tzset_unlocked_r+0x3a>
 80095d8:	4bac      	ldr	r3, [pc, #688]	; (800988c <_tzset_unlocked_r+0x2d0>)
 80095da:	4aad      	ldr	r2, [pc, #692]	; (8009890 <_tzset_unlocked_r+0x2d4>)
 80095dc:	6018      	str	r0, [r3, #0]
 80095de:	4bad      	ldr	r3, [pc, #692]	; (8009894 <_tzset_unlocked_r+0x2d8>)
 80095e0:	6018      	str	r0, [r3, #0]
 80095e2:	4bad      	ldr	r3, [pc, #692]	; (8009898 <_tzset_unlocked_r+0x2dc>)
 80095e4:	6830      	ldr	r0, [r6, #0]
 80095e6:	e9c3 2200 	strd	r2, r2, [r3]
 80095ea:	f000 f9c1 	bl	8009970 <free>
 80095ee:	6034      	str	r4, [r6, #0]
 80095f0:	b00d      	add	sp, #52	; 0x34
 80095f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f6:	6831      	ldr	r1, [r6, #0]
 80095f8:	2900      	cmp	r1, #0
 80095fa:	d15f      	bne.n	80096bc <_tzset_unlocked_r+0x100>
 80095fc:	6830      	ldr	r0, [r6, #0]
 80095fe:	f000 f9b7 	bl	8009970 <free>
 8009602:	4620      	mov	r0, r4
 8009604:	f7f6 fdbc 	bl	8000180 <strlen>
 8009608:	1c41      	adds	r1, r0, #1
 800960a:	4638      	mov	r0, r7
 800960c:	f000 fa08 	bl	8009a20 <_malloc_r>
 8009610:	6030      	str	r0, [r6, #0]
 8009612:	2800      	cmp	r0, #0
 8009614:	d157      	bne.n	80096c6 <_tzset_unlocked_r+0x10a>
 8009616:	7823      	ldrb	r3, [r4, #0]
 8009618:	4aa0      	ldr	r2, [pc, #640]	; (800989c <_tzset_unlocked_r+0x2e0>)
 800961a:	49a1      	ldr	r1, [pc, #644]	; (80098a0 <_tzset_unlocked_r+0x2e4>)
 800961c:	2b3a      	cmp	r3, #58	; 0x3a
 800961e:	bf08      	it	eq
 8009620:	3401      	addeq	r4, #1
 8009622:	ae0a      	add	r6, sp, #40	; 0x28
 8009624:	4633      	mov	r3, r6
 8009626:	4620      	mov	r0, r4
 8009628:	f000 fa64 	bl	8009af4 <siscanf>
 800962c:	2800      	cmp	r0, #0
 800962e:	dddf      	ble.n	80095f0 <_tzset_unlocked_r+0x34>
 8009630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009632:	18e7      	adds	r7, r4, r3
 8009634:	5ce3      	ldrb	r3, [r4, r3]
 8009636:	2b2d      	cmp	r3, #45	; 0x2d
 8009638:	d149      	bne.n	80096ce <_tzset_unlocked_r+0x112>
 800963a:	3701      	adds	r7, #1
 800963c:	f04f 34ff 	mov.w	r4, #4294967295
 8009640:	f10d 0a20 	add.w	sl, sp, #32
 8009644:	f10d 0b1e 	add.w	fp, sp, #30
 8009648:	f04f 0800 	mov.w	r8, #0
 800964c:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8009650:	4994      	ldr	r1, [pc, #592]	; (80098a4 <_tzset_unlocked_r+0x2e8>)
 8009652:	9603      	str	r6, [sp, #12]
 8009654:	f8cd b000 	str.w	fp, [sp]
 8009658:	4633      	mov	r3, r6
 800965a:	aa07      	add	r2, sp, #28
 800965c:	4638      	mov	r0, r7
 800965e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8009662:	f8ad 8020 	strh.w	r8, [sp, #32]
 8009666:	f000 fa45 	bl	8009af4 <siscanf>
 800966a:	4540      	cmp	r0, r8
 800966c:	ddc0      	ble.n	80095f0 <_tzset_unlocked_r+0x34>
 800966e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8009672:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8009676:	f8df 9238 	ldr.w	r9, [pc, #568]	; 80098b0 <_tzset_unlocked_r+0x2f4>
 800967a:	213c      	movs	r1, #60	; 0x3c
 800967c:	fb01 2203 	mla	r2, r1, r3, r2
 8009680:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8009684:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8009688:	fb01 2303 	mla	r3, r1, r3, r2
 800968c:	435c      	muls	r4, r3
 800968e:	62ac      	str	r4, [r5, #40]	; 0x28
 8009690:	4c81      	ldr	r4, [pc, #516]	; (8009898 <_tzset_unlocked_r+0x2dc>)
 8009692:	4b82      	ldr	r3, [pc, #520]	; (800989c <_tzset_unlocked_r+0x2e0>)
 8009694:	6023      	str	r3, [r4, #0]
 8009696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009698:	4981      	ldr	r1, [pc, #516]	; (80098a0 <_tzset_unlocked_r+0x2e4>)
 800969a:	441f      	add	r7, r3
 800969c:	464a      	mov	r2, r9
 800969e:	4633      	mov	r3, r6
 80096a0:	4638      	mov	r0, r7
 80096a2:	f000 fa27 	bl	8009af4 <siscanf>
 80096a6:	4540      	cmp	r0, r8
 80096a8:	dc16      	bgt.n	80096d8 <_tzset_unlocked_r+0x11c>
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	6063      	str	r3, [r4, #4]
 80096ae:	4b77      	ldr	r3, [pc, #476]	; (800988c <_tzset_unlocked_r+0x2d0>)
 80096b0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80096b2:	601a      	str	r2, [r3, #0]
 80096b4:	4b77      	ldr	r3, [pc, #476]	; (8009894 <_tzset_unlocked_r+0x2d8>)
 80096b6:	f8c3 8000 	str.w	r8, [r3]
 80096ba:	e799      	b.n	80095f0 <_tzset_unlocked_r+0x34>
 80096bc:	f7f6 fd68 	bl	8000190 <strcmp>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d19b      	bne.n	80095fc <_tzset_unlocked_r+0x40>
 80096c4:	e794      	b.n	80095f0 <_tzset_unlocked_r+0x34>
 80096c6:	4621      	mov	r1, r4
 80096c8:	f000 fa42 	bl	8009b50 <strcpy>
 80096cc:	e7a3      	b.n	8009616 <_tzset_unlocked_r+0x5a>
 80096ce:	2b2b      	cmp	r3, #43	; 0x2b
 80096d0:	bf08      	it	eq
 80096d2:	3701      	addeq	r7, #1
 80096d4:	2401      	movs	r4, #1
 80096d6:	e7b3      	b.n	8009640 <_tzset_unlocked_r+0x84>
 80096d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096da:	f8c4 9004 	str.w	r9, [r4, #4]
 80096de:	18fc      	adds	r4, r7, r3
 80096e0:	5cfb      	ldrb	r3, [r7, r3]
 80096e2:	2b2d      	cmp	r3, #45	; 0x2d
 80096e4:	f040 808b 	bne.w	80097fe <_tzset_unlocked_r+0x242>
 80096e8:	3401      	adds	r4, #1
 80096ea:	f04f 37ff 	mov.w	r7, #4294967295
 80096ee:	2300      	movs	r3, #0
 80096f0:	f8ad 301c 	strh.w	r3, [sp, #28]
 80096f4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80096f8:	f8ad 3020 	strh.w	r3, [sp, #32]
 80096fc:	930a      	str	r3, [sp, #40]	; 0x28
 80096fe:	e9cd a602 	strd	sl, r6, [sp, #8]
 8009702:	e9cd b600 	strd	fp, r6, [sp]
 8009706:	4967      	ldr	r1, [pc, #412]	; (80098a4 <_tzset_unlocked_r+0x2e8>)
 8009708:	4633      	mov	r3, r6
 800970a:	aa07      	add	r2, sp, #28
 800970c:	4620      	mov	r0, r4
 800970e:	f000 f9f1 	bl	8009af4 <siscanf>
 8009712:	2800      	cmp	r0, #0
 8009714:	dc78      	bgt.n	8009808 <_tzset_unlocked_r+0x24c>
 8009716:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8009718:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 800971c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800971e:	652f      	str	r7, [r5, #80]	; 0x50
 8009720:	441c      	add	r4, r3
 8009722:	462f      	mov	r7, r5
 8009724:	f04f 0900 	mov.w	r9, #0
 8009728:	7823      	ldrb	r3, [r4, #0]
 800972a:	2b2c      	cmp	r3, #44	; 0x2c
 800972c:	bf08      	it	eq
 800972e:	3401      	addeq	r4, #1
 8009730:	f894 8000 	ldrb.w	r8, [r4]
 8009734:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8009738:	d178      	bne.n	800982c <_tzset_unlocked_r+0x270>
 800973a:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800973e:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8009742:	ab09      	add	r3, sp, #36	; 0x24
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	4958      	ldr	r1, [pc, #352]	; (80098a8 <_tzset_unlocked_r+0x2ec>)
 8009748:	9603      	str	r6, [sp, #12]
 800974a:	4633      	mov	r3, r6
 800974c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8009750:	4620      	mov	r0, r4
 8009752:	f000 f9cf 	bl	8009af4 <siscanf>
 8009756:	2803      	cmp	r0, #3
 8009758:	f47f af4a 	bne.w	80095f0 <_tzset_unlocked_r+0x34>
 800975c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8009760:	1e4b      	subs	r3, r1, #1
 8009762:	2b0b      	cmp	r3, #11
 8009764:	f63f af44 	bhi.w	80095f0 <_tzset_unlocked_r+0x34>
 8009768:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800976c:	1e53      	subs	r3, r2, #1
 800976e:	2b04      	cmp	r3, #4
 8009770:	f63f af3e 	bhi.w	80095f0 <_tzset_unlocked_r+0x34>
 8009774:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8009778:	2b06      	cmp	r3, #6
 800977a:	f63f af39 	bhi.w	80095f0 <_tzset_unlocked_r+0x34>
 800977e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8009782:	f887 8008 	strb.w	r8, [r7, #8]
 8009786:	617b      	str	r3, [r7, #20]
 8009788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800978a:	eb04 0803 	add.w	r8, r4, r3
 800978e:	2302      	movs	r3, #2
 8009790:	f8ad 301c 	strh.w	r3, [sp, #28]
 8009794:	2300      	movs	r3, #0
 8009796:	f8ad 301e 	strh.w	r3, [sp, #30]
 800979a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800979e:	930a      	str	r3, [sp, #40]	; 0x28
 80097a0:	f898 3000 	ldrb.w	r3, [r8]
 80097a4:	2b2f      	cmp	r3, #47	; 0x2f
 80097a6:	d109      	bne.n	80097bc <_tzset_unlocked_r+0x200>
 80097a8:	e9cd a602 	strd	sl, r6, [sp, #8]
 80097ac:	e9cd b600 	strd	fp, r6, [sp]
 80097b0:	493e      	ldr	r1, [pc, #248]	; (80098ac <_tzset_unlocked_r+0x2f0>)
 80097b2:	4633      	mov	r3, r6
 80097b4:	aa07      	add	r2, sp, #28
 80097b6:	4640      	mov	r0, r8
 80097b8:	f000 f99c 	bl	8009af4 <siscanf>
 80097bc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80097c0:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80097c4:	213c      	movs	r1, #60	; 0x3c
 80097c6:	fb01 2203 	mla	r2, r1, r3, r2
 80097ca:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80097ce:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80097d2:	fb01 2303 	mla	r3, r1, r3, r2
 80097d6:	61bb      	str	r3, [r7, #24]
 80097d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80097da:	3728      	adds	r7, #40	; 0x28
 80097dc:	4444      	add	r4, r8
 80097de:	f1b9 0f00 	cmp.w	r9, #0
 80097e2:	d020      	beq.n	8009826 <_tzset_unlocked_r+0x26a>
 80097e4:	6868      	ldr	r0, [r5, #4]
 80097e6:	f7ff fe2f 	bl	8009448 <__tzcalc_limits>
 80097ea:	4b28      	ldr	r3, [pc, #160]	; (800988c <_tzset_unlocked_r+0x2d0>)
 80097ec:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80097f2:	1a9b      	subs	r3, r3, r2
 80097f4:	4a27      	ldr	r2, [pc, #156]	; (8009894 <_tzset_unlocked_r+0x2d8>)
 80097f6:	bf18      	it	ne
 80097f8:	2301      	movne	r3, #1
 80097fa:	6013      	str	r3, [r2, #0]
 80097fc:	e6f8      	b.n	80095f0 <_tzset_unlocked_r+0x34>
 80097fe:	2b2b      	cmp	r3, #43	; 0x2b
 8009800:	bf08      	it	eq
 8009802:	3401      	addeq	r4, #1
 8009804:	2701      	movs	r7, #1
 8009806:	e772      	b.n	80096ee <_tzset_unlocked_r+0x132>
 8009808:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800980c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8009810:	213c      	movs	r1, #60	; 0x3c
 8009812:	fb01 2203 	mla	r2, r1, r3, r2
 8009816:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800981a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800981e:	fb01 2303 	mla	r3, r1, r3, r2
 8009822:	435f      	muls	r7, r3
 8009824:	e77a      	b.n	800971c <_tzset_unlocked_r+0x160>
 8009826:	f04f 0901 	mov.w	r9, #1
 800982a:	e77d      	b.n	8009728 <_tzset_unlocked_r+0x16c>
 800982c:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8009830:	bf06      	itte	eq
 8009832:	3401      	addeq	r4, #1
 8009834:	4643      	moveq	r3, r8
 8009836:	2344      	movne	r3, #68	; 0x44
 8009838:	220a      	movs	r2, #10
 800983a:	a90b      	add	r1, sp, #44	; 0x2c
 800983c:	4620      	mov	r0, r4
 800983e:	9305      	str	r3, [sp, #20]
 8009840:	f000 fa1e 	bl	8009c80 <strtoul>
 8009844:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8009848:	9b05      	ldr	r3, [sp, #20]
 800984a:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800984e:	45a0      	cmp	r8, r4
 8009850:	d114      	bne.n	800987c <_tzset_unlocked_r+0x2c0>
 8009852:	234d      	movs	r3, #77	; 0x4d
 8009854:	f1b9 0f00 	cmp.w	r9, #0
 8009858:	d107      	bne.n	800986a <_tzset_unlocked_r+0x2ae>
 800985a:	722b      	strb	r3, [r5, #8]
 800985c:	2103      	movs	r1, #3
 800985e:	2302      	movs	r3, #2
 8009860:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8009864:	f8c5 9014 	str.w	r9, [r5, #20]
 8009868:	e791      	b.n	800978e <_tzset_unlocked_r+0x1d2>
 800986a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800986e:	220b      	movs	r2, #11
 8009870:	2301      	movs	r3, #1
 8009872:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8009876:	2300      	movs	r3, #0
 8009878:	63eb      	str	r3, [r5, #60]	; 0x3c
 800987a:	e788      	b.n	800978e <_tzset_unlocked_r+0x1d2>
 800987c:	b280      	uxth	r0, r0
 800987e:	723b      	strb	r3, [r7, #8]
 8009880:	6178      	str	r0, [r7, #20]
 8009882:	e784      	b.n	800978e <_tzset_unlocked_r+0x1d2>
 8009884:	0800a860 	.word	0x0800a860
 8009888:	200003f8 	.word	0x200003f8
 800988c:	20000400 	.word	0x20000400
 8009890:	0800a863 	.word	0x0800a863
 8009894:	200003fc 	.word	0x200003fc
 8009898:	200000a8 	.word	0x200000a8
 800989c:	200003eb 	.word	0x200003eb
 80098a0:	0800a867 	.word	0x0800a867
 80098a4:	0800a88a 	.word	0x0800a88a
 80098a8:	0800a876 	.word	0x0800a876
 80098ac:	0800a889 	.word	0x0800a889
 80098b0:	200003e0 	.word	0x200003e0

080098b4 <div>:
 80098b4:	2900      	cmp	r1, #0
 80098b6:	b510      	push	{r4, lr}
 80098b8:	fb91 f4f2 	sdiv	r4, r1, r2
 80098bc:	fb02 1314 	mls	r3, r2, r4, r1
 80098c0:	db06      	blt.n	80098d0 <div+0x1c>
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	da01      	bge.n	80098ca <div+0x16>
 80098c6:	3401      	adds	r4, #1
 80098c8:	1a9b      	subs	r3, r3, r2
 80098ca:	e9c0 4300 	strd	r4, r3, [r0]
 80098ce:	bd10      	pop	{r4, pc}
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bfc4      	itt	gt
 80098d4:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80098d8:	189b      	addgt	r3, r3, r2
 80098da:	e7f6      	b.n	80098ca <div+0x16>

080098dc <_findenv_r>:
 80098dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e0:	4607      	mov	r7, r0
 80098e2:	4689      	mov	r9, r1
 80098e4:	4616      	mov	r6, r2
 80098e6:	f000 f9d5 	bl	8009c94 <__env_lock>
 80098ea:	4b18      	ldr	r3, [pc, #96]	; (800994c <_findenv_r+0x70>)
 80098ec:	681c      	ldr	r4, [r3, #0]
 80098ee:	469a      	mov	sl, r3
 80098f0:	b134      	cbz	r4, 8009900 <_findenv_r+0x24>
 80098f2:	464b      	mov	r3, r9
 80098f4:	4698      	mov	r8, r3
 80098f6:	f813 1b01 	ldrb.w	r1, [r3], #1
 80098fa:	b139      	cbz	r1, 800990c <_findenv_r+0x30>
 80098fc:	293d      	cmp	r1, #61	; 0x3d
 80098fe:	d1f9      	bne.n	80098f4 <_findenv_r+0x18>
 8009900:	4638      	mov	r0, r7
 8009902:	f000 f9cd 	bl	8009ca0 <__env_unlock>
 8009906:	2000      	movs	r0, #0
 8009908:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800990c:	eba8 0809 	sub.w	r8, r8, r9
 8009910:	46a3      	mov	fp, r4
 8009912:	f854 0b04 	ldr.w	r0, [r4], #4
 8009916:	2800      	cmp	r0, #0
 8009918:	d0f2      	beq.n	8009900 <_findenv_r+0x24>
 800991a:	4642      	mov	r2, r8
 800991c:	4649      	mov	r1, r9
 800991e:	f000 f91f 	bl	8009b60 <strncmp>
 8009922:	2800      	cmp	r0, #0
 8009924:	d1f4      	bne.n	8009910 <_findenv_r+0x34>
 8009926:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800992a:	eb03 0508 	add.w	r5, r3, r8
 800992e:	f813 3008 	ldrb.w	r3, [r3, r8]
 8009932:	2b3d      	cmp	r3, #61	; 0x3d
 8009934:	d1ec      	bne.n	8009910 <_findenv_r+0x34>
 8009936:	f8da 3000 	ldr.w	r3, [sl]
 800993a:	ebab 0303 	sub.w	r3, fp, r3
 800993e:	109b      	asrs	r3, r3, #2
 8009940:	4638      	mov	r0, r7
 8009942:	6033      	str	r3, [r6, #0]
 8009944:	f000 f9ac 	bl	8009ca0 <__env_unlock>
 8009948:	1c68      	adds	r0, r5, #1
 800994a:	e7dd      	b.n	8009908 <_findenv_r+0x2c>
 800994c:	20000108 	.word	0x20000108

08009950 <_getenv_r>:
 8009950:	b507      	push	{r0, r1, r2, lr}
 8009952:	aa01      	add	r2, sp, #4
 8009954:	f7ff ffc2 	bl	80098dc <_findenv_r>
 8009958:	b003      	add	sp, #12
 800995a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009960 <__gettzinfo>:
 8009960:	4800      	ldr	r0, [pc, #0]	; (8009964 <__gettzinfo+0x4>)
 8009962:	4770      	bx	lr
 8009964:	200000b0 	.word	0x200000b0

08009968 <__retarget_lock_acquire>:
 8009968:	4770      	bx	lr

0800996a <__retarget_lock_acquire_recursive>:
 800996a:	4770      	bx	lr

0800996c <__retarget_lock_release>:
 800996c:	4770      	bx	lr

0800996e <__retarget_lock_release_recursive>:
 800996e:	4770      	bx	lr

08009970 <free>:
 8009970:	4b02      	ldr	r3, [pc, #8]	; (800997c <free+0xc>)
 8009972:	4601      	mov	r1, r0
 8009974:	6818      	ldr	r0, [r3, #0]
 8009976:	f000 b803 	b.w	8009980 <_free_r>
 800997a:	bf00      	nop
 800997c:	20000044 	.word	0x20000044

08009980 <_free_r>:
 8009980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009982:	2900      	cmp	r1, #0
 8009984:	d048      	beq.n	8009a18 <_free_r+0x98>
 8009986:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800998a:	9001      	str	r0, [sp, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	f1a1 0404 	sub.w	r4, r1, #4
 8009992:	bfb8      	it	lt
 8009994:	18e4      	addlt	r4, r4, r3
 8009996:	f000 f989 	bl	8009cac <__malloc_lock>
 800999a:	4a20      	ldr	r2, [pc, #128]	; (8009a1c <_free_r+0x9c>)
 800999c:	9801      	ldr	r0, [sp, #4]
 800999e:	6813      	ldr	r3, [r2, #0]
 80099a0:	4615      	mov	r5, r2
 80099a2:	b933      	cbnz	r3, 80099b2 <_free_r+0x32>
 80099a4:	6063      	str	r3, [r4, #4]
 80099a6:	6014      	str	r4, [r2, #0]
 80099a8:	b003      	add	sp, #12
 80099aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099ae:	f000 b983 	b.w	8009cb8 <__malloc_unlock>
 80099b2:	42a3      	cmp	r3, r4
 80099b4:	d90b      	bls.n	80099ce <_free_r+0x4e>
 80099b6:	6821      	ldr	r1, [r4, #0]
 80099b8:	1862      	adds	r2, r4, r1
 80099ba:	4293      	cmp	r3, r2
 80099bc:	bf04      	itt	eq
 80099be:	681a      	ldreq	r2, [r3, #0]
 80099c0:	685b      	ldreq	r3, [r3, #4]
 80099c2:	6063      	str	r3, [r4, #4]
 80099c4:	bf04      	itt	eq
 80099c6:	1852      	addeq	r2, r2, r1
 80099c8:	6022      	streq	r2, [r4, #0]
 80099ca:	602c      	str	r4, [r5, #0]
 80099cc:	e7ec      	b.n	80099a8 <_free_r+0x28>
 80099ce:	461a      	mov	r2, r3
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	b10b      	cbz	r3, 80099d8 <_free_r+0x58>
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d9fa      	bls.n	80099ce <_free_r+0x4e>
 80099d8:	6811      	ldr	r1, [r2, #0]
 80099da:	1855      	adds	r5, r2, r1
 80099dc:	42a5      	cmp	r5, r4
 80099de:	d10b      	bne.n	80099f8 <_free_r+0x78>
 80099e0:	6824      	ldr	r4, [r4, #0]
 80099e2:	4421      	add	r1, r4
 80099e4:	1854      	adds	r4, r2, r1
 80099e6:	42a3      	cmp	r3, r4
 80099e8:	6011      	str	r1, [r2, #0]
 80099ea:	d1dd      	bne.n	80099a8 <_free_r+0x28>
 80099ec:	681c      	ldr	r4, [r3, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	6053      	str	r3, [r2, #4]
 80099f2:	4421      	add	r1, r4
 80099f4:	6011      	str	r1, [r2, #0]
 80099f6:	e7d7      	b.n	80099a8 <_free_r+0x28>
 80099f8:	d902      	bls.n	8009a00 <_free_r+0x80>
 80099fa:	230c      	movs	r3, #12
 80099fc:	6003      	str	r3, [r0, #0]
 80099fe:	e7d3      	b.n	80099a8 <_free_r+0x28>
 8009a00:	6825      	ldr	r5, [r4, #0]
 8009a02:	1961      	adds	r1, r4, r5
 8009a04:	428b      	cmp	r3, r1
 8009a06:	bf04      	itt	eq
 8009a08:	6819      	ldreq	r1, [r3, #0]
 8009a0a:	685b      	ldreq	r3, [r3, #4]
 8009a0c:	6063      	str	r3, [r4, #4]
 8009a0e:	bf04      	itt	eq
 8009a10:	1949      	addeq	r1, r1, r5
 8009a12:	6021      	streq	r1, [r4, #0]
 8009a14:	6054      	str	r4, [r2, #4]
 8009a16:	e7c7      	b.n	80099a8 <_free_r+0x28>
 8009a18:	b003      	add	sp, #12
 8009a1a:	bd30      	pop	{r4, r5, pc}
 8009a1c:	20000404 	.word	0x20000404

08009a20 <_malloc_r>:
 8009a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a22:	1ccd      	adds	r5, r1, #3
 8009a24:	f025 0503 	bic.w	r5, r5, #3
 8009a28:	3508      	adds	r5, #8
 8009a2a:	2d0c      	cmp	r5, #12
 8009a2c:	bf38      	it	cc
 8009a2e:	250c      	movcc	r5, #12
 8009a30:	2d00      	cmp	r5, #0
 8009a32:	4606      	mov	r6, r0
 8009a34:	db01      	blt.n	8009a3a <_malloc_r+0x1a>
 8009a36:	42a9      	cmp	r1, r5
 8009a38:	d903      	bls.n	8009a42 <_malloc_r+0x22>
 8009a3a:	230c      	movs	r3, #12
 8009a3c:	6033      	str	r3, [r6, #0]
 8009a3e:	2000      	movs	r0, #0
 8009a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a42:	f000 f933 	bl	8009cac <__malloc_lock>
 8009a46:	4921      	ldr	r1, [pc, #132]	; (8009acc <_malloc_r+0xac>)
 8009a48:	680a      	ldr	r2, [r1, #0]
 8009a4a:	4614      	mov	r4, r2
 8009a4c:	b99c      	cbnz	r4, 8009a76 <_malloc_r+0x56>
 8009a4e:	4f20      	ldr	r7, [pc, #128]	; (8009ad0 <_malloc_r+0xb0>)
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	b923      	cbnz	r3, 8009a5e <_malloc_r+0x3e>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4630      	mov	r0, r6
 8009a58:	f000 f83c 	bl	8009ad4 <_sbrk_r>
 8009a5c:	6038      	str	r0, [r7, #0]
 8009a5e:	4629      	mov	r1, r5
 8009a60:	4630      	mov	r0, r6
 8009a62:	f000 f837 	bl	8009ad4 <_sbrk_r>
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	d123      	bne.n	8009ab2 <_malloc_r+0x92>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	6033      	str	r3, [r6, #0]
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f000 f922 	bl	8009cb8 <__malloc_unlock>
 8009a74:	e7e3      	b.n	8009a3e <_malloc_r+0x1e>
 8009a76:	6823      	ldr	r3, [r4, #0]
 8009a78:	1b5b      	subs	r3, r3, r5
 8009a7a:	d417      	bmi.n	8009aac <_malloc_r+0x8c>
 8009a7c:	2b0b      	cmp	r3, #11
 8009a7e:	d903      	bls.n	8009a88 <_malloc_r+0x68>
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	441c      	add	r4, r3
 8009a84:	6025      	str	r5, [r4, #0]
 8009a86:	e004      	b.n	8009a92 <_malloc_r+0x72>
 8009a88:	6863      	ldr	r3, [r4, #4]
 8009a8a:	42a2      	cmp	r2, r4
 8009a8c:	bf0c      	ite	eq
 8009a8e:	600b      	streq	r3, [r1, #0]
 8009a90:	6053      	strne	r3, [r2, #4]
 8009a92:	4630      	mov	r0, r6
 8009a94:	f000 f910 	bl	8009cb8 <__malloc_unlock>
 8009a98:	f104 000b 	add.w	r0, r4, #11
 8009a9c:	1d23      	adds	r3, r4, #4
 8009a9e:	f020 0007 	bic.w	r0, r0, #7
 8009aa2:	1ac2      	subs	r2, r0, r3
 8009aa4:	d0cc      	beq.n	8009a40 <_malloc_r+0x20>
 8009aa6:	1a1b      	subs	r3, r3, r0
 8009aa8:	50a3      	str	r3, [r4, r2]
 8009aaa:	e7c9      	b.n	8009a40 <_malloc_r+0x20>
 8009aac:	4622      	mov	r2, r4
 8009aae:	6864      	ldr	r4, [r4, #4]
 8009ab0:	e7cc      	b.n	8009a4c <_malloc_r+0x2c>
 8009ab2:	1cc4      	adds	r4, r0, #3
 8009ab4:	f024 0403 	bic.w	r4, r4, #3
 8009ab8:	42a0      	cmp	r0, r4
 8009aba:	d0e3      	beq.n	8009a84 <_malloc_r+0x64>
 8009abc:	1a21      	subs	r1, r4, r0
 8009abe:	4630      	mov	r0, r6
 8009ac0:	f000 f808 	bl	8009ad4 <_sbrk_r>
 8009ac4:	3001      	adds	r0, #1
 8009ac6:	d1dd      	bne.n	8009a84 <_malloc_r+0x64>
 8009ac8:	e7cf      	b.n	8009a6a <_malloc_r+0x4a>
 8009aca:	bf00      	nop
 8009acc:	20000404 	.word	0x20000404
 8009ad0:	20000408 	.word	0x20000408

08009ad4 <_sbrk_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4d06      	ldr	r5, [pc, #24]	; (8009af0 <_sbrk_r+0x1c>)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	4604      	mov	r4, r0
 8009adc:	4608      	mov	r0, r1
 8009ade:	602b      	str	r3, [r5, #0]
 8009ae0:	f000 fd3c 	bl	800a55c <_sbrk>
 8009ae4:	1c43      	adds	r3, r0, #1
 8009ae6:	d102      	bne.n	8009aee <_sbrk_r+0x1a>
 8009ae8:	682b      	ldr	r3, [r5, #0]
 8009aea:	b103      	cbz	r3, 8009aee <_sbrk_r+0x1a>
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	20000714 	.word	0x20000714

08009af4 <siscanf>:
 8009af4:	b40e      	push	{r1, r2, r3}
 8009af6:	b510      	push	{r4, lr}
 8009af8:	b09f      	sub	sp, #124	; 0x7c
 8009afa:	ac21      	add	r4, sp, #132	; 0x84
 8009afc:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009b00:	f854 2b04 	ldr.w	r2, [r4], #4
 8009b04:	9201      	str	r2, [sp, #4]
 8009b06:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009b0a:	9004      	str	r0, [sp, #16]
 8009b0c:	9008      	str	r0, [sp, #32]
 8009b0e:	f7f6 fb37 	bl	8000180 <strlen>
 8009b12:	4b0c      	ldr	r3, [pc, #48]	; (8009b44 <siscanf+0x50>)
 8009b14:	9005      	str	r0, [sp, #20]
 8009b16:	9009      	str	r0, [sp, #36]	; 0x24
 8009b18:	930d      	str	r3, [sp, #52]	; 0x34
 8009b1a:	480b      	ldr	r0, [pc, #44]	; (8009b48 <siscanf+0x54>)
 8009b1c:	9a01      	ldr	r2, [sp, #4]
 8009b1e:	6800      	ldr	r0, [r0, #0]
 8009b20:	9403      	str	r4, [sp, #12]
 8009b22:	2300      	movs	r3, #0
 8009b24:	9311      	str	r3, [sp, #68]	; 0x44
 8009b26:	9316      	str	r3, [sp, #88]	; 0x58
 8009b28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009b2c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009b30:	a904      	add	r1, sp, #16
 8009b32:	4623      	mov	r3, r4
 8009b34:	f000 f946 	bl	8009dc4 <__ssvfiscanf_r>
 8009b38:	b01f      	add	sp, #124	; 0x7c
 8009b3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b3e:	b003      	add	sp, #12
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	08009b4d 	.word	0x08009b4d
 8009b48:	20000044 	.word	0x20000044

08009b4c <__seofread>:
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	4770      	bx	lr

08009b50 <strcpy>:
 8009b50:	4603      	mov	r3, r0
 8009b52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b56:	f803 2b01 	strb.w	r2, [r3], #1
 8009b5a:	2a00      	cmp	r2, #0
 8009b5c:	d1f9      	bne.n	8009b52 <strcpy+0x2>
 8009b5e:	4770      	bx	lr

08009b60 <strncmp>:
 8009b60:	b510      	push	{r4, lr}
 8009b62:	b16a      	cbz	r2, 8009b80 <strncmp+0x20>
 8009b64:	3901      	subs	r1, #1
 8009b66:	1884      	adds	r4, r0, r2
 8009b68:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009b6c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d103      	bne.n	8009b7c <strncmp+0x1c>
 8009b74:	42a0      	cmp	r0, r4
 8009b76:	d001      	beq.n	8009b7c <strncmp+0x1c>
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1f5      	bne.n	8009b68 <strncmp+0x8>
 8009b7c:	1a98      	subs	r0, r3, r2
 8009b7e:	bd10      	pop	{r4, pc}
 8009b80:	4610      	mov	r0, r2
 8009b82:	e7fc      	b.n	8009b7e <strncmp+0x1e>

08009b84 <_strtoul_l.isra.0>:
 8009b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b88:	4e3b      	ldr	r6, [pc, #236]	; (8009c78 <_strtoul_l.isra.0+0xf4>)
 8009b8a:	4686      	mov	lr, r0
 8009b8c:	468c      	mov	ip, r1
 8009b8e:	4660      	mov	r0, ip
 8009b90:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009b94:	5da5      	ldrb	r5, [r4, r6]
 8009b96:	f015 0508 	ands.w	r5, r5, #8
 8009b9a:	d1f8      	bne.n	8009b8e <_strtoul_l.isra.0+0xa>
 8009b9c:	2c2d      	cmp	r4, #45	; 0x2d
 8009b9e:	d134      	bne.n	8009c0a <_strtoul_l.isra.0+0x86>
 8009ba0:	f89c 4000 	ldrb.w	r4, [ip]
 8009ba4:	f04f 0801 	mov.w	r8, #1
 8009ba8:	f100 0c02 	add.w	ip, r0, #2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d05e      	beq.n	8009c6e <_strtoul_l.isra.0+0xea>
 8009bb0:	2b10      	cmp	r3, #16
 8009bb2:	d10c      	bne.n	8009bce <_strtoul_l.isra.0+0x4a>
 8009bb4:	2c30      	cmp	r4, #48	; 0x30
 8009bb6:	d10a      	bne.n	8009bce <_strtoul_l.isra.0+0x4a>
 8009bb8:	f89c 0000 	ldrb.w	r0, [ip]
 8009bbc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009bc0:	2858      	cmp	r0, #88	; 0x58
 8009bc2:	d14f      	bne.n	8009c64 <_strtoul_l.isra.0+0xe0>
 8009bc4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8009bc8:	2310      	movs	r3, #16
 8009bca:	f10c 0c02 	add.w	ip, ip, #2
 8009bce:	f04f 37ff 	mov.w	r7, #4294967295
 8009bd2:	2500      	movs	r5, #0
 8009bd4:	fbb7 f7f3 	udiv	r7, r7, r3
 8009bd8:	fb03 f907 	mul.w	r9, r3, r7
 8009bdc:	ea6f 0909 	mvn.w	r9, r9
 8009be0:	4628      	mov	r0, r5
 8009be2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8009be6:	2e09      	cmp	r6, #9
 8009be8:	d818      	bhi.n	8009c1c <_strtoul_l.isra.0+0x98>
 8009bea:	4634      	mov	r4, r6
 8009bec:	42a3      	cmp	r3, r4
 8009bee:	dd24      	ble.n	8009c3a <_strtoul_l.isra.0+0xb6>
 8009bf0:	2d00      	cmp	r5, #0
 8009bf2:	db1f      	blt.n	8009c34 <_strtoul_l.isra.0+0xb0>
 8009bf4:	4287      	cmp	r7, r0
 8009bf6:	d31d      	bcc.n	8009c34 <_strtoul_l.isra.0+0xb0>
 8009bf8:	d101      	bne.n	8009bfe <_strtoul_l.isra.0+0x7a>
 8009bfa:	45a1      	cmp	r9, r4
 8009bfc:	db1a      	blt.n	8009c34 <_strtoul_l.isra.0+0xb0>
 8009bfe:	fb00 4003 	mla	r0, r0, r3, r4
 8009c02:	2501      	movs	r5, #1
 8009c04:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009c08:	e7eb      	b.n	8009be2 <_strtoul_l.isra.0+0x5e>
 8009c0a:	2c2b      	cmp	r4, #43	; 0x2b
 8009c0c:	bf08      	it	eq
 8009c0e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8009c12:	46a8      	mov	r8, r5
 8009c14:	bf08      	it	eq
 8009c16:	f100 0c02 	addeq.w	ip, r0, #2
 8009c1a:	e7c7      	b.n	8009bac <_strtoul_l.isra.0+0x28>
 8009c1c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8009c20:	2e19      	cmp	r6, #25
 8009c22:	d801      	bhi.n	8009c28 <_strtoul_l.isra.0+0xa4>
 8009c24:	3c37      	subs	r4, #55	; 0x37
 8009c26:	e7e1      	b.n	8009bec <_strtoul_l.isra.0+0x68>
 8009c28:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8009c2c:	2e19      	cmp	r6, #25
 8009c2e:	d804      	bhi.n	8009c3a <_strtoul_l.isra.0+0xb6>
 8009c30:	3c57      	subs	r4, #87	; 0x57
 8009c32:	e7db      	b.n	8009bec <_strtoul_l.isra.0+0x68>
 8009c34:	f04f 35ff 	mov.w	r5, #4294967295
 8009c38:	e7e4      	b.n	8009c04 <_strtoul_l.isra.0+0x80>
 8009c3a:	2d00      	cmp	r5, #0
 8009c3c:	da07      	bge.n	8009c4e <_strtoul_l.isra.0+0xca>
 8009c3e:	2322      	movs	r3, #34	; 0x22
 8009c40:	f8ce 3000 	str.w	r3, [lr]
 8009c44:	f04f 30ff 	mov.w	r0, #4294967295
 8009c48:	b942      	cbnz	r2, 8009c5c <_strtoul_l.isra.0+0xd8>
 8009c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c4e:	f1b8 0f00 	cmp.w	r8, #0
 8009c52:	d000      	beq.n	8009c56 <_strtoul_l.isra.0+0xd2>
 8009c54:	4240      	negs	r0, r0
 8009c56:	2a00      	cmp	r2, #0
 8009c58:	d0f7      	beq.n	8009c4a <_strtoul_l.isra.0+0xc6>
 8009c5a:	b10d      	cbz	r5, 8009c60 <_strtoul_l.isra.0+0xdc>
 8009c5c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8009c60:	6011      	str	r1, [r2, #0]
 8009c62:	e7f2      	b.n	8009c4a <_strtoul_l.isra.0+0xc6>
 8009c64:	2430      	movs	r4, #48	; 0x30
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1b1      	bne.n	8009bce <_strtoul_l.isra.0+0x4a>
 8009c6a:	2308      	movs	r3, #8
 8009c6c:	e7af      	b.n	8009bce <_strtoul_l.isra.0+0x4a>
 8009c6e:	2c30      	cmp	r4, #48	; 0x30
 8009c70:	d0a2      	beq.n	8009bb8 <_strtoul_l.isra.0+0x34>
 8009c72:	230a      	movs	r3, #10
 8009c74:	e7ab      	b.n	8009bce <_strtoul_l.isra.0+0x4a>
 8009c76:	bf00      	nop
 8009c78:	0800a95d 	.word	0x0800a95d

08009c7c <_strtoul_r>:
 8009c7c:	f7ff bf82 	b.w	8009b84 <_strtoul_l.isra.0>

08009c80 <strtoul>:
 8009c80:	4613      	mov	r3, r2
 8009c82:	460a      	mov	r2, r1
 8009c84:	4601      	mov	r1, r0
 8009c86:	4802      	ldr	r0, [pc, #8]	; (8009c90 <strtoul+0x10>)
 8009c88:	6800      	ldr	r0, [r0, #0]
 8009c8a:	f7ff bf7b 	b.w	8009b84 <_strtoul_l.isra.0>
 8009c8e:	bf00      	nop
 8009c90:	20000044 	.word	0x20000044

08009c94 <__env_lock>:
 8009c94:	4801      	ldr	r0, [pc, #4]	; (8009c9c <__env_lock+0x8>)
 8009c96:	f7ff be68 	b.w	800996a <__retarget_lock_acquire_recursive>
 8009c9a:	bf00      	nop
 8009c9c:	2000070a 	.word	0x2000070a

08009ca0 <__env_unlock>:
 8009ca0:	4801      	ldr	r0, [pc, #4]	; (8009ca8 <__env_unlock+0x8>)
 8009ca2:	f7ff be64 	b.w	800996e <__retarget_lock_release_recursive>
 8009ca6:	bf00      	nop
 8009ca8:	2000070a 	.word	0x2000070a

08009cac <__malloc_lock>:
 8009cac:	4801      	ldr	r0, [pc, #4]	; (8009cb4 <__malloc_lock+0x8>)
 8009cae:	f7ff be5c 	b.w	800996a <__retarget_lock_acquire_recursive>
 8009cb2:	bf00      	nop
 8009cb4:	2000070c 	.word	0x2000070c

08009cb8 <__malloc_unlock>:
 8009cb8:	4801      	ldr	r0, [pc, #4]	; (8009cc0 <__malloc_unlock+0x8>)
 8009cba:	f7ff be58 	b.w	800996e <__retarget_lock_release_recursive>
 8009cbe:	bf00      	nop
 8009cc0:	2000070c 	.word	0x2000070c

08009cc4 <_realloc_r>:
 8009cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc6:	4607      	mov	r7, r0
 8009cc8:	4614      	mov	r4, r2
 8009cca:	460e      	mov	r6, r1
 8009ccc:	b921      	cbnz	r1, 8009cd8 <_realloc_r+0x14>
 8009cce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009cd2:	4611      	mov	r1, r2
 8009cd4:	f7ff bea4 	b.w	8009a20 <_malloc_r>
 8009cd8:	b922      	cbnz	r2, 8009ce4 <_realloc_r+0x20>
 8009cda:	f7ff fe51 	bl	8009980 <_free_r>
 8009cde:	4625      	mov	r5, r4
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ce4:	f000 fc32 	bl	800a54c <_malloc_usable_size_r>
 8009ce8:	42a0      	cmp	r0, r4
 8009cea:	d20f      	bcs.n	8009d0c <_realloc_r+0x48>
 8009cec:	4621      	mov	r1, r4
 8009cee:	4638      	mov	r0, r7
 8009cf0:	f7ff fe96 	bl	8009a20 <_malloc_r>
 8009cf4:	4605      	mov	r5, r0
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	d0f2      	beq.n	8009ce0 <_realloc_r+0x1c>
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	4622      	mov	r2, r4
 8009cfe:	f7ff f90f 	bl	8008f20 <memcpy>
 8009d02:	4631      	mov	r1, r6
 8009d04:	4638      	mov	r0, r7
 8009d06:	f7ff fe3b 	bl	8009980 <_free_r>
 8009d0a:	e7e9      	b.n	8009ce0 <_realloc_r+0x1c>
 8009d0c:	4635      	mov	r5, r6
 8009d0e:	e7e7      	b.n	8009ce0 <_realloc_r+0x1c>

08009d10 <_sungetc_r>:
 8009d10:	b538      	push	{r3, r4, r5, lr}
 8009d12:	1c4b      	adds	r3, r1, #1
 8009d14:	4614      	mov	r4, r2
 8009d16:	d103      	bne.n	8009d20 <_sungetc_r+0x10>
 8009d18:	f04f 35ff 	mov.w	r5, #4294967295
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	bd38      	pop	{r3, r4, r5, pc}
 8009d20:	8993      	ldrh	r3, [r2, #12]
 8009d22:	f023 0320 	bic.w	r3, r3, #32
 8009d26:	8193      	strh	r3, [r2, #12]
 8009d28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d2a:	6852      	ldr	r2, [r2, #4]
 8009d2c:	b2cd      	uxtb	r5, r1
 8009d2e:	b18b      	cbz	r3, 8009d54 <_sungetc_r+0x44>
 8009d30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009d32:	4293      	cmp	r3, r2
 8009d34:	dd08      	ble.n	8009d48 <_sungetc_r+0x38>
 8009d36:	6823      	ldr	r3, [r4, #0]
 8009d38:	1e5a      	subs	r2, r3, #1
 8009d3a:	6022      	str	r2, [r4, #0]
 8009d3c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009d40:	6863      	ldr	r3, [r4, #4]
 8009d42:	3301      	adds	r3, #1
 8009d44:	6063      	str	r3, [r4, #4]
 8009d46:	e7e9      	b.n	8009d1c <_sungetc_r+0xc>
 8009d48:	4621      	mov	r1, r4
 8009d4a:	f000 fbbf 	bl	800a4cc <__submore>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d0f1      	beq.n	8009d36 <_sungetc_r+0x26>
 8009d52:	e7e1      	b.n	8009d18 <_sungetc_r+0x8>
 8009d54:	6921      	ldr	r1, [r4, #16]
 8009d56:	6823      	ldr	r3, [r4, #0]
 8009d58:	b151      	cbz	r1, 8009d70 <_sungetc_r+0x60>
 8009d5a:	4299      	cmp	r1, r3
 8009d5c:	d208      	bcs.n	8009d70 <_sungetc_r+0x60>
 8009d5e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009d62:	42a9      	cmp	r1, r5
 8009d64:	d104      	bne.n	8009d70 <_sungetc_r+0x60>
 8009d66:	3b01      	subs	r3, #1
 8009d68:	3201      	adds	r2, #1
 8009d6a:	6023      	str	r3, [r4, #0]
 8009d6c:	6062      	str	r2, [r4, #4]
 8009d6e:	e7d5      	b.n	8009d1c <_sungetc_r+0xc>
 8009d70:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d78:	6363      	str	r3, [r4, #52]	; 0x34
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8009d7e:	4623      	mov	r3, r4
 8009d80:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009d84:	6023      	str	r3, [r4, #0]
 8009d86:	2301      	movs	r3, #1
 8009d88:	e7dc      	b.n	8009d44 <_sungetc_r+0x34>

08009d8a <__ssrefill_r>:
 8009d8a:	b510      	push	{r4, lr}
 8009d8c:	460c      	mov	r4, r1
 8009d8e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009d90:	b169      	cbz	r1, 8009dae <__ssrefill_r+0x24>
 8009d92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d96:	4299      	cmp	r1, r3
 8009d98:	d001      	beq.n	8009d9e <__ssrefill_r+0x14>
 8009d9a:	f7ff fdf1 	bl	8009980 <_free_r>
 8009d9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009da0:	6063      	str	r3, [r4, #4]
 8009da2:	2000      	movs	r0, #0
 8009da4:	6360      	str	r0, [r4, #52]	; 0x34
 8009da6:	b113      	cbz	r3, 8009dae <__ssrefill_r+0x24>
 8009da8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	bd10      	pop	{r4, pc}
 8009dae:	6923      	ldr	r3, [r4, #16]
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	2300      	movs	r3, #0
 8009db4:	6063      	str	r3, [r4, #4]
 8009db6:	89a3      	ldrh	r3, [r4, #12]
 8009db8:	f043 0320 	orr.w	r3, r3, #32
 8009dbc:	81a3      	strh	r3, [r4, #12]
 8009dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc2:	e7f3      	b.n	8009dac <__ssrefill_r+0x22>

08009dc4 <__ssvfiscanf_r>:
 8009dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc8:	460c      	mov	r4, r1
 8009dca:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8009dce:	2100      	movs	r1, #0
 8009dd0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009dd4:	49b2      	ldr	r1, [pc, #712]	; (800a0a0 <__ssvfiscanf_r+0x2dc>)
 8009dd6:	91a0      	str	r1, [sp, #640]	; 0x280
 8009dd8:	f10d 0804 	add.w	r8, sp, #4
 8009ddc:	49b1      	ldr	r1, [pc, #708]	; (800a0a4 <__ssvfiscanf_r+0x2e0>)
 8009dde:	4fb2      	ldr	r7, [pc, #712]	; (800a0a8 <__ssvfiscanf_r+0x2e4>)
 8009de0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800a0ac <__ssvfiscanf_r+0x2e8>
 8009de4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009de8:	4606      	mov	r6, r0
 8009dea:	91a1      	str	r1, [sp, #644]	; 0x284
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	f892 a000 	ldrb.w	sl, [r2]
 8009df2:	f1ba 0f00 	cmp.w	sl, #0
 8009df6:	f000 8151 	beq.w	800a09c <__ssvfiscanf_r+0x2d8>
 8009dfa:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8009dfe:	f013 0308 	ands.w	r3, r3, #8
 8009e02:	f102 0501 	add.w	r5, r2, #1
 8009e06:	d019      	beq.n	8009e3c <__ssvfiscanf_r+0x78>
 8009e08:	6863      	ldr	r3, [r4, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	dd0f      	ble.n	8009e2e <__ssvfiscanf_r+0x6a>
 8009e0e:	6823      	ldr	r3, [r4, #0]
 8009e10:	781a      	ldrb	r2, [r3, #0]
 8009e12:	5cba      	ldrb	r2, [r7, r2]
 8009e14:	0712      	lsls	r2, r2, #28
 8009e16:	d401      	bmi.n	8009e1c <__ssvfiscanf_r+0x58>
 8009e18:	462a      	mov	r2, r5
 8009e1a:	e7e8      	b.n	8009dee <__ssvfiscanf_r+0x2a>
 8009e1c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009e1e:	3201      	adds	r2, #1
 8009e20:	9245      	str	r2, [sp, #276]	; 0x114
 8009e22:	6862      	ldr	r2, [r4, #4]
 8009e24:	3301      	adds	r3, #1
 8009e26:	3a01      	subs	r2, #1
 8009e28:	6062      	str	r2, [r4, #4]
 8009e2a:	6023      	str	r3, [r4, #0]
 8009e2c:	e7ec      	b.n	8009e08 <__ssvfiscanf_r+0x44>
 8009e2e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e30:	4621      	mov	r1, r4
 8009e32:	4630      	mov	r0, r6
 8009e34:	4798      	blx	r3
 8009e36:	2800      	cmp	r0, #0
 8009e38:	d0e9      	beq.n	8009e0e <__ssvfiscanf_r+0x4a>
 8009e3a:	e7ed      	b.n	8009e18 <__ssvfiscanf_r+0x54>
 8009e3c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8009e40:	f040 8083 	bne.w	8009f4a <__ssvfiscanf_r+0x186>
 8009e44:	9341      	str	r3, [sp, #260]	; 0x104
 8009e46:	9343      	str	r3, [sp, #268]	; 0x10c
 8009e48:	7853      	ldrb	r3, [r2, #1]
 8009e4a:	2b2a      	cmp	r3, #42	; 0x2a
 8009e4c:	bf02      	ittt	eq
 8009e4e:	2310      	moveq	r3, #16
 8009e50:	1c95      	addeq	r5, r2, #2
 8009e52:	9341      	streq	r3, [sp, #260]	; 0x104
 8009e54:	220a      	movs	r2, #10
 8009e56:	46ab      	mov	fp, r5
 8009e58:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8009e5c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009e60:	2b09      	cmp	r3, #9
 8009e62:	d91d      	bls.n	8009ea0 <__ssvfiscanf_r+0xdc>
 8009e64:	4891      	ldr	r0, [pc, #580]	; (800a0ac <__ssvfiscanf_r+0x2e8>)
 8009e66:	2203      	movs	r2, #3
 8009e68:	f7f6 f9a2 	bl	80001b0 <memchr>
 8009e6c:	b140      	cbz	r0, 8009e80 <__ssvfiscanf_r+0xbc>
 8009e6e:	2301      	movs	r3, #1
 8009e70:	eba0 0009 	sub.w	r0, r0, r9
 8009e74:	fa03 f000 	lsl.w	r0, r3, r0
 8009e78:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e7a:	4318      	orrs	r0, r3
 8009e7c:	9041      	str	r0, [sp, #260]	; 0x104
 8009e7e:	465d      	mov	r5, fp
 8009e80:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009e84:	2b78      	cmp	r3, #120	; 0x78
 8009e86:	d806      	bhi.n	8009e96 <__ssvfiscanf_r+0xd2>
 8009e88:	2b57      	cmp	r3, #87	; 0x57
 8009e8a:	d810      	bhi.n	8009eae <__ssvfiscanf_r+0xea>
 8009e8c:	2b25      	cmp	r3, #37	; 0x25
 8009e8e:	d05c      	beq.n	8009f4a <__ssvfiscanf_r+0x186>
 8009e90:	d856      	bhi.n	8009f40 <__ssvfiscanf_r+0x17c>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d074      	beq.n	8009f80 <__ssvfiscanf_r+0x1bc>
 8009e96:	2303      	movs	r3, #3
 8009e98:	9347      	str	r3, [sp, #284]	; 0x11c
 8009e9a:	230a      	movs	r3, #10
 8009e9c:	9342      	str	r3, [sp, #264]	; 0x108
 8009e9e:	e081      	b.n	8009fa4 <__ssvfiscanf_r+0x1e0>
 8009ea0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009ea2:	fb02 1303 	mla	r3, r2, r3, r1
 8009ea6:	3b30      	subs	r3, #48	; 0x30
 8009ea8:	9343      	str	r3, [sp, #268]	; 0x10c
 8009eaa:	465d      	mov	r5, fp
 8009eac:	e7d3      	b.n	8009e56 <__ssvfiscanf_r+0x92>
 8009eae:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009eb2:	2a20      	cmp	r2, #32
 8009eb4:	d8ef      	bhi.n	8009e96 <__ssvfiscanf_r+0xd2>
 8009eb6:	a101      	add	r1, pc, #4	; (adr r1, 8009ebc <__ssvfiscanf_r+0xf8>)
 8009eb8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009ebc:	08009f8f 	.word	0x08009f8f
 8009ec0:	08009e97 	.word	0x08009e97
 8009ec4:	08009e97 	.word	0x08009e97
 8009ec8:	08009fed 	.word	0x08009fed
 8009ecc:	08009e97 	.word	0x08009e97
 8009ed0:	08009e97 	.word	0x08009e97
 8009ed4:	08009e97 	.word	0x08009e97
 8009ed8:	08009e97 	.word	0x08009e97
 8009edc:	08009e97 	.word	0x08009e97
 8009ee0:	08009e97 	.word	0x08009e97
 8009ee4:	08009e97 	.word	0x08009e97
 8009ee8:	0800a003 	.word	0x0800a003
 8009eec:	08009fd9 	.word	0x08009fd9
 8009ef0:	08009f47 	.word	0x08009f47
 8009ef4:	08009f47 	.word	0x08009f47
 8009ef8:	08009f47 	.word	0x08009f47
 8009efc:	08009e97 	.word	0x08009e97
 8009f00:	08009fdd 	.word	0x08009fdd
 8009f04:	08009e97 	.word	0x08009e97
 8009f08:	08009e97 	.word	0x08009e97
 8009f0c:	08009e97 	.word	0x08009e97
 8009f10:	08009e97 	.word	0x08009e97
 8009f14:	0800a013 	.word	0x0800a013
 8009f18:	08009fe5 	.word	0x08009fe5
 8009f1c:	08009f87 	.word	0x08009f87
 8009f20:	08009e97 	.word	0x08009e97
 8009f24:	08009e97 	.word	0x08009e97
 8009f28:	0800a00f 	.word	0x0800a00f
 8009f2c:	08009e97 	.word	0x08009e97
 8009f30:	08009fd9 	.word	0x08009fd9
 8009f34:	08009e97 	.word	0x08009e97
 8009f38:	08009e97 	.word	0x08009e97
 8009f3c:	08009f8f 	.word	0x08009f8f
 8009f40:	3b45      	subs	r3, #69	; 0x45
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d8a7      	bhi.n	8009e96 <__ssvfiscanf_r+0xd2>
 8009f46:	2305      	movs	r3, #5
 8009f48:	e02b      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 8009f4a:	6863      	ldr	r3, [r4, #4]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	dd0d      	ble.n	8009f6c <__ssvfiscanf_r+0x1a8>
 8009f50:	6823      	ldr	r3, [r4, #0]
 8009f52:	781a      	ldrb	r2, [r3, #0]
 8009f54:	4552      	cmp	r2, sl
 8009f56:	f040 80a1 	bne.w	800a09c <__ssvfiscanf_r+0x2d8>
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	6862      	ldr	r2, [r4, #4]
 8009f5e:	6023      	str	r3, [r4, #0]
 8009f60:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009f62:	3a01      	subs	r2, #1
 8009f64:	3301      	adds	r3, #1
 8009f66:	6062      	str	r2, [r4, #4]
 8009f68:	9345      	str	r3, [sp, #276]	; 0x114
 8009f6a:	e755      	b.n	8009e18 <__ssvfiscanf_r+0x54>
 8009f6c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4630      	mov	r0, r6
 8009f72:	4798      	blx	r3
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d0eb      	beq.n	8009f50 <__ssvfiscanf_r+0x18c>
 8009f78:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	f040 8084 	bne.w	800a088 <__ssvfiscanf_r+0x2c4>
 8009f80:	f04f 30ff 	mov.w	r0, #4294967295
 8009f84:	e086      	b.n	800a094 <__ssvfiscanf_r+0x2d0>
 8009f86:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009f88:	f042 0220 	orr.w	r2, r2, #32
 8009f8c:	9241      	str	r2, [sp, #260]	; 0x104
 8009f8e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f94:	9241      	str	r2, [sp, #260]	; 0x104
 8009f96:	2210      	movs	r2, #16
 8009f98:	2b6f      	cmp	r3, #111	; 0x6f
 8009f9a:	9242      	str	r2, [sp, #264]	; 0x108
 8009f9c:	bf34      	ite	cc
 8009f9e:	2303      	movcc	r3, #3
 8009fa0:	2304      	movcs	r3, #4
 8009fa2:	9347      	str	r3, [sp, #284]	; 0x11c
 8009fa4:	6863      	ldr	r3, [r4, #4]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	dd41      	ble.n	800a02e <__ssvfiscanf_r+0x26a>
 8009faa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009fac:	0659      	lsls	r1, r3, #25
 8009fae:	d404      	bmi.n	8009fba <__ssvfiscanf_r+0x1f6>
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	781a      	ldrb	r2, [r3, #0]
 8009fb4:	5cba      	ldrb	r2, [r7, r2]
 8009fb6:	0712      	lsls	r2, r2, #28
 8009fb8:	d440      	bmi.n	800a03c <__ssvfiscanf_r+0x278>
 8009fba:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009fbc:	2b02      	cmp	r3, #2
 8009fbe:	dc4f      	bgt.n	800a060 <__ssvfiscanf_r+0x29c>
 8009fc0:	466b      	mov	r3, sp
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	a941      	add	r1, sp, #260	; 0x104
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	f000 f874 	bl	800a0b4 <_scanf_chars>
 8009fcc:	2801      	cmp	r0, #1
 8009fce:	d065      	beq.n	800a09c <__ssvfiscanf_r+0x2d8>
 8009fd0:	2802      	cmp	r0, #2
 8009fd2:	f47f af21 	bne.w	8009e18 <__ssvfiscanf_r+0x54>
 8009fd6:	e7cf      	b.n	8009f78 <__ssvfiscanf_r+0x1b4>
 8009fd8:	220a      	movs	r2, #10
 8009fda:	e7dd      	b.n	8009f98 <__ssvfiscanf_r+0x1d4>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	9342      	str	r3, [sp, #264]	; 0x108
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	e7de      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 8009fe4:	2308      	movs	r3, #8
 8009fe6:	9342      	str	r3, [sp, #264]	; 0x108
 8009fe8:	2304      	movs	r3, #4
 8009fea:	e7da      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 8009fec:	4629      	mov	r1, r5
 8009fee:	4640      	mov	r0, r8
 8009ff0:	f000 f9ac 	bl	800a34c <__sccl>
 8009ff4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009ff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ffa:	9341      	str	r3, [sp, #260]	; 0x104
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	2301      	movs	r3, #1
 800a000:	e7cf      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 800a002:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a008:	9341      	str	r3, [sp, #260]	; 0x104
 800a00a:	2300      	movs	r3, #0
 800a00c:	e7c9      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 800a00e:	2302      	movs	r3, #2
 800a010:	e7c7      	b.n	8009fa2 <__ssvfiscanf_r+0x1de>
 800a012:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a014:	06c3      	lsls	r3, r0, #27
 800a016:	f53f aeff 	bmi.w	8009e18 <__ssvfiscanf_r+0x54>
 800a01a:	9b00      	ldr	r3, [sp, #0]
 800a01c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a01e:	1d19      	adds	r1, r3, #4
 800a020:	9100      	str	r1, [sp, #0]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	07c0      	lsls	r0, r0, #31
 800a026:	bf4c      	ite	mi
 800a028:	801a      	strhmi	r2, [r3, #0]
 800a02a:	601a      	strpl	r2, [r3, #0]
 800a02c:	e6f4      	b.n	8009e18 <__ssvfiscanf_r+0x54>
 800a02e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a030:	4621      	mov	r1, r4
 800a032:	4630      	mov	r0, r6
 800a034:	4798      	blx	r3
 800a036:	2800      	cmp	r0, #0
 800a038:	d0b7      	beq.n	8009faa <__ssvfiscanf_r+0x1e6>
 800a03a:	e79d      	b.n	8009f78 <__ssvfiscanf_r+0x1b4>
 800a03c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a03e:	3201      	adds	r2, #1
 800a040:	9245      	str	r2, [sp, #276]	; 0x114
 800a042:	6862      	ldr	r2, [r4, #4]
 800a044:	3a01      	subs	r2, #1
 800a046:	2a00      	cmp	r2, #0
 800a048:	6062      	str	r2, [r4, #4]
 800a04a:	dd02      	ble.n	800a052 <__ssvfiscanf_r+0x28e>
 800a04c:	3301      	adds	r3, #1
 800a04e:	6023      	str	r3, [r4, #0]
 800a050:	e7ae      	b.n	8009fb0 <__ssvfiscanf_r+0x1ec>
 800a052:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a054:	4621      	mov	r1, r4
 800a056:	4630      	mov	r0, r6
 800a058:	4798      	blx	r3
 800a05a:	2800      	cmp	r0, #0
 800a05c:	d0a8      	beq.n	8009fb0 <__ssvfiscanf_r+0x1ec>
 800a05e:	e78b      	b.n	8009f78 <__ssvfiscanf_r+0x1b4>
 800a060:	2b04      	cmp	r3, #4
 800a062:	dc06      	bgt.n	800a072 <__ssvfiscanf_r+0x2ae>
 800a064:	466b      	mov	r3, sp
 800a066:	4622      	mov	r2, r4
 800a068:	a941      	add	r1, sp, #260	; 0x104
 800a06a:	4630      	mov	r0, r6
 800a06c:	f000 f87a 	bl	800a164 <_scanf_i>
 800a070:	e7ac      	b.n	8009fcc <__ssvfiscanf_r+0x208>
 800a072:	4b0f      	ldr	r3, [pc, #60]	; (800a0b0 <__ssvfiscanf_r+0x2ec>)
 800a074:	2b00      	cmp	r3, #0
 800a076:	f43f aecf 	beq.w	8009e18 <__ssvfiscanf_r+0x54>
 800a07a:	466b      	mov	r3, sp
 800a07c:	4622      	mov	r2, r4
 800a07e:	a941      	add	r1, sp, #260	; 0x104
 800a080:	4630      	mov	r0, r6
 800a082:	f3af 8000 	nop.w
 800a086:	e7a1      	b.n	8009fcc <__ssvfiscanf_r+0x208>
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a08e:	bf18      	it	ne
 800a090:	f04f 30ff 	movne.w	r0, #4294967295
 800a094:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800a098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a09c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a09e:	e7f9      	b.n	800a094 <__ssvfiscanf_r+0x2d0>
 800a0a0:	08009d11 	.word	0x08009d11
 800a0a4:	08009d8b 	.word	0x08009d8b
 800a0a8:	0800a95d 	.word	0x0800a95d
 800a0ac:	0800aa5d 	.word	0x0800aa5d
 800a0b0:	00000000 	.word	0x00000000

0800a0b4 <_scanf_chars>:
 800a0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0b8:	4615      	mov	r5, r2
 800a0ba:	688a      	ldr	r2, [r1, #8]
 800a0bc:	4680      	mov	r8, r0
 800a0be:	460c      	mov	r4, r1
 800a0c0:	b932      	cbnz	r2, 800a0d0 <_scanf_chars+0x1c>
 800a0c2:	698a      	ldr	r2, [r1, #24]
 800a0c4:	2a00      	cmp	r2, #0
 800a0c6:	bf0c      	ite	eq
 800a0c8:	2201      	moveq	r2, #1
 800a0ca:	f04f 32ff 	movne.w	r2, #4294967295
 800a0ce:	608a      	str	r2, [r1, #8]
 800a0d0:	6822      	ldr	r2, [r4, #0]
 800a0d2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800a160 <_scanf_chars+0xac>
 800a0d6:	06d1      	lsls	r1, r2, #27
 800a0d8:	bf5f      	itttt	pl
 800a0da:	681a      	ldrpl	r2, [r3, #0]
 800a0dc:	1d11      	addpl	r1, r2, #4
 800a0de:	6019      	strpl	r1, [r3, #0]
 800a0e0:	6816      	ldrpl	r6, [r2, #0]
 800a0e2:	2700      	movs	r7, #0
 800a0e4:	69a0      	ldr	r0, [r4, #24]
 800a0e6:	b188      	cbz	r0, 800a10c <_scanf_chars+0x58>
 800a0e8:	2801      	cmp	r0, #1
 800a0ea:	d107      	bne.n	800a0fc <_scanf_chars+0x48>
 800a0ec:	682b      	ldr	r3, [r5, #0]
 800a0ee:	781a      	ldrb	r2, [r3, #0]
 800a0f0:	6963      	ldr	r3, [r4, #20]
 800a0f2:	5c9b      	ldrb	r3, [r3, r2]
 800a0f4:	b953      	cbnz	r3, 800a10c <_scanf_chars+0x58>
 800a0f6:	bb27      	cbnz	r7, 800a142 <_scanf_chars+0x8e>
 800a0f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fc:	2802      	cmp	r0, #2
 800a0fe:	d120      	bne.n	800a142 <_scanf_chars+0x8e>
 800a100:	682b      	ldr	r3, [r5, #0]
 800a102:	781b      	ldrb	r3, [r3, #0]
 800a104:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a108:	071b      	lsls	r3, r3, #28
 800a10a:	d41a      	bmi.n	800a142 <_scanf_chars+0x8e>
 800a10c:	6823      	ldr	r3, [r4, #0]
 800a10e:	06da      	lsls	r2, r3, #27
 800a110:	bf5e      	ittt	pl
 800a112:	682b      	ldrpl	r3, [r5, #0]
 800a114:	781b      	ldrbpl	r3, [r3, #0]
 800a116:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a11a:	682a      	ldr	r2, [r5, #0]
 800a11c:	686b      	ldr	r3, [r5, #4]
 800a11e:	3201      	adds	r2, #1
 800a120:	602a      	str	r2, [r5, #0]
 800a122:	68a2      	ldr	r2, [r4, #8]
 800a124:	3b01      	subs	r3, #1
 800a126:	3a01      	subs	r2, #1
 800a128:	606b      	str	r3, [r5, #4]
 800a12a:	3701      	adds	r7, #1
 800a12c:	60a2      	str	r2, [r4, #8]
 800a12e:	b142      	cbz	r2, 800a142 <_scanf_chars+0x8e>
 800a130:	2b00      	cmp	r3, #0
 800a132:	dcd7      	bgt.n	800a0e4 <_scanf_chars+0x30>
 800a134:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a138:	4629      	mov	r1, r5
 800a13a:	4640      	mov	r0, r8
 800a13c:	4798      	blx	r3
 800a13e:	2800      	cmp	r0, #0
 800a140:	d0d0      	beq.n	800a0e4 <_scanf_chars+0x30>
 800a142:	6823      	ldr	r3, [r4, #0]
 800a144:	f013 0310 	ands.w	r3, r3, #16
 800a148:	d105      	bne.n	800a156 <_scanf_chars+0xa2>
 800a14a:	68e2      	ldr	r2, [r4, #12]
 800a14c:	3201      	adds	r2, #1
 800a14e:	60e2      	str	r2, [r4, #12]
 800a150:	69a2      	ldr	r2, [r4, #24]
 800a152:	b102      	cbz	r2, 800a156 <_scanf_chars+0xa2>
 800a154:	7033      	strb	r3, [r6, #0]
 800a156:	6923      	ldr	r3, [r4, #16]
 800a158:	441f      	add	r7, r3
 800a15a:	6127      	str	r7, [r4, #16]
 800a15c:	2000      	movs	r0, #0
 800a15e:	e7cb      	b.n	800a0f8 <_scanf_chars+0x44>
 800a160:	0800a95d 	.word	0x0800a95d

0800a164 <_scanf_i>:
 800a164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a168:	4698      	mov	r8, r3
 800a16a:	4b74      	ldr	r3, [pc, #464]	; (800a33c <_scanf_i+0x1d8>)
 800a16c:	460c      	mov	r4, r1
 800a16e:	4682      	mov	sl, r0
 800a170:	4616      	mov	r6, r2
 800a172:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a176:	b087      	sub	sp, #28
 800a178:	ab03      	add	r3, sp, #12
 800a17a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a17e:	4b70      	ldr	r3, [pc, #448]	; (800a340 <_scanf_i+0x1dc>)
 800a180:	69a1      	ldr	r1, [r4, #24]
 800a182:	4a70      	ldr	r2, [pc, #448]	; (800a344 <_scanf_i+0x1e0>)
 800a184:	2903      	cmp	r1, #3
 800a186:	bf18      	it	ne
 800a188:	461a      	movne	r2, r3
 800a18a:	68a3      	ldr	r3, [r4, #8]
 800a18c:	9201      	str	r2, [sp, #4]
 800a18e:	1e5a      	subs	r2, r3, #1
 800a190:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a194:	bf88      	it	hi
 800a196:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a19a:	4627      	mov	r7, r4
 800a19c:	bf82      	ittt	hi
 800a19e:	eb03 0905 	addhi.w	r9, r3, r5
 800a1a2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a1a6:	60a3      	strhi	r3, [r4, #8]
 800a1a8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a1ac:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a1b0:	bf98      	it	ls
 800a1b2:	f04f 0900 	movls.w	r9, #0
 800a1b6:	6023      	str	r3, [r4, #0]
 800a1b8:	463d      	mov	r5, r7
 800a1ba:	f04f 0b00 	mov.w	fp, #0
 800a1be:	6831      	ldr	r1, [r6, #0]
 800a1c0:	ab03      	add	r3, sp, #12
 800a1c2:	7809      	ldrb	r1, [r1, #0]
 800a1c4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	f7f5 fff1 	bl	80001b0 <memchr>
 800a1ce:	b328      	cbz	r0, 800a21c <_scanf_i+0xb8>
 800a1d0:	f1bb 0f01 	cmp.w	fp, #1
 800a1d4:	d159      	bne.n	800a28a <_scanf_i+0x126>
 800a1d6:	6862      	ldr	r2, [r4, #4]
 800a1d8:	b92a      	cbnz	r2, 800a1e6 <_scanf_i+0x82>
 800a1da:	6822      	ldr	r2, [r4, #0]
 800a1dc:	2308      	movs	r3, #8
 800a1de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a1e2:	6063      	str	r3, [r4, #4]
 800a1e4:	6022      	str	r2, [r4, #0]
 800a1e6:	6822      	ldr	r2, [r4, #0]
 800a1e8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a1ec:	6022      	str	r2, [r4, #0]
 800a1ee:	68a2      	ldr	r2, [r4, #8]
 800a1f0:	1e51      	subs	r1, r2, #1
 800a1f2:	60a1      	str	r1, [r4, #8]
 800a1f4:	b192      	cbz	r2, 800a21c <_scanf_i+0xb8>
 800a1f6:	6832      	ldr	r2, [r6, #0]
 800a1f8:	1c51      	adds	r1, r2, #1
 800a1fa:	6031      	str	r1, [r6, #0]
 800a1fc:	7812      	ldrb	r2, [r2, #0]
 800a1fe:	f805 2b01 	strb.w	r2, [r5], #1
 800a202:	6872      	ldr	r2, [r6, #4]
 800a204:	3a01      	subs	r2, #1
 800a206:	2a00      	cmp	r2, #0
 800a208:	6072      	str	r2, [r6, #4]
 800a20a:	dc07      	bgt.n	800a21c <_scanf_i+0xb8>
 800a20c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a210:	4631      	mov	r1, r6
 800a212:	4650      	mov	r0, sl
 800a214:	4790      	blx	r2
 800a216:	2800      	cmp	r0, #0
 800a218:	f040 8085 	bne.w	800a326 <_scanf_i+0x1c2>
 800a21c:	f10b 0b01 	add.w	fp, fp, #1
 800a220:	f1bb 0f03 	cmp.w	fp, #3
 800a224:	d1cb      	bne.n	800a1be <_scanf_i+0x5a>
 800a226:	6863      	ldr	r3, [r4, #4]
 800a228:	b90b      	cbnz	r3, 800a22e <_scanf_i+0xca>
 800a22a:	230a      	movs	r3, #10
 800a22c:	6063      	str	r3, [r4, #4]
 800a22e:	6863      	ldr	r3, [r4, #4]
 800a230:	4945      	ldr	r1, [pc, #276]	; (800a348 <_scanf_i+0x1e4>)
 800a232:	6960      	ldr	r0, [r4, #20]
 800a234:	1ac9      	subs	r1, r1, r3
 800a236:	f000 f889 	bl	800a34c <__sccl>
 800a23a:	f04f 0b00 	mov.w	fp, #0
 800a23e:	68a3      	ldr	r3, [r4, #8]
 800a240:	6822      	ldr	r2, [r4, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d03d      	beq.n	800a2c2 <_scanf_i+0x15e>
 800a246:	6831      	ldr	r1, [r6, #0]
 800a248:	6960      	ldr	r0, [r4, #20]
 800a24a:	f891 c000 	ldrb.w	ip, [r1]
 800a24e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a252:	2800      	cmp	r0, #0
 800a254:	d035      	beq.n	800a2c2 <_scanf_i+0x15e>
 800a256:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a25a:	d124      	bne.n	800a2a6 <_scanf_i+0x142>
 800a25c:	0510      	lsls	r0, r2, #20
 800a25e:	d522      	bpl.n	800a2a6 <_scanf_i+0x142>
 800a260:	f10b 0b01 	add.w	fp, fp, #1
 800a264:	f1b9 0f00 	cmp.w	r9, #0
 800a268:	d003      	beq.n	800a272 <_scanf_i+0x10e>
 800a26a:	3301      	adds	r3, #1
 800a26c:	f109 39ff 	add.w	r9, r9, #4294967295
 800a270:	60a3      	str	r3, [r4, #8]
 800a272:	6873      	ldr	r3, [r6, #4]
 800a274:	3b01      	subs	r3, #1
 800a276:	2b00      	cmp	r3, #0
 800a278:	6073      	str	r3, [r6, #4]
 800a27a:	dd1b      	ble.n	800a2b4 <_scanf_i+0x150>
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	3301      	adds	r3, #1
 800a280:	6033      	str	r3, [r6, #0]
 800a282:	68a3      	ldr	r3, [r4, #8]
 800a284:	3b01      	subs	r3, #1
 800a286:	60a3      	str	r3, [r4, #8]
 800a288:	e7d9      	b.n	800a23e <_scanf_i+0xda>
 800a28a:	f1bb 0f02 	cmp.w	fp, #2
 800a28e:	d1ae      	bne.n	800a1ee <_scanf_i+0x8a>
 800a290:	6822      	ldr	r2, [r4, #0]
 800a292:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a296:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a29a:	d1bf      	bne.n	800a21c <_scanf_i+0xb8>
 800a29c:	2310      	movs	r3, #16
 800a29e:	6063      	str	r3, [r4, #4]
 800a2a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a2a4:	e7a2      	b.n	800a1ec <_scanf_i+0x88>
 800a2a6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a2aa:	6022      	str	r2, [r4, #0]
 800a2ac:	780b      	ldrb	r3, [r1, #0]
 800a2ae:	f805 3b01 	strb.w	r3, [r5], #1
 800a2b2:	e7de      	b.n	800a272 <_scanf_i+0x10e>
 800a2b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a2b8:	4631      	mov	r1, r6
 800a2ba:	4650      	mov	r0, sl
 800a2bc:	4798      	blx	r3
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d0df      	beq.n	800a282 <_scanf_i+0x11e>
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	05d9      	lsls	r1, r3, #23
 800a2c6:	d50d      	bpl.n	800a2e4 <_scanf_i+0x180>
 800a2c8:	42bd      	cmp	r5, r7
 800a2ca:	d909      	bls.n	800a2e0 <_scanf_i+0x17c>
 800a2cc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a2d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	4650      	mov	r0, sl
 800a2d8:	4798      	blx	r3
 800a2da:	f105 39ff 	add.w	r9, r5, #4294967295
 800a2de:	464d      	mov	r5, r9
 800a2e0:	42bd      	cmp	r5, r7
 800a2e2:	d028      	beq.n	800a336 <_scanf_i+0x1d2>
 800a2e4:	6822      	ldr	r2, [r4, #0]
 800a2e6:	f012 0210 	ands.w	r2, r2, #16
 800a2ea:	d113      	bne.n	800a314 <_scanf_i+0x1b0>
 800a2ec:	702a      	strb	r2, [r5, #0]
 800a2ee:	6863      	ldr	r3, [r4, #4]
 800a2f0:	9e01      	ldr	r6, [sp, #4]
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	4650      	mov	r0, sl
 800a2f6:	47b0      	blx	r6
 800a2f8:	f8d8 3000 	ldr.w	r3, [r8]
 800a2fc:	6821      	ldr	r1, [r4, #0]
 800a2fe:	1d1a      	adds	r2, r3, #4
 800a300:	f8c8 2000 	str.w	r2, [r8]
 800a304:	f011 0f20 	tst.w	r1, #32
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	d00f      	beq.n	800a32c <_scanf_i+0x1c8>
 800a30c:	6018      	str	r0, [r3, #0]
 800a30e:	68e3      	ldr	r3, [r4, #12]
 800a310:	3301      	adds	r3, #1
 800a312:	60e3      	str	r3, [r4, #12]
 800a314:	1bed      	subs	r5, r5, r7
 800a316:	44ab      	add	fp, r5
 800a318:	6925      	ldr	r5, [r4, #16]
 800a31a:	445d      	add	r5, fp
 800a31c:	6125      	str	r5, [r4, #16]
 800a31e:	2000      	movs	r0, #0
 800a320:	b007      	add	sp, #28
 800a322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a326:	f04f 0b00 	mov.w	fp, #0
 800a32a:	e7ca      	b.n	800a2c2 <_scanf_i+0x15e>
 800a32c:	07ca      	lsls	r2, r1, #31
 800a32e:	bf4c      	ite	mi
 800a330:	8018      	strhmi	r0, [r3, #0]
 800a332:	6018      	strpl	r0, [r3, #0]
 800a334:	e7eb      	b.n	800a30e <_scanf_i+0x1aa>
 800a336:	2001      	movs	r0, #1
 800a338:	e7f2      	b.n	800a320 <_scanf_i+0x1bc>
 800a33a:	bf00      	nop
 800a33c:	0800a610 	.word	0x0800a610
 800a340:	08009c7d 	.word	0x08009c7d
 800a344:	0800a4c9 	.word	0x0800a4c9
 800a348:	0800aa7a 	.word	0x0800aa7a

0800a34c <__sccl>:
 800a34c:	b570      	push	{r4, r5, r6, lr}
 800a34e:	780b      	ldrb	r3, [r1, #0]
 800a350:	4604      	mov	r4, r0
 800a352:	2b5e      	cmp	r3, #94	; 0x5e
 800a354:	bf0b      	itete	eq
 800a356:	784b      	ldrbeq	r3, [r1, #1]
 800a358:	1c48      	addne	r0, r1, #1
 800a35a:	1c88      	addeq	r0, r1, #2
 800a35c:	2200      	movne	r2, #0
 800a35e:	bf08      	it	eq
 800a360:	2201      	moveq	r2, #1
 800a362:	1e61      	subs	r1, r4, #1
 800a364:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a368:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a36c:	42a9      	cmp	r1, r5
 800a36e:	d1fb      	bne.n	800a368 <__sccl+0x1c>
 800a370:	b90b      	cbnz	r3, 800a376 <__sccl+0x2a>
 800a372:	3801      	subs	r0, #1
 800a374:	bd70      	pop	{r4, r5, r6, pc}
 800a376:	f082 0101 	eor.w	r1, r2, #1
 800a37a:	54e1      	strb	r1, [r4, r3]
 800a37c:	1c42      	adds	r2, r0, #1
 800a37e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800a382:	2d2d      	cmp	r5, #45	; 0x2d
 800a384:	f102 36ff 	add.w	r6, r2, #4294967295
 800a388:	4610      	mov	r0, r2
 800a38a:	d006      	beq.n	800a39a <__sccl+0x4e>
 800a38c:	2d5d      	cmp	r5, #93	; 0x5d
 800a38e:	d0f1      	beq.n	800a374 <__sccl+0x28>
 800a390:	b90d      	cbnz	r5, 800a396 <__sccl+0x4a>
 800a392:	4630      	mov	r0, r6
 800a394:	e7ee      	b.n	800a374 <__sccl+0x28>
 800a396:	462b      	mov	r3, r5
 800a398:	e7ef      	b.n	800a37a <__sccl+0x2e>
 800a39a:	7816      	ldrb	r6, [r2, #0]
 800a39c:	2e5d      	cmp	r6, #93	; 0x5d
 800a39e:	d0fa      	beq.n	800a396 <__sccl+0x4a>
 800a3a0:	42b3      	cmp	r3, r6
 800a3a2:	dcf8      	bgt.n	800a396 <__sccl+0x4a>
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	4286      	cmp	r6, r0
 800a3aa:	5421      	strb	r1, [r4, r0]
 800a3ac:	dcfb      	bgt.n	800a3a6 <__sccl+0x5a>
 800a3ae:	43d8      	mvns	r0, r3
 800a3b0:	4430      	add	r0, r6
 800a3b2:	1c5d      	adds	r5, r3, #1
 800a3b4:	42b3      	cmp	r3, r6
 800a3b6:	bfa8      	it	ge
 800a3b8:	2000      	movge	r0, #0
 800a3ba:	182b      	adds	r3, r5, r0
 800a3bc:	3202      	adds	r2, #2
 800a3be:	e7de      	b.n	800a37e <__sccl+0x32>

0800a3c0 <_strtol_l.isra.0>:
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c6:	d001      	beq.n	800a3cc <_strtol_l.isra.0+0xc>
 800a3c8:	2b24      	cmp	r3, #36	; 0x24
 800a3ca:	d906      	bls.n	800a3da <_strtol_l.isra.0+0x1a>
 800a3cc:	f000 f8b8 	bl	800a540 <__errno>
 800a3d0:	2316      	movs	r3, #22
 800a3d2:	6003      	str	r3, [r0, #0]
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3da:	4f3a      	ldr	r7, [pc, #232]	; (800a4c4 <_strtol_l.isra.0+0x104>)
 800a3dc:	468e      	mov	lr, r1
 800a3de:	4676      	mov	r6, lr
 800a3e0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a3e4:	5de5      	ldrb	r5, [r4, r7]
 800a3e6:	f015 0508 	ands.w	r5, r5, #8
 800a3ea:	d1f8      	bne.n	800a3de <_strtol_l.isra.0+0x1e>
 800a3ec:	2c2d      	cmp	r4, #45	; 0x2d
 800a3ee:	d134      	bne.n	800a45a <_strtol_l.isra.0+0x9a>
 800a3f0:	f89e 4000 	ldrb.w	r4, [lr]
 800a3f4:	f04f 0801 	mov.w	r8, #1
 800a3f8:	f106 0e02 	add.w	lr, r6, #2
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d05c      	beq.n	800a4ba <_strtol_l.isra.0+0xfa>
 800a400:	2b10      	cmp	r3, #16
 800a402:	d10c      	bne.n	800a41e <_strtol_l.isra.0+0x5e>
 800a404:	2c30      	cmp	r4, #48	; 0x30
 800a406:	d10a      	bne.n	800a41e <_strtol_l.isra.0+0x5e>
 800a408:	f89e 4000 	ldrb.w	r4, [lr]
 800a40c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a410:	2c58      	cmp	r4, #88	; 0x58
 800a412:	d14d      	bne.n	800a4b0 <_strtol_l.isra.0+0xf0>
 800a414:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a418:	2310      	movs	r3, #16
 800a41a:	f10e 0e02 	add.w	lr, lr, #2
 800a41e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a422:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a426:	2600      	movs	r6, #0
 800a428:	fbbc f9f3 	udiv	r9, ip, r3
 800a42c:	4635      	mov	r5, r6
 800a42e:	fb03 ca19 	mls	sl, r3, r9, ip
 800a432:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a436:	2f09      	cmp	r7, #9
 800a438:	d818      	bhi.n	800a46c <_strtol_l.isra.0+0xac>
 800a43a:	463c      	mov	r4, r7
 800a43c:	42a3      	cmp	r3, r4
 800a43e:	dd24      	ble.n	800a48a <_strtol_l.isra.0+0xca>
 800a440:	2e00      	cmp	r6, #0
 800a442:	db1f      	blt.n	800a484 <_strtol_l.isra.0+0xc4>
 800a444:	45a9      	cmp	r9, r5
 800a446:	d31d      	bcc.n	800a484 <_strtol_l.isra.0+0xc4>
 800a448:	d101      	bne.n	800a44e <_strtol_l.isra.0+0x8e>
 800a44a:	45a2      	cmp	sl, r4
 800a44c:	db1a      	blt.n	800a484 <_strtol_l.isra.0+0xc4>
 800a44e:	fb05 4503 	mla	r5, r5, r3, r4
 800a452:	2601      	movs	r6, #1
 800a454:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a458:	e7eb      	b.n	800a432 <_strtol_l.isra.0+0x72>
 800a45a:	2c2b      	cmp	r4, #43	; 0x2b
 800a45c:	bf08      	it	eq
 800a45e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a462:	46a8      	mov	r8, r5
 800a464:	bf08      	it	eq
 800a466:	f106 0e02 	addeq.w	lr, r6, #2
 800a46a:	e7c7      	b.n	800a3fc <_strtol_l.isra.0+0x3c>
 800a46c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a470:	2f19      	cmp	r7, #25
 800a472:	d801      	bhi.n	800a478 <_strtol_l.isra.0+0xb8>
 800a474:	3c37      	subs	r4, #55	; 0x37
 800a476:	e7e1      	b.n	800a43c <_strtol_l.isra.0+0x7c>
 800a478:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a47c:	2f19      	cmp	r7, #25
 800a47e:	d804      	bhi.n	800a48a <_strtol_l.isra.0+0xca>
 800a480:	3c57      	subs	r4, #87	; 0x57
 800a482:	e7db      	b.n	800a43c <_strtol_l.isra.0+0x7c>
 800a484:	f04f 36ff 	mov.w	r6, #4294967295
 800a488:	e7e4      	b.n	800a454 <_strtol_l.isra.0+0x94>
 800a48a:	2e00      	cmp	r6, #0
 800a48c:	da05      	bge.n	800a49a <_strtol_l.isra.0+0xda>
 800a48e:	2322      	movs	r3, #34	; 0x22
 800a490:	6003      	str	r3, [r0, #0]
 800a492:	4665      	mov	r5, ip
 800a494:	b942      	cbnz	r2, 800a4a8 <_strtol_l.isra.0+0xe8>
 800a496:	4628      	mov	r0, r5
 800a498:	e79d      	b.n	800a3d6 <_strtol_l.isra.0+0x16>
 800a49a:	f1b8 0f00 	cmp.w	r8, #0
 800a49e:	d000      	beq.n	800a4a2 <_strtol_l.isra.0+0xe2>
 800a4a0:	426d      	negs	r5, r5
 800a4a2:	2a00      	cmp	r2, #0
 800a4a4:	d0f7      	beq.n	800a496 <_strtol_l.isra.0+0xd6>
 800a4a6:	b10e      	cbz	r6, 800a4ac <_strtol_l.isra.0+0xec>
 800a4a8:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a4ac:	6011      	str	r1, [r2, #0]
 800a4ae:	e7f2      	b.n	800a496 <_strtol_l.isra.0+0xd6>
 800a4b0:	2430      	movs	r4, #48	; 0x30
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1b3      	bne.n	800a41e <_strtol_l.isra.0+0x5e>
 800a4b6:	2308      	movs	r3, #8
 800a4b8:	e7b1      	b.n	800a41e <_strtol_l.isra.0+0x5e>
 800a4ba:	2c30      	cmp	r4, #48	; 0x30
 800a4bc:	d0a4      	beq.n	800a408 <_strtol_l.isra.0+0x48>
 800a4be:	230a      	movs	r3, #10
 800a4c0:	e7ad      	b.n	800a41e <_strtol_l.isra.0+0x5e>
 800a4c2:	bf00      	nop
 800a4c4:	0800a95d 	.word	0x0800a95d

0800a4c8 <_strtol_r>:
 800a4c8:	f7ff bf7a 	b.w	800a3c0 <_strtol_l.isra.0>

0800a4cc <__submore>:
 800a4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a4d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4d8:	4299      	cmp	r1, r3
 800a4da:	d11d      	bne.n	800a518 <__submore+0x4c>
 800a4dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a4e0:	f7ff fa9e 	bl	8009a20 <_malloc_r>
 800a4e4:	b918      	cbnz	r0, 800a4ee <__submore+0x22>
 800a4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4f2:	63a3      	str	r3, [r4, #56]	; 0x38
 800a4f4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a4f8:	6360      	str	r0, [r4, #52]	; 0x34
 800a4fa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a4fe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a502:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a506:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a50a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a50e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a512:	6020      	str	r0, [r4, #0]
 800a514:	2000      	movs	r0, #0
 800a516:	e7e8      	b.n	800a4ea <__submore+0x1e>
 800a518:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a51a:	0077      	lsls	r7, r6, #1
 800a51c:	463a      	mov	r2, r7
 800a51e:	f7ff fbd1 	bl	8009cc4 <_realloc_r>
 800a522:	4605      	mov	r5, r0
 800a524:	2800      	cmp	r0, #0
 800a526:	d0de      	beq.n	800a4e6 <__submore+0x1a>
 800a528:	eb00 0806 	add.w	r8, r0, r6
 800a52c:	4601      	mov	r1, r0
 800a52e:	4632      	mov	r2, r6
 800a530:	4640      	mov	r0, r8
 800a532:	f7fe fcf5 	bl	8008f20 <memcpy>
 800a536:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a53a:	f8c4 8000 	str.w	r8, [r4]
 800a53e:	e7e9      	b.n	800a514 <__submore+0x48>

0800a540 <__errno>:
 800a540:	4b01      	ldr	r3, [pc, #4]	; (800a548 <__errno+0x8>)
 800a542:	6818      	ldr	r0, [r3, #0]
 800a544:	4770      	bx	lr
 800a546:	bf00      	nop
 800a548:	20000044 	.word	0x20000044

0800a54c <_malloc_usable_size_r>:
 800a54c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a550:	1f18      	subs	r0, r3, #4
 800a552:	2b00      	cmp	r3, #0
 800a554:	bfbc      	itt	lt
 800a556:	580b      	ldrlt	r3, [r1, r0]
 800a558:	18c0      	addlt	r0, r0, r3
 800a55a:	4770      	bx	lr

0800a55c <_sbrk>:
 800a55c:	4b04      	ldr	r3, [pc, #16]	; (800a570 <_sbrk+0x14>)
 800a55e:	6819      	ldr	r1, [r3, #0]
 800a560:	4602      	mov	r2, r0
 800a562:	b909      	cbnz	r1, 800a568 <_sbrk+0xc>
 800a564:	4903      	ldr	r1, [pc, #12]	; (800a574 <_sbrk+0x18>)
 800a566:	6019      	str	r1, [r3, #0]
 800a568:	6818      	ldr	r0, [r3, #0]
 800a56a:	4402      	add	r2, r0
 800a56c:	601a      	str	r2, [r3, #0]
 800a56e:	4770      	bx	lr
 800a570:	20000410 	.word	0x20000410
 800a574:	20000718 	.word	0x20000718

0800a578 <_init>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	bf00      	nop
 800a57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57e:	bc08      	pop	{r3}
 800a580:	469e      	mov	lr, r3
 800a582:	4770      	bx	lr

0800a584 <_fini>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	bf00      	nop
 800a588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a58a:	bc08      	pop	{r3}
 800a58c:	469e      	mov	lr, r3
 800a58e:	4770      	bx	lr
