Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Sep  5 17:31:29 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt E155_Lab1_impl_1.twr E155_Lab1_impl_1.udb -gui -msgset C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 64.2857%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
clK_div/counter_8_9__i1/SR              |           No arrival time
{clK_div/counter_8_9__i2/SR   clK_div/counter_8_9__i3/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
nreset                                  |                     input
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 3 End Points           |    Slack    
-------------------------------------------------------
clK_div/counter_8_9__i3/D                |   36.302 ns 
clK_div/counter_8_9__i2/D                |   36.579 ns 
clK_div/counter_8_9__i1/D                |   37.583 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clK_div/counter_8_9__i1/Q  (SLICE_R9C31A)
Path End         : clK_div/counter_8_9__i3/D  (SLICE_R9C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 36.301 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  3       
clK_div/int_osc                                              NET DELAY               5.499                  5.499  3       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clK_div/counter_8_9__i1/CK->clK_div/counter_8_9__i1/Q
                                          SLICE_R9C31A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clK_div/n3                                                   NET DELAY               2.022                  8.909  1       
clK_div/counter_8_9_add_4_1/C1->clK_div/counter_8_9_add_4_1/CO1
                                          SLICE_R9C31A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clK_div/n11                                                  NET DELAY               0.000                  9.252  2       
clK_div/counter_8_9_add_4_3/CI0->clK_div/counter_8_9_add_4_3/CO0
                                          SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clK_div/n66                                                  NET DELAY               0.661                 10.190  2       
clK_div/counter_8_9_add_4_3/D1->clK_div/counter_8_9_add_4_3/S1
                                          SLICE_R9C31B       D1_TO_F1_DELAY          0.476                 10.666  1       
clK_div/n17[2]                                               NET DELAY               0.000                 10.666  1       
clK_div/counter_8_9__i3/D                                    ENDPOINT                0.000                 10.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  3       
clK_div/int_osc                                              NET DELAY               5.499                 47.165  3       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(10.665)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       36.301  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clK_div/counter_8_9__i1/Q  (SLICE_R9C31A)
Path End         : clK_div/counter_8_9__i2/D  (SLICE_R9C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 54.9% (route), 45.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 36.578 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                  0.000  3       
clK_div/int_osc                                              NET DELAY             5.499                  5.499  3       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN             0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
clK_div/counter_8_9__i1/CK->clK_div/counter_8_9__i1/Q
                                          SLICE_R9C31A       CLK_TO_Q1_DELAY       1.388                  6.887  1       
clK_div/n3                                                   NET DELAY             2.022                  8.909  1       
clK_div/counter_8_9_add_4_1/C1->clK_div/counter_8_9_add_4_1/CO1
                                          SLICE_R9C31A       C1_TO_COUT1_DELAY     0.343                  9.252  2       
clK_div/n11                                                  NET DELAY             0.661                  9.913  2       
clK_div/counter_8_9_add_4_3/D0->clK_div/counter_8_9_add_4_3/S0
                                          SLICE_R9C31B       D0_TO_F0_DELAY        0.476                 10.389  1       
clK_div/n17[1]                                               NET DELAY             0.000                 10.389  1       
clK_div/counter_8_9__i2/D                                    ENDPOINT              0.000                 10.389  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
                                                             CONSTRAINT            0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                 41.666  3       
clK_div/int_osc                                              NET DELAY             5.499                 47.165  3       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN             0.000                 47.165  1       
                                                             Uncertainty        -(0.000)                 47.165  
                                                             Setup time         -(0.198)                 46.967  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Required Time                                                                                            46.967  
Arrival Time                                                                                          -(10.388)  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     36.578  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clK_div/counter_8_9__i1/Q  (SLICE_R9C31A)
Path End         : clK_div/counter_8_9__i1/D  (SLICE_R9C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 37.582 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  3       
clK_div/int_osc                                              NET DELAY           5.499                  5.499  3       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clK_div/counter_8_9__i1/CK->clK_div/counter_8_9__i1/Q
                                          SLICE_R9C31A       CLK_TO_Q1_DELAY     1.388                  6.887  1       
clK_div/n3                                                   NET DELAY           2.022                  8.909  1       
clK_div/counter_8_9_add_4_1/C1->clK_div/counter_8_9_add_4_1/S1
                                          SLICE_R9C31A       C1_TO_F1_DELAY      0.476                  9.385  1       
clK_div/n17[0]                                               NET DELAY           0.000                  9.385  1       
clK_div/counter_8_9__i1/D                                    ENDPOINT            0.000                  9.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  3       
clK_div/int_osc                                              NET DELAY           5.499                 47.165  3       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                         -(9.384)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   37.582  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 3 End Points           |    Slack    
-------------------------------------------------------
clK_div/counter_8_9__i2/D                |    1.913 ns 
clK_div/counter_8_9__i3/D                |    1.913 ns 
clK_div/counter_8_9__i1/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clK_div/counter_8_9__i2/Q  (SLICE_R9C31B)
Path End         : clK_div/counter_8_9__i2/D  (SLICE_R9C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clK_div/counter_8_9__i2/CK->clK_div/counter_8_9__i2/Q
                                          SLICE_R9C31B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
clK_div/n2                                                   NET DELAY        0.882                  4.745  1       
clK_div/counter_8_9_add_4_3/C0->clK_div/counter_8_9_add_4_3/S0
                                          SLICE_R9C31B       C0_TO_F0_DELAY   0.252                  4.997  1       
clK_div/n17[1]                                               NET DELAY        0.000                  4.997  1       
clK_div/counter_8_9__i2/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clK_div/counter_8_9__i3/Q  (SLICE_R9C31B)
Path End         : clK_div/counter_8_9__i3/D  (SLICE_R9C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clK_div/counter_8_9__i3/CK->clK_div/counter_8_9__i3/Q
                                          SLICE_R9C31B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clK_div/led_c                                                NET DELAY        0.882                  4.745  2       
clK_div/counter_8_9_add_4_3/C1->clK_div/counter_8_9_add_4_3/S1
                                          SLICE_R9C31B       C1_TO_F1_DELAY   0.252                  4.997  1       
clK_div/n17[2]                                               NET DELAY        0.000                  4.997  1       
clK_div/counter_8_9__i3/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
{clK_div/counter_8_9__i2/CK   clK_div/counter_8_9__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clK_div/counter_8_9__i1/Q  (SLICE_R9C31A)
Path End         : clK_div/counter_8_9__i1/D  (SLICE_R9C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clK_div/counter_8_9__i1/CK->clK_div/counter_8_9__i1/Q
                                          SLICE_R9C31A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
clK_div/n3                                                   NET DELAY        0.882                  4.745  1       
clK_div/counter_8_9_add_4_1/C1->clK_div/counter_8_9_add_4_1/S1
                                          SLICE_R9C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
clK_div/n17[0]                                               NET DELAY        0.000                  4.997  1       
clK_div/counter_8_9__i1/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  4       
clK_div/int_osc                                              NET DELAY        3.084                  3.084  4       
clK_div/counter_8_9__i1/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



