<stg><name>bn</name>


<trans_list>

<trans id="278" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="53" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)

]]></Node>
<StgValue><ssdm name="out_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %moving_variance_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_variance_V)

]]></Node>
<StgValue><ssdm name="moving_variance_V_re"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %moving_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_mean_V)

]]></Node>
<StgValue><ssdm name="moving_mean_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)

]]></Node>
<StgValue><ssdm name="gamma_V_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)

]]></Node>
<StgValue><ssdm name="beta_V_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %out_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="out_V1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="31">
<![CDATA[
:7  %empty = zext i31 %out_V1 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:8  %OUT_addr = getelementptr i16* %OUT_r, i64 %empty

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %moving_variance_V9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %moving_variance_V_re, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="moving_variance_V9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
:10  %empty_26 = zext i31 %moving_variance_V9 to i64

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:11  %M_V_addr = getelementptr i16* %M_V, i64 %empty_26

]]></Node>
<StgValue><ssdm name="M_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %moving_mean_V7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %moving_mean_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="moving_mean_V7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="31">
<![CDATA[
:13  %empty_27 = zext i31 %moving_mean_V7 to i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:14  %M_M_addr = getelementptr i16* %M_M, i64 %empty_27

]]></Node>
<StgValue><ssdm name="M_M_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %gamma_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %gamma_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="gamma_V5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="31">
<![CDATA[
:16  %empty_28 = zext i31 %gamma_V5 to i64

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:17  %GAMMA_addr = getelementptr i16* %GAMMA, i64 %empty_28

]]></Node>
<StgValue><ssdm name="GAMMA_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %beta_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="beta_V3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="31">
<![CDATA[
:19  %empty_29 = zext i31 %beta_V3 to i64

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:20  %BETA_addr = getelementptr i16* %BETA, i64 %empty_29

]]></Node>
<StgValue><ssdm name="BETA_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="in_V1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="31">
<![CDATA[
:22  %empty_30 = zext i31 %in_V1 to i64

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:23  %IN_addr = getelementptr i16* %IN_r, i64 %empty_30

]]></Node>
<StgValue><ssdm name="IN_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !223

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i16* %M_V), !map !229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %M_M), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i16* %GAMMA), !map !237

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BETA), !map !241

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @bn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln314"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [3 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln316"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln316"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i16* %BETA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [5 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln317"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln317"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i16* %GAMMA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [6 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln318"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln318"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i16* %M_M, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln319"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_mean_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln319"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i16* %M_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str9, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln320"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_variance_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln320"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln321"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln321"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:49  %OUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 128)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_req"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %1

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i8 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln330 = icmp eq i8 %i_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i = add i8 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln330, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:6  %p_Val2_s = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_V_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:7  %lhs_V = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:8  %ret_V_10 = add nsw i17 1, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:9  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_10, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:10  %p_Val2_10 = add i16 1, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:11  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:12  %xor_ln786 = xor i1 %p_Result_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:13  %underflow = and i1 %p_Result_4, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:14  %xor_ln340_1 = xor i1 %p_Result_4, %p_Result_5

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:15  %xor_ln340 = xor i1 %p_Result_4, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:16  %or_ln340 = or i1 %p_Result_5, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:17  %select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:18  %select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:19  %tmp_num_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="tmp_num_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="164" st_id="17" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:2  %p_Val2_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IN_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:4  %p_Val2_25 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %GAMMA_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:5  %p_Val2_15 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_M_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:21  %lhs_V_1 = sext i16 %p_Val2_12 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:22  %rhs_V = sext i16 %p_Val2_15 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:23  %ret_V = sub i17 %lhs_V_1, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="17">
<![CDATA[
hls_label_0:24  %r_V = sext i17 %ret_V to i33

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="16">
<![CDATA[
hls_label_0:25  %sext_ln1118 = sext i16 %p_Val2_25 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:26  %r_V_3 = mul nsw i33 %sext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:27  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:28  %p_Val2_17 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:30  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:37  %p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %r_V_3, i32 27, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:39  %p_Result_1 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %r_V_3, i32 26, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="181" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:3  %p_Val2_20 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %BETA_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:20  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:29  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 25)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:31  %zext_ln415 = zext i1 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:32  %p_Val2_18 = add i16 %zext_ln415, %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:33  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:34  %xor_ln416 = xor i1 %tmp_36, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:35  %carry_1 = and i1 %p_Result_7, %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:36  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_18, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:38  %Range2_all_ones = icmp eq i6 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:40  %Range1_all_ones = icmp eq i7 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:41  %Range1_all_zeros = icmp eq i7 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:42  %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:43  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:44  %xor_ln779 = xor i1 %tmp_38, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:45  %and_ln779 = and i1 %Range2_all_ones, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:46  %deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:47  %and_ln781 = and i1 %carry_1, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:48  %xor_ln785 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:49  %or_ln785 = or i1 %p_Result_8, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:50  %xor_ln785_1 = xor i1 %p_Result_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:51  %overflow = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:52  %and_ln786 = and i1 %p_Result_8, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:53  %or_ln786_1 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:54  %xor_ln786_1 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:55  %underflow_1 = and i1 %p_Result_6, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:56  %or_ln340_1 = or i1 %underflow_1, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:57  %or_ln340_2 = or i1 %and_ln786, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:58  %or_ln340_3 = or i1 %or_ln340_2, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:59  %select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %p_Val2_18

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:60  %select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_18

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:61  %norm_V = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:62  %lhs_V_2 = sext i16 %norm_V to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:63  %rhs_V_1 = sext i16 %p_Val2_20 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:64  %ret_V_11 = add nsw i17 %lhs_V_2, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_0:65  %t_V = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_11, i10 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="13">
<![CDATA[
hls_label_0:66  %zext_ln1148 = zext i13 %x_sqrt_V to i27

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="31" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="30" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="220" st_id="23" stage="29" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="221" st_id="24" stage="28" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="27" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="223" st_id="26" stage="26" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="224" st_id="27" stage="25" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="24" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="23" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="22" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="228" st_id="31" stage="21" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="229" st_id="32" stage="20" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="230" st_id="33" stage="19" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="231" st_id="34" stage="18" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="232" st_id="35" stage="17" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="233" st_id="36" stage="16" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="234" st_id="37" stage="15" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="235" st_id="38" stage="14" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="236" st_id="39" stage="13" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="237" st_id="40" stage="12" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="238" st_id="41" stage="11" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="239" st_id="42" stage="10" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="240" st_id="43" stage="9" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="241" st_id="44" stage="8" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="242" st_id="45" stage="7" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="243" st_id="46" stage="6" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="244" st_id="47" stage="5" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="245" st_id="48" stage="4" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="246" st_id="49" stage="3" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="247" st_id="50" stage="2" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="248" st_id="51" stage="1" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:67  %r_V_4 = sdiv i27 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="249" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:68  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_4, i32 26)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="250" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="27">
<![CDATA[
hls_label_0:69  %p_Val2_23 = trunc i27 %r_V_4 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="251" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:70  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_4, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="252" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:71  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %r_V_4, i32 16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="253" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:72  %icmp_ln785 = icmp ne i11 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="254" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:73  %or_ln785_1 = or i1 %p_Result_10, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="255" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:74  %xor_ln785_2 = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:75  %overflow_1 = and i1 %or_ln785_1, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:76  %xor_ln786_2 = xor i1 %p_Result_10, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="258" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:77  %icmp_ln786 = icmp ne i11 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="259" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:78  %or_ln786 = or i1 %icmp_ln786, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="260" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:79  %underflow_2 = and i1 %or_ln786, %p_Result_9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="261" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:80  %or_ln340_4 = or i1 %underflow_2, %overflow_1

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="262" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:81  %xor_ln340_2 = xor i1 %underflow_2, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="263" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:82  %or_ln340_5 = or i1 %overflow_1, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="264" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:83  %select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %p_Val2_23

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="265" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:84  %select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_23

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="266" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:85  %tmp_V = select i1 %or_ln340_5, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="267" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="268" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln331"/></StgValue>
</operation>

<operation id="269" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="1">
<![CDATA[
hls_label_0:86  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %tmp_V, i2 -1)

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="270" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:87  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="271" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:88  br label %1

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="272" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="273" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="274" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="275" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="276" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="277" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln344"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
