part=xck26-sfvc784-2LV-c

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=conv_top
syn.file=../src/conv_top.cpp
tb.file=../src/conv_main.cpp
clock=10ns
clock_uncertainty=10%
csim.code_analyzer=1
syn.interface.m_axi_addr64=0
syn.cflags=-I/home/Data/Daten_diverse/xilinx/Vitis_Libraries_2024_1/vision/L1/include
tb.cflags=-I/home/Data/Daten_diverse/xilinx/Vitis_Libraries_2024_1/vision/L1/include