$comment
	File created using the following command:
		vcd file LEGv8_UNI_v0.msim.vcd -direction
$end
$date
	Wed Jun 19 11:43:13 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TopDE_vlg_vec_tst $end
$var reg 1 ! CLOCK_50 $end
$var reg 4 " KEY [3:0] $end
$var reg 10 # SW [9:0] $end
$var wire 1 $ HEX0 [6] $end
$var wire 1 % HEX0 [5] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [3] $end
$var wire 1 ( HEX0 [2] $end
$var wire 1 ) HEX0 [1] $end
$var wire 1 * HEX0 [0] $end
$var wire 1 + HEX1 [6] $end
$var wire 1 , HEX1 [5] $end
$var wire 1 - HEX1 [4] $end
$var wire 1 . HEX1 [3] $end
$var wire 1 / HEX1 [2] $end
$var wire 1 0 HEX1 [1] $end
$var wire 1 1 HEX1 [0] $end
$var wire 1 2 HEX2 [6] $end
$var wire 1 3 HEX2 [5] $end
$var wire 1 4 HEX2 [4] $end
$var wire 1 5 HEX2 [3] $end
$var wire 1 6 HEX2 [2] $end
$var wire 1 7 HEX2 [1] $end
$var wire 1 8 HEX2 [0] $end
$var wire 1 9 HEX3 [6] $end
$var wire 1 : HEX3 [5] $end
$var wire 1 ; HEX3 [4] $end
$var wire 1 < HEX3 [3] $end
$var wire 1 = HEX3 [2] $end
$var wire 1 > HEX3 [1] $end
$var wire 1 ? HEX3 [0] $end
$var wire 1 @ HEX4 [6] $end
$var wire 1 A HEX4 [5] $end
$var wire 1 B HEX4 [4] $end
$var wire 1 C HEX4 [3] $end
$var wire 1 D HEX4 [2] $end
$var wire 1 E HEX4 [1] $end
$var wire 1 F HEX4 [0] $end
$var wire 1 G HEX5 [6] $end
$var wire 1 H HEX5 [5] $end
$var wire 1 I HEX5 [4] $end
$var wire 1 J HEX5 [3] $end
$var wire 1 K HEX5 [2] $end
$var wire 1 L HEX5 [1] $end
$var wire 1 M HEX5 [0] $end
$var wire 1 N HEX6 [6] $end
$var wire 1 O HEX6 [5] $end
$var wire 1 P HEX6 [4] $end
$var wire 1 Q HEX6 [3] $end
$var wire 1 R HEX6 [2] $end
$var wire 1 S HEX6 [1] $end
$var wire 1 T HEX6 [0] $end
$var wire 1 U HEX7 [6] $end
$var wire 1 V HEX7 [5] $end
$var wire 1 W HEX7 [4] $end
$var wire 1 X HEX7 [3] $end
$var wire 1 Y HEX7 [2] $end
$var wire 1 Z HEX7 [1] $end
$var wire 1 [ HEX7 [0] $end
$var wire 1 \ LEDR [9] $end
$var wire 1 ] LEDR [8] $end
$var wire 1 ^ LEDR [7] $end
$var wire 1 _ LEDR [6] $end
$var wire 1 ` LEDR [5] $end
$var wire 1 a LEDR [4] $end
$var wire 1 b LEDR [3] $end
$var wire 1 c LEDR [2] $end
$var wire 1 d LEDR [1] $end
$var wire 1 e LEDR [0] $end

$scope module i1 $end
$var wire 1 f gnd $end
$var wire 1 g vcc $end
$var wire 1 h unknown $end
$var tri1 1 i devclrn $end
$var tri1 1 j devpor $end
$var tri1 1 k devoe $end
$var wire 1 l Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout $end
$var wire 1 m Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout $end
$var wire 1 n Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout $end
$var wire 1 o Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout $end
$var wire 1 p Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout $end
$var wire 1 q Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout $end
$var wire 1 r Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout $end
$var wire 1 s Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout $end
$var wire 1 t Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout $end
$var wire 1 u Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout $end
$var wire 1 v Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout $end
$var wire 1 w Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout $end
$var wire 1 x Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout $end
$var wire 1 y Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout $end
$var wire 1 z Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout $end
$var wire 1 { Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout $end
$var wire 1 | Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout $end
$var wire 1 } Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout $end
$var wire 1 ~ Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout $end
$var wire 1 !! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout $end
$var wire 1 "! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout $end
$var wire 1 #! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout $end
$var wire 1 $! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout $end
$var wire 1 %! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout $end
$var wire 1 &! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout $end
$var wire 1 '! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout $end
$var wire 1 (! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout $end
$var wire 1 )! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout $end
$var wire 1 *! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout $end
$var wire 1 +! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout $end
$var wire 1 ,! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout $end
$var wire 1 -! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout $end
$var wire 1 .! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout $end
$var wire 1 /! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout $end
$var wire 1 0! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout $end
$var wire 1 1! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout $end
$var wire 1 2! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout $end
$var wire 1 3! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout $end
$var wire 1 4! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout $end
$var wire 1 5! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout $end
$var wire 1 6! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout $end
$var wire 1 7! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout $end
$var wire 1 8! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout $end
$var wire 1 9! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout $end
$var wire 1 :! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout $end
$var wire 1 ;! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout $end
$var wire 1 <! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout $end
$var wire 1 =! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout $end
$var wire 1 >! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout $end
$var wire 1 ?! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout $end
$var wire 1 @! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout $end
$var wire 1 A! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout $end
$var wire 1 B! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout $end
$var wire 1 C! Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout $end
$var wire 1 D! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout $end
$var wire 1 E! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout $end
$var wire 1 F! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout $end
$var wire 1 G! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout $end
$var wire 1 H! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout $end
$var wire 1 I! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout $end
$var wire 1 J! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout $end
$var wire 1 K! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout $end
$var wire 1 L! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout $end
$var wire 1 M! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout $end
$var wire 1 N! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout $end
$var wire 1 O! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout $end
$var wire 1 P! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout $end
$var wire 1 Q! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout $end
$var wire 1 R! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout $end
$var wire 1 S! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout $end
$var wire 1 T! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout $end
$var wire 1 U! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout $end
$var wire 1 V! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout $end
$var wire 1 W! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout $end
$var wire 1 X! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout $end
$var wire 1 Y! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout $end
$var wire 1 Z! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout $end
$var wire 1 [! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout $end
$var wire 1 \! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout $end
$var wire 1 ]! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout $end
$var wire 1 ^! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout $end
$var wire 1 _! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout $end
$var wire 1 `! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout $end
$var wire 1 a! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout $end
$var wire 1 b! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout $end
$var wire 1 c! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout $end
$var wire 1 d! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout $end
$var wire 1 e! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout $end
$var wire 1 f! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout $end
$var wire 1 g! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout $end
$var wire 1 h! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout $end
$var wire 1 i! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout $end
$var wire 1 j! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout $end
$var wire 1 k! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout $end
$var wire 1 l! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout $end
$var wire 1 m! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout $end
$var wire 1 n! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout $end
$var wire 1 o! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout $end
$var wire 1 p! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout $end
$var wire 1 q! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout $end
$var wire 1 r! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout $end
$var wire 1 s! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout $end
$var wire 1 t! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout $end
$var wire 1 u! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout $end
$var wire 1 v! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout $end
$var wire 1 w! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout $end
$var wire 1 x! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout $end
$var wire 1 y! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout $end
$var wire 1 z! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout $end
$var wire 1 {! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout $end
$var wire 1 |! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout $end
$var wire 1 }! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout $end
$var wire 1 ~! Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout $end
$var wire 1 !" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout $end
$var wire 1 "" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout $end
$var wire 1 #" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout $end
$var wire 1 $" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout $end
$var wire 1 %" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout $end
$var wire 1 &" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout $end
$var wire 1 '" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout $end
$var wire 1 (" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout $end
$var wire 1 )" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout $end
$var wire 1 *" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout $end
$var wire 1 +" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout $end
$var wire 1 ," Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout $end
$var wire 1 -" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout $end
$var wire 1 ." Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout $end
$var wire 1 /" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout $end
$var wire 1 0" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout $end
$var wire 1 1" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout $end
$var wire 1 2" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout $end
$var wire 1 3" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout $end
$var wire 1 4" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout $end
$var wire 1 5" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout $end
$var wire 1 6" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout $end
$var wire 1 7" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout $end
$var wire 1 8" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout $end
$var wire 1 9" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout $end
$var wire 1 :" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout $end
$var wire 1 ;" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout $end
$var wire 1 <" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout $end
$var wire 1 =" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout $end
$var wire 1 >" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout $end
$var wire 1 ?" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout $end
$var wire 1 @" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout $end
$var wire 1 A" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout $end
$var wire 1 B" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout $end
$var wire 1 C" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout $end
$var wire 1 D" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout $end
$var wire 1 E" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout $end
$var wire 1 F" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout $end
$var wire 1 G" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout $end
$var wire 1 H" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout $end
$var wire 1 I" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout $end
$var wire 1 J" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout $end
$var wire 1 K" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout $end
$var wire 1 L" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout $end
$var wire 1 M" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout $end
$var wire 1 N" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout $end
$var wire 1 O" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout $end
$var wire 1 P" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout $end
$var wire 1 Q" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout $end
$var wire 1 R" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout $end
$var wire 1 S" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout $end
$var wire 1 T" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout $end
$var wire 1 U" Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout $end
$var wire 1 V" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q $end
$var wire 1 W" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q $end
$var wire 1 X" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q $end
$var wire 1 Y" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q $end
$var wire 1 Z" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q $end
$var wire 1 [" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q $end
$var wire 1 \" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q $end
$var wire 1 ]" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q $end
$var wire 1 ^" auto_hub|~GND~combout $end
$var wire 1 _" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout $end
$var wire 1 `" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 a" CLOCK_50~input_o $end
$var wire 1 b" KEY[1]~input_o $end
$var wire 1 c" SW[0]~input_o $end
$var wire 1 d" SW[1]~input_o $end
$var wire 1 e" SW[2]~input_o $end
$var wire 1 f" SW[3]~input_o $end
$var wire 1 g" SW[4]~input_o $end
$var wire 1 h" SW[5]~input_o $end
$var wire 1 i" SW[6]~input_o $end
$var wire 1 j" SW[7]~input_o $end
$var wire 1 k" SW[8]~input_o $end
$var wire 1 l" SW[9]~input_o $end
$var wire 1 m" ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 n" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout $end
$var wire 1 o" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout $end
$var wire 1 p" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout $end
$var wire 1 q" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout $end
$var wire 1 r" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout $end
$var wire 1 s" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout $end
$var wire 1 t" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout $end
$var wire 1 u" auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout $end
$var wire 1 v" KEY[2]~input_o $end
$var wire 1 w" CLKSelectAuto~0_combout $end
$var wire 1 x" CLKSelectAuto~q $end
$var wire 1 y" KEY[3]~input_o $end
$var wire 1 z" CLKManual~0_combout $end
$var wire 1 {" CLKManual~q $end
$var wire 1 |" CLK~combout $end
$var wire 1 }" Datapath0|Add0~217_sumout $end
$var wire 1 ~" Datapath0|Add0~150 $end
$var wire 1 !# Datapath0|Add0~169_sumout $end
$var wire 1 "# Datapath0|Add0~170 $end
$var wire 1 ## Datapath0|Add0~165_sumout $end
$var wire 1 $# Datapath0|Add0~166 $end
$var wire 1 %# Datapath0|Add0~161_sumout $end
$var wire 1 &# Datapath0|Add0~162 $end
$var wire 1 '# Datapath0|Add0~157_sumout $end
$var wire 1 (# Datapath0|Add0~158 $end
$var wire 1 )# Datapath0|Add0~153_sumout $end
$var wire 1 *# Datapath0|Add0~154 $end
$var wire 1 +# Datapath0|Add0~145_sumout $end
$var wire 1 ,# Datapath0|Add0~146 $end
$var wire 1 -# Datapath0|Add0~209_sumout $end
$var wire 1 .# Datapath0|Add0~210 $end
$var wire 1 /# Datapath0|Add0~205_sumout $end
$var wire 1 0# Datapath0|Add0~206 $end
$var wire 1 1# Datapath0|Add0~201_sumout $end
$var wire 1 2# Datapath0|Add0~202 $end
$var wire 1 3# Datapath0|Add0~197_sumout $end
$var wire 1 4# Datapath0|Add0~198 $end
$var wire 1 5# Datapath0|Add0~193_sumout $end
$var wire 1 6# Datapath0|Add0~194 $end
$var wire 1 7# Datapath0|Add0~141_sumout $end
$var wire 1 8# Datapath0|Add0~142 $end
$var wire 1 9# Datapath0|Add0~189_sumout $end
$var wire 1 :# Datapath0|Add0~190 $end
$var wire 1 ;# Datapath0|Add0~185_sumout $end
$var wire 1 <# Datapath0|Add0~186 $end
$var wire 1 =# Datapath0|Add0~181_sumout $end
$var wire 1 ># Datapath0|Add0~182 $end
$var wire 1 ?# Datapath0|Add0~177_sumout $end
$var wire 1 @# Datapath0|Add0~178 $end
$var wire 1 A# Datapath0|Add0~173_sumout $end
$var wire 1 B# Datapath0|Add0~174 $end
$var wire 1 C# Datapath0|Add0~21_sumout $end
$var wire 1 D# Datapath0|Add0~22 $end
$var wire 1 E# Datapath0|Add0~17_sumout $end
$var wire 1 F# Datapath0|Add0~18 $end
$var wire 1 G# Datapath0|Add0~13_sumout $end
$var wire 1 H# Datapath0|Add0~14 $end
$var wire 1 I# Datapath0|Add0~9_sumout $end
$var wire 1 J# Datapath0|Add0~10 $end
$var wire 1 K# Datapath0|Add0~101_sumout $end
$var wire 1 L# Datapath0|Add0~102 $end
$var wire 1 M# Datapath0|Add0~1_sumout $end
$var wire 1 N# Datapath0|Add0~2 $end
$var wire 1 O# Datapath0|Add0~49_sumout $end
$var wire 1 P# Datapath0|Add0~50 $end
$var wire 1 Q# Datapath0|Add0~45_sumout $end
$var wire 1 R# Datapath0|Add0~46 $end
$var wire 1 S# Datapath0|Add0~41_sumout $end
$var wire 1 T# Datapath0|Add0~42 $end
$var wire 1 U# Datapath0|Add0~37_sumout $end
$var wire 1 V# Datapath0|Add0~38 $end
$var wire 1 W# Datapath0|Add0~33_sumout $end
$var wire 1 X# Datapath0|Add0~34 $end
$var wire 1 Y# Datapath0|Add0~29_sumout $end
$var wire 1 Z# Datapath0|Add0~30 $end
$var wire 1 [# Datapath0|Add0~73_sumout $end
$var wire 1 \# Datapath0|Add0~74 $end
$var wire 1 ]# Datapath0|Add0~69_sumout $end
$var wire 1 ^# Datapath0|Add0~70 $end
$var wire 1 _# Datapath0|Add0~65_sumout $end
$var wire 1 `# Datapath0|Add0~66 $end
$var wire 1 a# Datapath0|Add0~61_sumout $end
$var wire 1 b# Datapath0|Add0~62 $end
$var wire 1 c# Datapath0|Add0~57_sumout $end
$var wire 1 d# Datapath0|Add0~58 $end
$var wire 1 e# Datapath0|Add0~81_sumout $end
$var wire 1 f# Datapath0|Add0~82 $end
$var wire 1 g# Datapath0|Add0~53_sumout $end
$var wire 1 h# Datapath0|memInstr|oMemData[31]~2_combout $end
$var wire 1 i# Datapath0|memInstr|oMemData[31]~3_combout $end
$var wire 1 j# Datapath0|memInstr|oMemData[31]~4_combout $end
$var wire 1 k# Datapath0|memInstr|oMemData[31]~1_combout $end
$var wire 1 l# Datapath0|memInstr|oMemData[31]~5_combout $end
$var wire 1 m# Datapath0|memInstr|oMemData[31]~6_combout $end
$var wire 1 n# altera_reserved_tms~input_o $end
$var wire 1 o# altera_reserved_tck~input_o $end
$var wire 1 p# altera_reserved_tdi~input_o $end
$var wire 1 q# Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 r# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout $end
$var wire 1 s# altera_internal_jtag~TMSUTAP $end
$var wire 1 t# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout $end
$var wire 1 u# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout $end
$var wire 1 v# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout $end
$var wire 1 w# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout $end
$var wire 1 x# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout $end
$var wire 1 y# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout $end
$var wire 1 z# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 {# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout $end
$var wire 1 |# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout $end
$var wire 1 }# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout $end
$var wire 1 ~# auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout $end
$var wire 1 !$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout $end
$var wire 1 "$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout $end
$var wire 1 #$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout $end
$var wire 1 $$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 %$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout $end
$var wire 1 &$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 '$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 ($ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout $end
$var wire 1 )$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout $end
$var wire 1 *$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 +$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout $end
$var wire 1 ,$ Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 -$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout $end
$var wire 1 .$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout $end
$var wire 1 /$ ~GND~combout $end
$var wire 1 0$ altera_internal_jtag~TDIUTAP $end
$var wire 1 1$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout $end
$var wire 1 2$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout $end
$var wire 1 3$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout $end
$var wire 1 4$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout $end
$var wire 1 5$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout $end
$var wire 1 6$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout $end
$var wire 1 7$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 8$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q $end
$var wire 1 9$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout $end
$var wire 1 :$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout $end
$var wire 1 ;$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout $end
$var wire 1 <$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q $end
$var wire 1 =$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout $end
$var wire 1 >$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout $end
$var wire 1 ?$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout $end
$var wire 1 @$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 A$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q $end
$var wire 1 B$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 C$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout $end
$var wire 1 D$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout $end
$var wire 1 E$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout $end
$var wire 1 F$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout $end
$var wire 1 G$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q $end
$var wire 1 H$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout $end
$var wire 1 I$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout $end
$var wire 1 J$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 K$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 L$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 M$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 N$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 O$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 P$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 Q$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 R$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 S$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 T$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 U$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 V$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 W$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 X$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 Y$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 Z$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 $end
$var wire 1 [$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout $end
$var wire 1 \$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 $end
$var wire 1 ]$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout $end
$var wire 1 ^$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 $end
$var wire 1 _$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout $end
$var wire 1 `$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 $end
$var wire 1 a$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 b$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout $end
$var wire 1 c$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout $end
$var wire 1 d$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout $end
$var wire 1 e$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q $end
$var wire 1 f$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout $end
$var wire 1 g$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout $end
$var wire 1 h$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout $end
$var wire 1 i$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q $end
$var wire 1 j$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 k$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout $end
$var wire 1 l$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout $end
$var wire 1 m$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q $end
$var wire 1 n$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout $end
$var wire 1 o$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q $end
$var wire 1 p$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout $end
$var wire 1 q$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q $end
$var wire 1 r$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout $end
$var wire 1 s$ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q $end
$var wire 1 t$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~2_combout $end
$var wire 1 u$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 $end
$var wire 1 v$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout $end
$var wire 1 w$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout $end
$var wire 1 x$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~22 $end
$var wire 1 y$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout $end
$var wire 1 z$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~18 $end
$var wire 1 {$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout $end
$var wire 1 |$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~feeder_combout $end
$var wire 1 }$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~14 $end
$var wire 1 ~$ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout $end
$var wire 1 !% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~feeder_combout $end
$var wire 1 "% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q $end
$var wire 1 #% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~10 $end
$var wire 1 $% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout $end
$var wire 1 %% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout $end
$var wire 1 &% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 '% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout $end
$var wire 1 (% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~26 $end
$var wire 1 )% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout $end
$var wire 1 *% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 +% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout $end
$var wire 1 ,% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 -% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 .% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout $end
$var wire 1 /% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q $end
$var wire 1 0% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout $end
$var wire 1 1% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q $end
$var wire 1 2% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 3% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 4% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout $end
$var wire 1 5% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout $end
$var wire 1 6% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout $end
$var wire 1 7% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout $end
$var wire 1 8% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout $end
$var wire 1 9% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q $end
$var wire 1 :% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout $end
$var wire 1 ;% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q $end
$var wire 1 <% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 =% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout $end
$var wire 1 >% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q $end
$var wire 1 ?% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout $end
$var wire 1 @% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q $end
$var wire 1 A% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout $end
$var wire 1 B% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q $end
$var wire 1 C% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout $end
$var wire 1 D% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q $end
$var wire 1 E% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~0_combout $end
$var wire 1 F% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 G% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 H% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 I% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout $end
$var wire 1 J% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 K% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 L% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 M% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 N% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 O% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 P% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~0_combout $end
$var wire 1 Q% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 R% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 S% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 T% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 U% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 V% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 W% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 X% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 Y% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 Z% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 [% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 \% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 ]% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 ^% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 _% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 `% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 a% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 b% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 c% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 $end
$var wire 1 d% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout $end
$var wire 1 e% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 $end
$var wire 1 f% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout $end
$var wire 1 g% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 $end
$var wire 1 h% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout $end
$var wire 1 i% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 $end
$var wire 1 j% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 k% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 l% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout $end
$var wire 1 m% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 n% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout $end
$var wire 1 o% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout $end
$var wire 1 p% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout $end
$var wire 1 q% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout $end
$var wire 1 r% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout $end
$var wire 1 s% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout $end
$var wire 1 t% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout $end
$var wire 1 u% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout $end
$var wire 1 v% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout $end
$var wire 1 w% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q $end
$var wire 1 x% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout $end
$var wire 1 y% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q $end
$var wire 1 z% Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 {% Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 |% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout $end
$var wire 1 }% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q $end
$var wire 1 ~% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout $end
$var wire 1 !& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout $end
$var wire 1 "& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q $end
$var wire 1 #& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q $end
$var wire 1 $& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout $end
$var wire 1 %& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q $end
$var wire 1 && Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 '& Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 (& Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 )& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 *& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout $end
$var wire 1 +& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout $end
$var wire 1 ,& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 -& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout $end
$var wire 1 .& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 /& Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 0& Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout $end
$var wire 1 1& Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 2& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout $end
$var wire 1 3& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~1_combout $end
$var wire 1 4& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 $end
$var wire 1 5& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 $end
$var wire 1 6& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 $end
$var wire 1 7& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 $end
$var wire 1 8& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 $end
$var wire 1 9& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 $end
$var wire 1 :& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 $end
$var wire 1 ;& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 $end
$var wire 1 <& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 $end
$var wire 1 =& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 $end
$var wire 1 >& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 $end
$var wire 1 ?& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 $end
$var wire 1 @& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 $end
$var wire 1 A& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 $end
$var wire 1 B& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 $end
$var wire 1 C& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout $end
$var wire 1 D& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout $end
$var wire 1 E& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 $end
$var wire 1 F& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 $end
$var wire 1 G& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout $end
$var wire 1 H& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 $end
$var wire 1 I& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout $end
$var wire 1 J& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 $end
$var wire 1 K& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 $end
$var wire 1 L& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout $end
$var wire 1 M& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 $end
$var wire 1 N& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout $end
$var wire 1 O& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 $end
$var wire 1 P& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout $end
$var wire 1 Q& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 $end
$var wire 1 R& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 $end
$var wire 1 S& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout $end
$var wire 1 T& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 $end
$var wire 1 U& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout $end
$var wire 1 V& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 $end
$var wire 1 W& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 $end
$var wire 1 X& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout $end
$var wire 1 Y& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 $end
$var wire 1 Z& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 $end
$var wire 1 [& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout $end
$var wire 1 \& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 $end
$var wire 1 ]& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 $end
$var wire 1 ^& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout $end
$var wire 1 _& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 `& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 $end
$var wire 1 a& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 $end
$var wire 1 b& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout $end
$var wire 1 c& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 d& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 $end
$var wire 1 e& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout $end
$var wire 1 f& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 $end
$var wire 1 g& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout $end
$var wire 1 h& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 $end
$var wire 1 i& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 $end
$var wire 1 j& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout $end
$var wire 1 k& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 $end
$var wire 1 l& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 $end
$var wire 1 m& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout $end
$var wire 1 n& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 $end
$var wire 1 o& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 p& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 $end
$var wire 1 q& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 $end
$var wire 1 r& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 s& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 t& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 $end
$var wire 1 u& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 $end
$var wire 1 v& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 w& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 $end
$var wire 1 x& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 $end
$var wire 1 y& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 z& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 $end
$var wire 1 {& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout $end
$var wire 1 |& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 $end
$var wire 1 }& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout $end
$var wire 1 ~& Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 $end
$var wire 1 !' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout $end
$var wire 1 "' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 $end
$var wire 1 #' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout $end
$var wire 1 $' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 %' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 $end
$var wire 1 &' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 $end
$var wire 1 '' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout $end
$var wire 1 (' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 $end
$var wire 1 )' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 $end
$var wire 1 *' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout $end
$var wire 1 +' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 $end
$var wire 1 ,' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 $end
$var wire 1 -' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout $end
$var wire 1 .' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 $end
$var wire 1 /' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 $end
$var wire 1 0' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout $end
$var wire 1 1' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 $end
$var wire 1 2' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 $end
$var wire 1 3' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout $end
$var wire 1 4' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 $end
$var wire 1 5' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout $end
$var wire 1 6' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 $end
$var wire 1 7' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 $end
$var wire 1 8' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout $end
$var wire 1 9' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 $end
$var wire 1 :' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout $end
$var wire 1 ;' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 <' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 =' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout $end
$var wire 1 >' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q $end
$var wire 1 ?' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 @' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q $end
$var wire 1 A' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 B' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 C' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 D' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 E' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 F' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 G' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 H' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 I' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 J' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout $end
$var wire 1 K' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 L' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 M' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 N' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout $end
$var wire 1 O' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q $end
$var wire 1 P' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout $end
$var wire 1 Q' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q $end
$var wire 1 R' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 S' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 T' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 U' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout $end
$var wire 1 V' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout $end
$var wire 1 W' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout $end
$var wire 1 X' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout $end
$var wire 1 Y' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q $end
$var wire 1 Z' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q $end
$var wire 1 [' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout $end
$var wire 1 \' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout $end
$var wire 1 ]' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout $end
$var wire 1 ^' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q $end
$var wire 1 _' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout $end
$var wire 1 `' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout $end
$var wire 1 a' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout $end
$var wire 1 b' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout $end
$var wire 1 c' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 d' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout $end
$var wire 1 e' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout $end
$var wire 1 f' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout $end
$var wire 1 g' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout $end
$var wire 1 h' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout $end
$var wire 1 i' Datapath0|memInstr|oMemData[31]~0_combout $end
$var wire 1 j' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout $end
$var wire 1 k' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout $end
$var wire 1 l' Datapath0|Controlunit|Equal2~2_combout $end
$var wire 1 m' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout $end
$var wire 1 n' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout $end
$var wire 1 o' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout $end
$var wire 1 p' Datapath0|Controlunit|Equal2~3_combout $end
$var wire 1 q' Datapath0|Controlunit|Equal2~4_combout $end
$var wire 1 r' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout $end
$var wire 1 s' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout $end
$var wire 1 t' Datapath0|memReg|Mux48~5_combout $end
$var wire 1 u' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout $end
$var wire 1 v' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout $end
$var wire 1 w' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout $end
$var wire 1 x' Datapath0|memReg|Mux48~4_combout $end
$var wire 1 y' Datapath0|memReg|Mux48~0_combout $end
$var wire 1 z' Datapath0|Controlunit|WideOr3~0_combout $end
$var wire 1 {' Datapath0|ALUControlunit|Decoder0~0_combout $end
$var wire 1 |' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout $end
$var wire 1 }' Datapath0|memInstr|oMemData[8]~14_combout $end
$var wire 1 ~' Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout $end
$var wire 1 !( Datapath0|memInstr|oMemData[31]~11_combout $end
$var wire 1 "( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout $end
$var wire 1 #( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout $end
$var wire 1 $( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout $end
$var wire 1 %( Datapath0|memReg|Mux28~0_combout $end
$var wire 1 &( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout $end
$var wire 1 '( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout $end
$var wire 1 (( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout $end
$var wire 1 )( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout $end
$var wire 1 *( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout $end
$var wire 1 +( Datapath0|memReg|Mux48~1_combout $end
$var wire 1 ,( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout $end
$var wire 1 -( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout $end
$var wire 1 .( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout $end
$var wire 1 /( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout $end
$var wire 1 0( Datapath0|memReg|Mux48~2_combout $end
$var wire 1 1( Datapath0|memReg|Mux48~3_combout $end
$var wire 1 2( Datapath0|ALUunit|Add0~64_combout $end
$var wire 1 3( Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout $end
$var wire 1 4( Datapath0|Controlunit|Equal0~0_combout $end
$var wire 1 5( Datapath0|Controlunit|Equal0~1_combout $end
$var wire 1 6( Datapath0|Mux4~0_combout $end
$var wire 1 7( Datapath0|memReg|Mux28~1_combout $end
$var wire 1 8( Datapath0|Mux7~0_combout $end
$var wire 1 9( Datapath0|ALUunit|Add0~70_combout $end
$var wire 1 :( Datapath0|ALUunit|Add0~69_combout $end
$var wire 1 ;( Datapath0|Mux4~1_combout $end
$var wire 1 <( Datapath0|ALUunit|Add0~73_cout $end
$var wire 1 =( Datapath0|ALUunit|Add0~67_cout $end
$var wire 1 >( Datapath0|ALUunit|Add0~6 $end
$var wire 1 ?( Datapath0|ALUunit|Add0~10 $end
$var wire 1 @( Datapath0|ALUunit|Add0~14 $end
$var wire 1 A( Datapath0|ALUunit|Add0~18 $end
$var wire 1 B( Datapath0|ALUunit|Add0~22 $end
$var wire 1 C( Datapath0|ALUunit|Add0~26 $end
$var wire 1 D( Datapath0|ALUunit|Add0~30 $end
$var wire 1 E( Datapath0|ALUunit|Add0~34 $end
$var wire 1 F( Datapath0|ALUunit|Add0~38 $end
$var wire 1 G( Datapath0|ALUunit|Add0~42 $end
$var wire 1 H( Datapath0|ALUunit|Add0~46 $end
$var wire 1 I( Datapath0|ALUunit|Add0~50 $end
$var wire 1 J( Datapath0|ALUunit|Add0~54 $end
$var wire 1 K( Datapath0|ALUunit|Add0~2 $end
$var wire 1 L( Datapath0|ALUunit|Add0~57_sumout $end
$var wire 1 M( Datapath0|Controlunit|Equal6~0_combout $end
$var wire 1 N( Datapath0|memReg|Mux28~2_combout $end
$var wire 1 O( Datapath0|ALUunit|Mux49~1_combout $end
$var wire 1 P( Datapath0|memInstr|oMemData[24]~13_combout $end
$var wire 1 Q( Datapath0|memInstr|oMemData[29]~12_combout $end
$var wire 1 R( Datapath0|ALUunit|Mux37~0_combout $end
$var wire 1 S( Datapath0|ALUunit|Mux49~0_combout $end
$var wire 1 T( Datapath0|ALUunit|Mux49~2_combout $end
$var wire 1 U( Datapath0|ALUunit|Add0~58 $end
$var wire 1 V( Datapath0|ALUunit|Add0~61_sumout $end
$var wire 1 W( Datapath0|ALUunit|Add0~1_sumout $end
$var wire 1 X( Datapath0|ALUunit|Add0~53_sumout $end
$var wire 1 Y( Datapath0|Controlunit|Equal0~2_combout $end
$var wire 1 Z( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node[0]~0_combout $end
$var wire 1 [( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout $end
$var wire 1 \( Datapath0|ALUunit|Mux48~0_combout $end
$var wire 1 ]( Datapath0|ALUunit|Add0~5_sumout $end
$var wire 1 ^( Datapath0|ALUunit|Mux61~0_combout $end
$var wire 1 _( Datapath0|ALUunit|Mux48~1_combout $end
$var wire 1 `( Datapath0|ALUunit|Mux60~0_combout $end
$var wire 1 a( Datapath0|ALUunit|Add0~9_sumout $end
$var wire 1 b( Datapath0|ALUunit|Mux60~1_combout $end
$var wire 1 c( Datapath0|Mux5~0_combout $end
$var wire 1 d( Datapath0|ALUunit|Add0~13_sumout $end
$var wire 1 e( Datapath0|ALUunit|Mux59~0_combout $end
$var wire 1 f( Datapath0|Mux6~0_combout $end
$var wire 1 g( Datapath0|ALUunit|Add0~17_sumout $end
$var wire 1 h( Datapath0|ALUunit|Mux58~0_combout $end
$var wire 1 i( Datapath0|ALUunit|Add0~21_sumout $end
$var wire 1 j( Datapath0|ALUunit|Mux57~0_combout $end
$var wire 1 k( Datapath0|ALUunit|Add0~25_sumout $end
$var wire 1 l( Datapath0|ALUunit|Mux56~0_combout $end
$var wire 1 m( Datapath0|ALUunit|Add0~29_sumout $end
$var wire 1 n( Datapath0|ALUunit|Mux55~0_combout $end
$var wire 1 o( Datapath0|ALUunit|Add0~33_sumout $end
$var wire 1 p( Datapath0|ALUunit|Mux54~0_combout $end
$var wire 1 q( Datapath0|ALUunit|Add0~37_sumout $end
$var wire 1 r( Datapath0|ALUunit|Mux53~0_combout $end
$var wire 1 s( Datapath0|ALUunit|Add0~41_sumout $end
$var wire 1 t( Datapath0|ALUunit|Mux52~0_combout $end
$var wire 1 u( Datapath0|ALUunit|Add0~45_sumout $end
$var wire 1 v( Datapath0|ALUunit|Mux51~0_combout $end
$var wire 1 w( Datapath0|ALUunit|Add0~49_sumout $end
$var wire 1 x( Datapath0|ALUunit|Mux50~0_combout $end
$var wire 1 y( Datapath0|ALUunit|Mux49~3_combout $end
$var wire 1 z( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 $end
$var wire 1 {( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout $end
$var wire 1 |( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 $end
$var wire 1 }( Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 ~( Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 $end
$var wire 1 !) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 $end
$var wire 1 ") Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout $end
$var wire 1 #) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 $end
$var wire 1 $) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 $end
$var wire 1 %) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout $end
$var wire 1 &) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 $end
$var wire 1 ') Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 $end
$var wire 1 () Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout $end
$var wire 1 )) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 $end
$var wire 1 *) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 $end
$var wire 1 +) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout $end
$var wire 1 ,) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 $end
$var wire 1 -) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 $end
$var wire 1 .) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout $end
$var wire 1 /) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 $end
$var wire 1 0) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 $end
$var wire 1 1) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout $end
$var wire 1 2) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 $end
$var wire 1 3) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 $end
$var wire 1 4) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout $end
$var wire 1 5) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 $end
$var wire 1 6) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 $end
$var wire 1 7) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout $end
$var wire 1 8) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 $end
$var wire 1 9) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 $end
$var wire 1 :) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout $end
$var wire 1 ;) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 $end
$var wire 1 <) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 $end
$var wire 1 =) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout $end
$var wire 1 >) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 $end
$var wire 1 ?) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 $end
$var wire 1 @) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout $end
$var wire 1 A) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 $end
$var wire 1 B) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 $end
$var wire 1 C) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout $end
$var wire 1 D) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 $end
$var wire 1 E) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 $end
$var wire 1 F) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout $end
$var wire 1 G) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 $end
$var wire 1 H) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 $end
$var wire 1 I) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout $end
$var wire 1 J) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~129_combout $end
$var wire 1 K) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout $end
$var wire 1 L) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 $end
$var wire 1 M) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 $end
$var wire 1 N) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout $end
$var wire 1 O) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout $end
$var wire 1 P) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 $end
$var wire 1 Q) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 $end
$var wire 1 R) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout $end
$var wire 1 S) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout $end
$var wire 1 T) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 $end
$var wire 1 U) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 $end
$var wire 1 V) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout $end
$var wire 1 W) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout $end
$var wire 1 X) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 $end
$var wire 1 Y) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 $end
$var wire 1 Z) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout $end
$var wire 1 [) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout $end
$var wire 1 \) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 $end
$var wire 1 ]) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 $end
$var wire 1 ^) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout $end
$var wire 1 _) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout $end
$var wire 1 `) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 $end
$var wire 1 a) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 $end
$var wire 1 b) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout $end
$var wire 1 c) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout $end
$var wire 1 d) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 $end
$var wire 1 e) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 $end
$var wire 1 f) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout $end
$var wire 1 g) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout $end
$var wire 1 h) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout $end
$var wire 1 i) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 $end
$var wire 1 j) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 $end
$var wire 1 k) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout $end
$var wire 1 l) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout $end
$var wire 1 m) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout $end
$var wire 1 n) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 $end
$var wire 1 o) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 $end
$var wire 1 p) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout $end
$var wire 1 q) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout $end
$var wire 1 r) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 $end
$var wire 1 s) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 $end
$var wire 1 t) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout $end
$var wire 1 u) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout $end
$var wire 1 v) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 $end
$var wire 1 w) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 $end
$var wire 1 x) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout $end
$var wire 1 y) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout $end
$var wire 1 z) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 $end
$var wire 1 {) Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 $end
$var wire 1 |) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout $end
$var wire 1 }) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout $end
$var wire 1 ~) Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout $end
$var wire 1 !* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 $end
$var wire 1 "* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 $end
$var wire 1 #* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout $end
$var wire 1 $* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout $end
$var wire 1 %* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 $end
$var wire 1 &* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 $end
$var wire 1 '* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout $end
$var wire 1 (* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout $end
$var wire 1 )* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 $end
$var wire 1 ** Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 $end
$var wire 1 +* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout $end
$var wire 1 ,* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout $end
$var wire 1 -* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout $end
$var wire 1 .* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout $end
$var wire 1 /* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 $end
$var wire 1 0* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 $end
$var wire 1 1* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout $end
$var wire 1 2* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout $end
$var wire 1 3* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout $end
$var wire 1 4* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 $end
$var wire 1 5* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 $end
$var wire 1 6* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout $end
$var wire 1 7* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout $end
$var wire 1 8* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout $end
$var wire 1 9* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout $end
$var wire 1 :* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 $end
$var wire 1 ;* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 $end
$var wire 1 <* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout $end
$var wire 1 =* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout $end
$var wire 1 >* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 $end
$var wire 1 ?* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 $end
$var wire 1 @* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout $end
$var wire 1 A* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout $end
$var wire 1 B* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 $end
$var wire 1 C* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 $end
$var wire 1 D* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout $end
$var wire 1 E* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout $end
$var wire 1 F* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 $end
$var wire 1 G* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 $end
$var wire 1 H* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout $end
$var wire 1 I* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout $end
$var wire 1 J* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 $end
$var wire 1 K* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 $end
$var wire 1 L* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout $end
$var wire 1 M* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout $end
$var wire 1 N* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 $end
$var wire 1 O* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 $end
$var wire 1 P* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout $end
$var wire 1 Q* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout $end
$var wire 1 R* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 $end
$var wire 1 S* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 $end
$var wire 1 T* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout $end
$var wire 1 U* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout $end
$var wire 1 V* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 $end
$var wire 1 W* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 $end
$var wire 1 X* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout $end
$var wire 1 Y* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout $end
$var wire 1 Z* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout $end
$var wire 1 [* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 $end
$var wire 1 \* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 $end
$var wire 1 ]* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout $end
$var wire 1 ^* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout $end
$var wire 1 _* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 $end
$var wire 1 `* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 $end
$var wire 1 a* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout $end
$var wire 1 b* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout $end
$var wire 1 c* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 $end
$var wire 1 d* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 $end
$var wire 1 e* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout $end
$var wire 1 f* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout $end
$var wire 1 g* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 $end
$var wire 1 h* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 $end
$var wire 1 i* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout $end
$var wire 1 j* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout $end
$var wire 1 k* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 l* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 $end
$var wire 1 m* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 $end
$var wire 1 n* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout $end
$var wire 1 o* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout $end
$var wire 1 p* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout $end
$var wire 1 q* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 $end
$var wire 1 r* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 $end
$var wire 1 s* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout $end
$var wire 1 t* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout $end
$var wire 1 u* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 $end
$var wire 1 v* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 $end
$var wire 1 w* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout $end
$var wire 1 x* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout $end
$var wire 1 y* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout $end
$var wire 1 z* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 $end
$var wire 1 {* Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 $end
$var wire 1 |* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout $end
$var wire 1 }* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout $end
$var wire 1 ~* Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout $end
$var wire 1 !+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout $end
$var wire 1 "+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 $end
$var wire 1 #+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 $end
$var wire 1 $+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout $end
$var wire 1 %+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout $end
$var wire 1 &+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 $end
$var wire 1 '+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 $end
$var wire 1 (+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout $end
$var wire 1 )+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout $end
$var wire 1 *+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 $end
$var wire 1 ++ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 $end
$var wire 1 ,+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout $end
$var wire 1 -+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout $end
$var wire 1 .+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 $end
$var wire 1 /+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 $end
$var wire 1 0+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout $end
$var wire 1 1+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout $end
$var wire 1 2+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 $end
$var wire 1 3+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 $end
$var wire 1 4+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout $end
$var wire 1 5+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout $end
$var wire 1 6+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 $end
$var wire 1 7+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 $end
$var wire 1 8+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout $end
$var wire 1 9+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout $end
$var wire 1 :+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout $end
$var wire 1 ;+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout $end
$var wire 1 <+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 $end
$var wire 1 =+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 $end
$var wire 1 >+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout $end
$var wire 1 ?+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout $end
$var wire 1 @+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 $end
$var wire 1 A+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 $end
$var wire 1 B+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout $end
$var wire 1 C+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout $end
$var wire 1 D+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 $end
$var wire 1 E+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 $end
$var wire 1 F+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout $end
$var wire 1 G+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout $end
$var wire 1 H+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 $end
$var wire 1 I+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 $end
$var wire 1 J+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 K+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout $end
$var wire 1 L+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 $end
$var wire 1 M+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 $end
$var wire 1 N+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 O+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 P+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 $end
$var wire 1 Q+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 $end
$var wire 1 R+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 S+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 T+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 $end
$var wire 1 U+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 $end
$var wire 1 V+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 W+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 X+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 $end
$var wire 1 Y+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 $end
$var wire 1 Z+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 [+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 \+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 $end
$var wire 1 ]+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 $end
$var wire 1 ^+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 _+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 `+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 $end
$var wire 1 a+ Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 $end
$var wire 1 b+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 c+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 d+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout $end
$var wire 1 e+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 f+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout $end
$var wire 1 g+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 h+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 i+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 j+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 k+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 l+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 m+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 n+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 o+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 p+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout $end
$var wire 1 q+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 r+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 s+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 t+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 u+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout $end
$var wire 1 v+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q $end
$var wire 1 w+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout $end
$var wire 1 x+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q $end
$var wire 1 y+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 z+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 {+ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 |+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout $end
$var wire 1 }+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout $end
$var wire 1 ~+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout $end
$var wire 1 !, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q $end
$var wire 1 ", auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout $end
$var wire 1 #, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout $end
$var wire 1 $, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout $end
$var wire 1 %, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout $end
$var wire 1 &, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q $end
$var wire 1 ', auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout $end
$var wire 1 (, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout $end
$var wire 1 ), auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout $end
$var wire 1 *, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout $end
$var wire 1 +, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q $end
$var wire 1 ,, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout $end
$var wire 1 -, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout $end
$var wire 1 ., auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 /, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout $end
$var wire 1 0, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout $end
$var wire 1 1, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout $end
$var wire 1 2, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout $end
$var wire 1 3, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout $end
$var wire 1 4, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout $end
$var wire 1 5, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout $end
$var wire 1 6, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout $end
$var wire 1 7, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout $end
$var wire 1 8, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout $end
$var wire 1 9, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout $end
$var wire 1 :, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout $end
$var wire 1 ;, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout $end
$var wire 1 <, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout $end
$var wire 1 =, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout $end
$var wire 1 >, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout $end
$var wire 1 ?, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout $end
$var wire 1 @, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout $end
$var wire 1 A, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout $end
$var wire 1 B, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout $end
$var wire 1 C, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout $end
$var wire 1 D, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q $end
$var wire 1 E, altera_internal_jtag~TCKUTAP $end
$var wire 1 F, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout $end
$var wire 1 G, auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q $end
$var wire 1 H, Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~0_combout $end
$var wire 1 I, Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout $end
$var wire 1 J, Datapath0|Controlunit|Equal2~0_combout $end
$var wire 1 K, KEY[0]~input_o $end
$var wire 1 L, Datapath0|PC[49]~0_combout $end
$var wire 1 M, Datapath0|Add0~218 $end
$var wire 1 N, Datapath0|Add0~221_sumout $end
$var wire 1 O, Datapath0|Add0~222 $end
$var wire 1 P, Datapath0|Add0~225_sumout $end
$var wire 1 Q, Datapath0|Add0~226 $end
$var wire 1 R, Datapath0|Add0~229_sumout $end
$var wire 1 S, Datapath0|Add0~230 $end
$var wire 1 T, Datapath0|Add0~233_sumout $end
$var wire 1 U, Datapath0|Add0~234 $end
$var wire 1 V, Datapath0|Add0~237_sumout $end
$var wire 1 W, Datapath0|Add0~238 $end
$var wire 1 X, Datapath0|Add0~241_sumout $end
$var wire 1 Y, Datapath0|Add0~242 $end
$var wire 1 Z, Datapath0|Add0~245_sumout $end
$var wire 1 [, Datapath0|Add0~246 $end
$var wire 1 \, Datapath0|Add0~213_sumout $end
$var wire 1 ], Datapath0|Add0~214 $end
$var wire 1 ^, Datapath0|Add0~137_sumout $end
$var wire 1 _, Datapath0|Add0~138 $end
$var wire 1 `, Datapath0|Add0~133_sumout $end
$var wire 1 a, Datapath0|PC[12]~feeder_combout $end
$var wire 1 b, Datapath0|Add0~134 $end
$var wire 1 c, Datapath0|Add0~125_sumout $end
$var wire 1 d, Datapath0|PC[13]~feeder_combout $end
$var wire 1 e, Datapath0|Add0~126 $end
$var wire 1 f, Datapath0|Add0~121_sumout $end
$var wire 1 g, Datapath0|PC[14]~feeder_combout $end
$var wire 1 h, Datapath0|Add0~122 $end
$var wire 1 i, Datapath0|Add0~129_sumout $end
$var wire 1 j, Datapath0|PC[15]~feeder_combout $end
$var wire 1 k, Datapath0|Add0~130 $end
$var wire 1 l, Datapath0|Add0~97_sumout $end
$var wire 1 m, Datapath0|Add0~98 $end
$var wire 1 n, Datapath0|Add0~93_sumout $end
$var wire 1 o, Datapath0|Add0~94 $end
$var wire 1 p, Datapath0|Add0~89_sumout $end
$var wire 1 q, Datapath0|Add0~90 $end
$var wire 1 r, Datapath0|Add0~85_sumout $end
$var wire 1 s, Datapath0|Add0~86 $end
$var wire 1 t, Datapath0|Add0~77_sumout $end
$var wire 1 u, Datapath0|Add0~78 $end
$var wire 1 v, Datapath0|Add0~25_sumout $end
$var wire 1 w, Datapath0|Add0~26 $end
$var wire 1 x, Datapath0|Add0~5_sumout $end
$var wire 1 y, Datapath0|Add0~6 $end
$var wire 1 z, Datapath0|Add0~117_sumout $end
$var wire 1 {, Datapath0|Add0~118 $end
$var wire 1 |, Datapath0|Add0~113_sumout $end
$var wire 1 }, Datapath0|Add0~114 $end
$var wire 1 ~, Datapath0|Add0~109_sumout $end
$var wire 1 !- Datapath0|Add0~110 $end
$var wire 1 "- Datapath0|Add0~105_sumout $end
$var wire 1 #- Datapath0|Add0~106 $end
$var wire 1 $- Datapath0|Add0~149_sumout $end
$var wire 1 %- Datapath0|memInstr|oMemData[31]~9_combout $end
$var wire 1 &- Datapath0|memInstr|oMemData[31]~7_combout $end
$var wire 1 '- Datapath0|memInstr|oMemData[31]~8_combout $end
$var wire 1 (- Datapath0|memInstr|oMemData[31]~10_combout $end
$var wire 1 )- Datapath0|Controlunit|Equal2~1_combout $end
$var wire 1 *- Datapath0|Controlunit|WideNor0~0_combout $end
$var wire 1 +- Datapath0|Controlunit|WideOr1~combout $end
$var wire 1 ,- Datapath0|Controlunit|Equal1~0_combout $end
$var wire 1 -- Datapath0|Controlunit|WideOr2~combout $end
$var wire 1 .- altera_internal_jtag~TDO $end
$var wire 1 /- auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2] $end
$var wire 1 0- auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1] $end
$var wire 1 1- auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0] $end
$var wire 1 2- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] $end
$var wire 1 3- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12] $end
$var wire 1 4- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11] $end
$var wire 1 5- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 6- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 7- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 8- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 9- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 :- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 ;- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 <- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 =- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 >- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 ?- Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 @- Datapath0|PC [63] $end
$var wire 1 A- Datapath0|PC [62] $end
$var wire 1 B- Datapath0|PC [61] $end
$var wire 1 C- Datapath0|PC [60] $end
$var wire 1 D- Datapath0|PC [59] $end
$var wire 1 E- Datapath0|PC [58] $end
$var wire 1 F- Datapath0|PC [57] $end
$var wire 1 G- Datapath0|PC [56] $end
$var wire 1 H- Datapath0|PC [55] $end
$var wire 1 I- Datapath0|PC [54] $end
$var wire 1 J- Datapath0|PC [53] $end
$var wire 1 K- Datapath0|PC [52] $end
$var wire 1 L- Datapath0|PC [51] $end
$var wire 1 M- Datapath0|PC [50] $end
$var wire 1 N- Datapath0|PC [49] $end
$var wire 1 O- Datapath0|PC [48] $end
$var wire 1 P- Datapath0|PC [47] $end
$var wire 1 Q- Datapath0|PC [46] $end
$var wire 1 R- Datapath0|PC [45] $end
$var wire 1 S- Datapath0|PC [44] $end
$var wire 1 T- Datapath0|PC [43] $end
$var wire 1 U- Datapath0|PC [42] $end
$var wire 1 V- Datapath0|PC [41] $end
$var wire 1 W- Datapath0|PC [40] $end
$var wire 1 X- Datapath0|PC [39] $end
$var wire 1 Y- Datapath0|PC [38] $end
$var wire 1 Z- Datapath0|PC [37] $end
$var wire 1 [- Datapath0|PC [36] $end
$var wire 1 \- Datapath0|PC [35] $end
$var wire 1 ]- Datapath0|PC [34] $end
$var wire 1 ^- Datapath0|PC [33] $end
$var wire 1 _- Datapath0|PC [32] $end
$var wire 1 `- Datapath0|PC [31] $end
$var wire 1 a- Datapath0|PC [30] $end
$var wire 1 b- Datapath0|PC [29] $end
$var wire 1 c- Datapath0|PC [28] $end
$var wire 1 d- Datapath0|PC [27] $end
$var wire 1 e- Datapath0|PC [26] $end
$var wire 1 f- Datapath0|PC [25] $end
$var wire 1 g- Datapath0|PC [24] $end
$var wire 1 h- Datapath0|PC [23] $end
$var wire 1 i- Datapath0|PC [22] $end
$var wire 1 j- Datapath0|PC [21] $end
$var wire 1 k- Datapath0|PC [20] $end
$var wire 1 l- Datapath0|PC [19] $end
$var wire 1 m- Datapath0|PC [18] $end
$var wire 1 n- Datapath0|PC [17] $end
$var wire 1 o- Datapath0|PC [16] $end
$var wire 1 p- Datapath0|PC [15] $end
$var wire 1 q- Datapath0|PC [14] $end
$var wire 1 r- Datapath0|PC [13] $end
$var wire 1 s- Datapath0|PC [12] $end
$var wire 1 t- Datapath0|PC [11] $end
$var wire 1 u- Datapath0|PC [10] $end
$var wire 1 v- Datapath0|PC [9] $end
$var wire 1 w- Datapath0|PC [8] $end
$var wire 1 x- Datapath0|PC [7] $end
$var wire 1 y- Datapath0|PC [6] $end
$var wire 1 z- Datapath0|PC [5] $end
$var wire 1 {- Datapath0|PC [4] $end
$var wire 1 |- Datapath0|PC [3] $end
$var wire 1 }- Datapath0|PC [2] $end
$var wire 1 ~- Datapath0|PC [1] $end
$var wire 1 !. Datapath0|PC [0] $end
$var wire 1 ". Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 #. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 $. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 %. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 &. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] $end
$var wire 1 '. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12] $end
$var wire 1 (. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11] $end
$var wire 1 ). Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 *. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 +. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 ,. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 -. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 .. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 /. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 0. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 1. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 2. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 3. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 4. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 5. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 6. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 7. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 8. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 9. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 :. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 ;. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6] $end
$var wire 1 <. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 =. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 >. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 ?. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 @. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 A. Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 B. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3] $end
$var wire 1 C. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2] $end
$var wire 1 D. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1] $end
$var wire 1 E. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0] $end
$var wire 1 F. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 G. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 H. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 I. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 J. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 K. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 L. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 M. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 N. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 O. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 P. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 Q. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 R. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 S. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 T. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 U. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 V. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 W. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 X. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 Y. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 Z. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 [. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 \. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 ]. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 ^. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 _. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 `. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 a. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 b. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 c. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 d. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 e. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 f. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 g. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 h. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 i. Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 j. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [30] $end
$var wire 1 k. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [29] $end
$var wire 1 l. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [28] $end
$var wire 1 m. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [27] $end
$var wire 1 n. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [26] $end
$var wire 1 o. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [25] $end
$var wire 1 p. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [24] $end
$var wire 1 q. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [23] $end
$var wire 1 r. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [22] $end
$var wire 1 s. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [21] $end
$var wire 1 t. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [20] $end
$var wire 1 u. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [19] $end
$var wire 1 v. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [18] $end
$var wire 1 w. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [17] $end
$var wire 1 x. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [16] $end
$var wire 1 y. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [15] $end
$var wire 1 z. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [14] $end
$var wire 1 {. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [13] $end
$var wire 1 |. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [12] $end
$var wire 1 }. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [11] $end
$var wire 1 ~. auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [10] $end
$var wire 1 !/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [9] $end
$var wire 1 "/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [8] $end
$var wire 1 #/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [7] $end
$var wire 1 $/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [6] $end
$var wire 1 %/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [5] $end
$var wire 1 &/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [4] $end
$var wire 1 '/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] $end
$var wire 1 (/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [2] $end
$var wire 1 )/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [1] $end
$var wire 1 */ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [0] $end
$var wire 1 +/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15] $end
$var wire 1 ,/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14] $end
$var wire 1 -/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13] $end
$var wire 1 ./ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12] $end
$var wire 1 // auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11] $end
$var wire 1 0/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10] $end
$var wire 1 1/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9] $end
$var wire 1 2/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] $end
$var wire 1 3/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] $end
$var wire 1 4/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] $end
$var wire 1 5/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] $end
$var wire 1 6/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] $end
$var wire 1 7/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] $end
$var wire 1 8/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2] $end
$var wire 1 9/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] $end
$var wire 1 :/ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0] $end
$var wire 1 ;/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 </ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 =/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 >/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 ?/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 @/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 A/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 B/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63] $end
$var wire 1 C/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62] $end
$var wire 1 D/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61] $end
$var wire 1 E/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60] $end
$var wire 1 F/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59] $end
$var wire 1 G/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58] $end
$var wire 1 H/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57] $end
$var wire 1 I/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56] $end
$var wire 1 J/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55] $end
$var wire 1 K/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54] $end
$var wire 1 L/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53] $end
$var wire 1 M/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52] $end
$var wire 1 N/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51] $end
$var wire 1 O/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50] $end
$var wire 1 P/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49] $end
$var wire 1 Q/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48] $end
$var wire 1 R/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47] $end
$var wire 1 S/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46] $end
$var wire 1 T/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45] $end
$var wire 1 U/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44] $end
$var wire 1 V/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43] $end
$var wire 1 W/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42] $end
$var wire 1 X/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41] $end
$var wire 1 Y/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40] $end
$var wire 1 Z/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39] $end
$var wire 1 [/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38] $end
$var wire 1 \/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37] $end
$var wire 1 ]/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36] $end
$var wire 1 ^/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35] $end
$var wire 1 _/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34] $end
$var wire 1 `/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33] $end
$var wire 1 a/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32] $end
$var wire 1 b/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 c/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 d/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 e/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 f/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 g/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 h/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 i/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 j/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 k/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 l/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 m/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 n/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 o/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 p/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 q/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 r/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 s/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 t/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 u/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 v/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 w/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 x/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 y/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 z/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 {/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 |/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 }/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 ~/ Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 !0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 "0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 #0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 $0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [30] $end
$var wire 1 %0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [29] $end
$var wire 1 &0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [28] $end
$var wire 1 '0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [27] $end
$var wire 1 (0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [26] $end
$var wire 1 )0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [25] $end
$var wire 1 *0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [24] $end
$var wire 1 +0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [23] $end
$var wire 1 ,0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [22] $end
$var wire 1 -0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [21] $end
$var wire 1 .0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [20] $end
$var wire 1 /0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [19] $end
$var wire 1 00 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [18] $end
$var wire 1 10 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [17] $end
$var wire 1 20 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [16] $end
$var wire 1 30 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [15] $end
$var wire 1 40 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [14] $end
$var wire 1 50 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [13] $end
$var wire 1 60 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [12] $end
$var wire 1 70 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [11] $end
$var wire 1 80 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [10] $end
$var wire 1 90 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [9] $end
$var wire 1 :0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [8] $end
$var wire 1 ;0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [7] $end
$var wire 1 <0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [6] $end
$var wire 1 =0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [5] $end
$var wire 1 >0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [4] $end
$var wire 1 ?0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] $end
$var wire 1 @0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [2] $end
$var wire 1 A0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [1] $end
$var wire 1 B0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [0] $end
$var wire 1 C0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 D0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 E0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 F0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 G0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 H0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 I0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 J0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 K0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 L0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 M0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 N0 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] $end
$var wire 1 O0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 P0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 Q0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 R0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 S0 Datapath0|memData|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 T0 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] $end
$var wire 1 U0 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [1] $end
$var wire 1 V0 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|decode4|eq_node [0] $end
$var wire 1 W0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9] $end
$var wire 1 X0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8] $end
$var wire 1 Y0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7] $end
$var wire 1 Z0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6] $end
$var wire 1 [0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5] $end
$var wire 1 \0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4] $end
$var wire 1 ]0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3] $end
$var wire 1 ^0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2] $end
$var wire 1 _0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1] $end
$var wire 1 `0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0] $end
$var wire 1 a0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1] $end
$var wire 1 b0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0] $end
$var wire 1 c0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3] $end
$var wire 1 d0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2] $end
$var wire 1 e0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1] $end
$var wire 1 f0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0] $end
$var wire 1 g0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3] $end
$var wire 1 h0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2] $end
$var wire 1 i0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1] $end
$var wire 1 j0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0] $end
$var wire 1 k0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3] $end
$var wire 1 l0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2] $end
$var wire 1 m0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1] $end
$var wire 1 n0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0] $end
$var wire 1 o0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2] $end
$var wire 1 p0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1] $end
$var wire 1 q0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0] $end
$var wire 1 r0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9] $end
$var wire 1 s0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8] $end
$var wire 1 t0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7] $end
$var wire 1 u0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6] $end
$var wire 1 v0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5] $end
$var wire 1 w0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4] $end
$var wire 1 x0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3] $end
$var wire 1 y0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2] $end
$var wire 1 z0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1] $end
$var wire 1 {0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0] $end
$var wire 1 |0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4] $end
$var wire 1 }0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3] $end
$var wire 1 ~0 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2] $end
$var wire 1 !1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1] $end
$var wire 1 "1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0] $end
$var wire 1 #1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4] $end
$var wire 1 $1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3] $end
$var wire 1 %1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2] $end
$var wire 1 &1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1] $end
$var wire 1 '1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0] $end
$var wire 1 (1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3] $end
$var wire 1 )1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2] $end
$var wire 1 *1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1] $end
$var wire 1 +1 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0] $end
$var wire 1 ,1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 -1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 .1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 /1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 01 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 11 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 21 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 31 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 41 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 51 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 61 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 71 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 81 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 91 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 :1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 ;1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 <1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 =1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 >1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 ?1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 @1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 A1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 B1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 C1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 D1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 E1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 F1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 G1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 H1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 I1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 J1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 K1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 L1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 M1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 N1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 O1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 P1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 Q1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 R1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 S1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 T1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 U1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 V1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0] $end
$var wire 1 W1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0] $end
$var wire 1 X1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0] $end
$var wire 1 Y1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0] $end
$var wire 1 Z1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 [1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 \1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0] $end
$var wire 1 ]1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0] $end
$var wire 1 ^1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0] $end
$var wire 1 _1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0] $end
$var wire 1 `1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0] $end
$var wire 1 a1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0] $end
$var wire 1 b1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0] $end
$var wire 1 c1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0] $end
$var wire 1 d1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0] $end
$var wire 1 e1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0] $end
$var wire 1 f1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0] $end
$var wire 1 g1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0] $end
$var wire 1 h1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0] $end
$var wire 1 i1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0] $end
$var wire 1 j1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0] $end
$var wire 1 k1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0] $end
$var wire 1 l1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0] $end
$var wire 1 m1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0] $end
$var wire 1 n1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0] $end
$var wire 1 o1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0] $end
$var wire 1 p1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0] $end
$var wire 1 q1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0] $end
$var wire 1 r1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0] $end
$var wire 1 s1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0] $end
$var wire 1 t1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0] $end
$var wire 1 u1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0] $end
$var wire 1 v1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 w1 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 x1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 y1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 z1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 {1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 |1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 }1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 ~1 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 !2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 "2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 #2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 $2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0] $end
$var wire 1 %2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0] $end
$var wire 1 &2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0] $end
$var wire 1 '2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0] $end
$var wire 1 (2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0] $end
$var wire 1 )2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0] $end
$var wire 1 *2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0] $end
$var wire 1 +2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0] $end
$var wire 1 ,2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0] $end
$var wire 1 -2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0] $end
$var wire 1 .2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0] $end
$var wire 1 /2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0] $end
$var wire 1 02 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0] $end
$var wire 1 12 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0] $end
$var wire 1 22 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0] $end
$var wire 1 32 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0] $end
$var wire 1 42 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0] $end
$var wire 1 52 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0] $end
$var wire 1 62 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 72 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 82 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0] $end
$var wire 1 92 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0] $end
$var wire 1 :2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 ;2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 <2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0] $end
$var wire 1 =2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0] $end
$var wire 1 >2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 ?2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 @2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0] $end
$var wire 1 A2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0] $end
$var wire 1 B2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0] $end
$var wire 1 C2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0] $end
$var wire 1 D2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0] $end
$var wire 1 E2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0] $end
$var wire 1 F2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0] $end
$var wire 1 G2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0] $end
$var wire 1 H2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0] $end
$var wire 1 I2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0] $end
$var wire 1 J2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0] $end
$var wire 1 K2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0] $end
$var wire 1 L2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 M2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 N2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0] $end
$var wire 1 O2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0] $end
$var wire 1 P2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 Q2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 R2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0] $end
$var wire 1 S2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0] $end
$var wire 1 T2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 U2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 V2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0] $end
$var wire 1 W2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0] $end
$var wire 1 X2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 Y2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 Z2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0] $end
$var wire 1 [2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0] $end
$var wire 1 \2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 ]2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 ^2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0] $end
$var wire 1 _2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0] $end
$var wire 1 `2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 a2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 b2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0] $end
$var wire 1 c2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0] $end
$var wire 1 d2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 e2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 f2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0] $end
$var wire 1 g2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0] $end
$var wire 1 h2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 i2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 j2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0] $end
$var wire 1 k2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0] $end
$var wire 1 l2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 m2 Datapath0|memInstr|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 n2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0] $end
$var wire 1 o2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0] $end
$var wire 1 p2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 q2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 r2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0] $end
$var wire 1 s2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0] $end
$var wire 1 t2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 u2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 v2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0] $end
$var wire 1 w2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0] $end
$var wire 1 x2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 y2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 z2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0] $end
$var wire 1 {2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0] $end
$var wire 1 |2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 }2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 ~2 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0] $end
$var wire 1 !3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0] $end
$var wire 1 "3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 #3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 $3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0] $end
$var wire 1 %3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0] $end
$var wire 1 &3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 '3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 (3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0] $end
$var wire 1 )3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0] $end
$var wire 1 *3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 +3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 ,3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0] $end
$var wire 1 -3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0] $end
$var wire 1 .3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 /3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 03 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0] $end
$var wire 1 13 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0] $end
$var wire 1 23 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 33 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 43 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0] $end
$var wire 1 53 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0] $end
$var wire 1 63 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 73 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 83 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0] $end
$var wire 1 93 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0] $end
$var wire 1 :3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 ;3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 <3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0] $end
$var wire 1 =3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0] $end
$var wire 1 >3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 ?3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 @3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0] $end
$var wire 1 A3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0] $end
$var wire 1 B3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 C3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 D3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0] $end
$var wire 1 E3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0] $end
$var wire 1 F3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 G3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 H3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0] $end
$var wire 1 I3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0] $end
$var wire 1 J3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 K3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 L3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0] $end
$var wire 1 M3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0] $end
$var wire 1 N3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 O3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 P3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0] $end
$var wire 1 Q3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0] $end
$var wire 1 R3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 S3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 T3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0] $end
$var wire 1 U3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0] $end
$var wire 1 V3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 W3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 X3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0] $end
$var wire 1 Y3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0] $end
$var wire 1 Z3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 [3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 \3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0] $end
$var wire 1 ]3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0] $end
$var wire 1 ^3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 _3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 `3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0] $end
$var wire 1 a3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0] $end
$var wire 1 b3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 c3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 d3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0] $end
$var wire 1 e3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0] $end
$var wire 1 f3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 g3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 h3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0] $end
$var wire 1 i3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0] $end
$var wire 1 j3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 k3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 l3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0] $end
$var wire 1 m3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0] $end
$var wire 1 n3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 o3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 p3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0] $end
$var wire 1 q3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0] $end
$var wire 1 r3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0] $end
$var wire 1 s3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0] $end
$var wire 1 t3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0] $end
$var wire 1 u3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0] $end
$var wire 1 v3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0] $end
$var wire 1 w3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0] $end
$var wire 1 x3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0] $end
$var wire 1 y3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0] $end
$var wire 1 z3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0] $end
$var wire 1 {3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0] $end
$var wire 1 |3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0] $end
$var wire 1 }3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0] $end
$var wire 1 ~3 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0] $end
$var wire 1 !4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0] $end
$var wire 1 "4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0] $end
$var wire 1 #4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0] $end
$var wire 1 $4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0] $end
$var wire 1 %4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0] $end
$var wire 1 &4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0] $end
$var wire 1 '4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0] $end
$var wire 1 (4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0] $end
$var wire 1 )4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0] $end
$var wire 1 *4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0] $end
$var wire 1 +4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0] $end
$var wire 1 ,4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0] $end
$var wire 1 -4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0] $end
$var wire 1 .4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0] $end
$var wire 1 /4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0] $end
$var wire 1 04 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0] $end
$var wire 1 14 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0] $end
$var wire 1 24 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0] $end
$var wire 1 34 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0] $end
$var wire 1 44 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0] $end
$var wire 1 54 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0] $end
$var wire 1 64 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0] $end
$var wire 1 74 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0] $end
$var wire 1 84 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0] $end
$var wire 1 94 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0] $end
$var wire 1 :4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0] $end
$var wire 1 ;4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0] $end
$var wire 1 <4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0] $end
$var wire 1 =4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0] $end
$var wire 1 >4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0] $end
$var wire 1 ?4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0] $end
$var wire 1 @4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0] $end
$var wire 1 A4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0] $end
$var wire 1 B4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0] $end
$var wire 1 C4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0] $end
$var wire 1 D4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0] $end
$var wire 1 E4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0] $end
$var wire 1 F4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0] $end
$var wire 1 G4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0] $end
$var wire 1 H4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0] $end
$var wire 1 I4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0] $end
$var wire 1 J4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0] $end
$var wire 1 K4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0] $end
$var wire 1 L4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0] $end
$var wire 1 M4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0] $end
$var wire 1 N4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0] $end
$var wire 1 O4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0] $end
$var wire 1 P4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0] $end
$var wire 1 Q4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0] $end
$var wire 1 R4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0] $end
$var wire 1 S4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0] $end
$var wire 1 T4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0] $end
$var wire 1 U4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0] $end
$var wire 1 V4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0] $end
$var wire 1 W4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0] $end
$var wire 1 X4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0] $end
$var wire 1 Y4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0] $end
$var wire 1 Z4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0] $end
$var wire 1 [4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0] $end
$var wire 1 \4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0] $end
$var wire 1 ]4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0] $end
$var wire 1 ^4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0] $end
$var wire 1 _4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0] $end
$var wire 1 `4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0] $end
$var wire 1 a4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0] $end
$var wire 1 b4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0] $end
$var wire 1 c4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0] $end
$var wire 1 d4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0] $end
$var wire 1 e4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0] $end
$var wire 1 f4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0] $end
$var wire 1 g4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0] $end
$var wire 1 h4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0] $end
$var wire 1 i4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0] $end
$var wire 1 j4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0] $end
$var wire 1 k4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0] $end
$var wire 1 l4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0] $end
$var wire 1 m4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0] $end
$var wire 1 n4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0] $end
$var wire 1 o4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0] $end
$var wire 1 p4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0] $end
$var wire 1 q4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0] $end
$var wire 1 r4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0] $end
$var wire 1 s4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0] $end
$var wire 1 t4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0] $end
$var wire 1 u4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0] $end
$var wire 1 v4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0] $end
$var wire 1 w4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0] $end
$var wire 1 x4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0] $end
$var wire 1 y4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0] $end
$var wire 1 z4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0] $end
$var wire 1 {4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0] $end
$var wire 1 |4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0] $end
$var wire 1 }4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0] $end
$var wire 1 ~4 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0] $end
$var wire 1 !5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0] $end
$var wire 1 "5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0] $end
$var wire 1 #5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0] $end
$var wire 1 $5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0] $end
$var wire 1 %5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0] $end
$var wire 1 &5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0] $end
$var wire 1 '5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0] $end
$var wire 1 (5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0] $end
$var wire 1 )5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0] $end
$var wire 1 *5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0] $end
$var wire 1 +5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0] $end
$var wire 1 ,5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0] $end
$var wire 1 -5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0] $end
$var wire 1 .5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0] $end
$var wire 1 /5 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0] $end
$var wire 1 05 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0] $end
$var wire 1 15 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0] $end
$var wire 1 25 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0] $end
$var wire 1 35 Datapath0|memData|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
bx #
0*
0)
0(
0'
0&
0%
1$
01
00
0/
0.
0-
0,
1+
08
07
06
05
04
03
12
0?
0>
0=
0<
0;
0:
19
0F
0E
0D
0C
0B
0A
1@
0M
0L
0K
0J
0I
0H
1G
0T
0S
0R
0Q
0P
0O
1N
0[
0Z
0Y
0X
0W
0V
1U
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0f
1g
xh
1i
1j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
1`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
xv"
1w"
0x"
xy"
1z"
0{"
0|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
1i#
1j#
1k#
1l#
1m#
zn#
zo#
zp#
1q#
0r#
zs#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
x$$
x%$
0&$
0'$
x($
1)$
0*$
0+$
1,$
0-$
1.$
0/$
z0$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
1=$
0>$
x?$
0@$
0A$
0B$
1C$
1D$
1E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
17%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
1I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
xC&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
1<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
1G'
1H'
0I'
0J'
1K'
1L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
1`'
0a'
0b'
1c'
0d'
0e'
0f'
0g'
0h'
1i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
1O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
xJ)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
1e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
1m+
1n+
0o+
0p+
1q+
1r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
1%,
0&,
1',
1(,
1),
1*,
0+,
1,,
0-,
0.,
0/,
00,
01,
x2,
03,
14,
05,
06,
17,
08,
09,
0:,
0;,
x<,
0=,
0>,
0?,
0@,
0A,
1B,
0C,
0D,
zE,
0F,
0G,
0H,
0I,
0J,
xK,
xL,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
1%-
1&-
1'-
1(-
0)-
1*-
1+-
0,-
1--
z.-
01-
00-
0/-
0?-
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
z!.
z~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0D-
0C-
0B-
0A-
0@-
0%.
0$.
0#.
0".
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0:.
09.
08.
07.
06.
05.
04.
0A.
0@.
0?.
0>.
0=.
0<.
0;.
0E.
0D.
0C.
0B.
0I.
0H.
0G.
0F.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
0V.
0U.
0T.
0S.
0R.
0Q.
0P.
0O.
0N.
0M.
0L.
0K.
0J.
z*/
z)/
z(/
0'/
z&/
z%/
z$/
z#/
z"/
z!/
z~.
z}.
z|.
z{.
zz.
zy.
zx.
zw.
zv.
zu.
zt.
zs.
zr.
zq.
zp.
zo.
zn.
zm.
zl.
zk.
zj.
0:/
09/
08/
07/
06/
05/
04/
03/
02/
01/
00/
0//
0./
0-/
0,/
0+/
0A/
0@/
0?/
0>/
0=/
0</
0;/
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0w/
0v/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0i/
0h/
0g/
0f/
0e/
0d/
0c/
0b/
0a/
0`/
0_/
0^/
0]/
0\/
0[/
0Z/
0Y/
0X/
0W/
0V/
0U/
0T/
0S/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0I/
0H/
0G/
0F/
0E/
0D/
0C/
0B/
zB0
zA0
z@0
0?0
z>0
z=0
z<0
z;0
z:0
z90
z80
z70
z60
z50
z40
z30
z20
z10
z00
z/0
z.0
z-0
z,0
z+0
z*0
z)0
z(0
z'0
z&0
z%0
z$0
0G0
0F0
0E0
0D0
0C0
0M0
0L0
0K0
0J0
0I0
0H0
0N0
0S0
0R0
0Q0
0P0
0O0
0T0
0V0
zU0
0`0
0_0
0^0
0]0
0\0
0[0
0Z0
0Y0
0X0
0W0
0b0
0a0
0f0
0e0
0d0
0c0
0j0
0i0
0h0
0g0
0n0
0m0
0l0
0k0
0q0
0p0
0o0
0{0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0"1
0!1
0~0
0}0
0|0
0'1
0&1
0%1
0$1
0#1
0+1
0*1
0)1
0(1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
$end
#1000000
