<?xml version="1.0" encoding="UTF-8"?>
<scenario>
    <files>
        <algorithm url="/MapperAndCodegen_1/Algo/TestCom.graphml"/>
        <architecture url="/MapperAndCodegen_1/Archi/8CoreX86.design"/>
        <timingfile url="/MapperAndCodegen_1/Scenarii/TestComPC.xls"/>
        <codegenDirectory url="/MapperAndCodegen_1/Code/x86/generatedSrc"/>
    </files>
    <constraints>
        <constraintGroup>
            <operator name="Core6"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core4"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core1"/>
            <task name="ParallelTest"/>
            <task name="Copy"/>
            <task name="ParallelTest2"/>
        </constraintGroup>
        <constraintGroup>
            <task name="ParallelTest"/>
            <task name="Copy"/>
            <task name="Sensor"/>
            <task name="Gen_int"/>
            <task name="Actuator"/>
            <task name="ParallelTest2"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core7"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core3"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core0"/>
            <task name="Sensor"/>
            <task name="Gen_int"/>
            <task name="Actuator"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core2"/>
            <task name="ParallelTest3"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core5"/>
        </constraintGroup>
    </constraints>
    <timings>
        <timing opname="x86" time="10000" vertexname="Sensor"/>
        <timing opname="x86" time="10000" vertexname="Gen_int"/>
        <timing opname="x86" time="10000" vertexname="Copy"/>
        <timing opname="x86" time="10000" vertexname="Actuator"/>
        <timing opname="x86" time="10000" vertexname="ParallelTest"/>
        <timing opname="x86" time="10000" vertexname="ParallelTest2"/>
    </timings>
    <simuParams>
        <mainCore>Core1</mainCore>
        <mainMedium>Shared_Ram</mainMedium>
        <dataTypes/>
    </simuParams>
</scenario>
