

================================================================
== Vitis HLS Report for 'Block_newFuncRoot_proc_proc13'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  0.846 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_val = muxlogic i32 %empty"   --->   Operation 3 'muxlogic' 'MuxLogicAddr_to_p_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_val = load i32 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:225]   --->   Operation 4 'load' 'p_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln225 = muxlogic i32 %p_val"   --->   Operation 5 'muxlogic' 'muxLogicData_to_write_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.84ns)   --->   "%write_ln225 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convSet_1, i32 %p_val" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:225]   --->   Operation 6 'write' 'write_ln225' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln225 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:225]   --->   Operation 7 'ret' 'ret_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ convSet_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface) [ 00]
MuxLogicAddr_to_p_val       (muxlogic     ) [ 00]
p_val                       (load         ) [ 00]
muxLogicData_to_write_ln225 (muxlogic     ) [ 00]
write_ln225                 (write        ) [ 00]
ret_ln225                   (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="convSet_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convSet_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="write_ln225_write_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="0" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="0" index="2" bw="32" slack="0"/>
<pin id="20" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln225/1 "/>
</bind>
</comp>

<comp id="23" class="1004" name="MuxLogicAddr_to_p_val_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="32" slack="0"/>
<pin id="25" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_p_val/1 "/>
</bind>
</comp>

<comp id="27" class="1004" name="p_val_load_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="32" slack="0"/>
<pin id="29" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_val/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="muxLogicData_to_write_ln225_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln225/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="14" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="2" pin="0"/><net_sink comp="23" pin=0"/></net>

<net id="30"><net_src comp="2" pin="0"/><net_sink comp="27" pin=0"/></net>

<net id="31"><net_src comp="27" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="35"><net_src comp="27" pin="1"/><net_sink comp="32" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: convSet_1 | {1 }
 - Input state : 
	Port: Block_newFuncRoot_proc_proc13 : empty | {1 }
  - Chain level:
	State 1
		muxLogicData_to_write_ln225 : 1
		write_ln225 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|   write  |      write_ln225_write_fu_16      |
|----------|-----------------------------------|
| muxlogic |    MuxLogicAddr_to_p_val_fu_23    |
|          | muxLogicData_to_write_ln225_fu_32 |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
