# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_dual_count
# -- Compiling architecture behavioral of period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity analog_levels
# -- Compiling architecture behavioral of analog_levels
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_statemachine
# -- Compiling architecture behavioral of sync_statemachine
# -- Loading entity analog_levels
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity tri_level_timer
# -- Compiling architecture behavioral of tri_level_timer
# -- Loading entity sync_statemachine
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity tri_level_timer
# vsim -t 1ps testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.testbench(behavioral)
# Loading work.period_dual_count(behavioral)
# Loading work.tri_level_timer(behavioral)
# Loading work.sync_statemachine(behavioral)
# Loading work.analog_levels(behavioral)
# .wave
# .structure
# .signals
add wave sim:/testbench/tri_level_timing/mreset_i
add wave sim:/testbench/tri_level_timing/frame_start_i
add wave sim:/testbench/tri_level_timing/clk_i
add wave sim:/testbench/tri_level_timing/interlaced_i
add wave sim:/testbench/tri_level_timing/div10_11_i
add wave sim:/testbench/tri_level_timing/sync_mode_lsb_i
add wave sim:/testbench/tri_level_timing/spl_div_i
add wave sim:/testbench/tri_level_timing/lines_pr_frame_i
add wave sim:/testbench/tri_level_timing/framerate_x2_i
add wave sim:/testbench/tri_level_timing/tsg_lvl_i
add wave sim:/testbench/tri_level_timing/mute_i
add wave sim:/testbench/tri_level_timing/tsg_ok_o
add wave sim:/testbench/tri_level_timing/dac_o
add wave sim:/testbench/tri_level_timing/timing_change_o
add wave sim:/testbench/tri_level_timing/debug_o
add wave sim:/testbench/tri_level_timing/two_pulses
add wave sim:/testbench/tri_level_timing/make_sync
add wave sim:/testbench/tri_level_timing/div_count
add wave sim:/testbench/tri_level_timing/divstart_value
add wave sim:/testbench/tri_level_timing/div_tick
add wave sim:/testbench/tri_level_timing/spl_div_count
add wave sim:/testbench/tri_level_timing/line_count
add wave sim:/testbench/tri_level_timing/line_begin
add wave sim:/testbench/tri_level_timing/line_mid
add wave sim:/testbench/tri_level_timing/frame_reset
add wave sim:/testbench/tri_level_timing/frame_start
add wave sim:/testbench/tri_level_timing/interlaced
add wave sim:/testbench/tri_level_timing/div10_11
add wave sim:/testbench/tri_level_timing/sync_mode_lsb
add wave sim:/testbench/tri_level_timing/spl_div
add wave sim:/testbench/tri_level_timing/lines_pr_frame
add wave sim:/testbench/tri_level_timing/framerate_x2
add wave sim:/testbench/tri_level_timing/frame_end_tick
add wave sim:/testbench/tri_level_timing/frame_end_tick_delayed1
add wave sim:/testbench/tri_level_timing/mute
add wave sim:/testbench/sync_2398
run
# Break key hit 
# Simulation stop requested.
# WARNING: No extended dataflow License exists
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/tri_level_timer/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity tri_level_timer
restart
# Loading work.testbench(behavioral)
# Warning in wave window restart:  No objects found matching "/testbench/sync_2398" 
# Warning in wave window restart:  No objects found matching "/testbench/sync_2398" 
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/tri_level_timer/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity tri_level_timer
restart
# Loading work.testbench(behavioral)
run
# Break key hit 
# Simulation stop requested.
add wave sim:/testbench/sync_60
restart
run
restart
run
