0.6
2018.2
Jun 14 2018
20:07:38
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_1/new/sr_tb.vhd,1552762155,vhdl,,,,sr_tb,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd,1552754839,vhdl,,,,sr,,,,,,,,
