Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jan  6 01:27:20 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing -file ./report/apply_timing_synth.rpt
| Design       : apply
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 j_reg_142_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mul_reg_307_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.472ns (23.720%)  route 4.734ns (76.280%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=184, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  j_reg_142_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  j_reg_142_reg[4]/Q
                         net (fo=4, unplaced)         0.830     2.299    hist_U/apply_hist_ram_U/Q[4]
                         LUT5 (Prop_lut5_I0_O)        0.323     2.622 f  hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=4, unplaced)         0.473     3.095    hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.219 r  hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, unplaced)        0.495     3.714    hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.838 r  hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     4.863    hist_U/apply_hist_ram_U/ram_reg_0_31_0_0/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.144 r  hist_U/apply_hist_ram_U/ram_reg_0_31_0_0/SP/O
                         net (fo=1, unplaced)         1.111     6.255    hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     6.379 r  hist_U/apply_hist_ram_U/q0[0]_i_1/O
                         net (fo=3, unplaced)         0.800     7.179    hist_U_n_17
                         DSP48E1                                      r  mul_reg_307_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=184, unset)          0.924     8.924    ap_clk
                         DSP48E1                                      r  mul_reg_307_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     8.439    mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  1.260    




