
TouchDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b080  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003a84  0800b350  0800b350  0000c350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800edd4  0800edd4  0000fdd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eddc  0800eddc  0000fddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ede0  0800ede0  0000fde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000120  24000000  0800ede4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000dfe0  24000120  0800ef04  00010120  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2400e100  0800ef04  00011100  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010120  2**0
                  CONTENTS, READONLY
 10 .debug_info   000164b1  00000000  00000000  0001014e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000309d  00000000  00000000  000265ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010c0  00000000  00000000  000296a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00034dd7  00000000  00000000  0002a760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00016c2c  00000000  00000000  0005f537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014b7b8  00000000  00000000  00076163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c191b  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00000cb4  00000000  00000000  001c195e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00004fc8  00000000  00000000  001c2614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001c75dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000120 	.word	0x24000120
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b338 	.word	0x0800b338

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000124 	.word	0x24000124
 800030c:	0800b338 	.word	0x0800b338

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <checkButton>:
#define Pin_(a)            a ## _Pin
#define Pin(a)             Pin_(a)

// 0=idle, 1,2,3=click, -1,-2=longclick
int checkButton()
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
  int state;
  millis = GetTime();
 80006e2:	f004 fb57 	bl	8004d94 <HAL_GetTick>
 80006e6:	4603      	mov	r3, r0
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b3e      	ldr	r3, [pc, #248]	@ (80007e4 <checkButton+0x108>)
 80006ec:	601a      	str	r2, [r3, #0]

  if(HAL_GPIO_ReadPin(GPIO_Port(BUTTON_NAME), Pin(BUTTON_NAME)))
 80006ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006f2:	483d      	ldr	r0, [pc, #244]	@ (80007e8 <checkButton+0x10c>)
 80006f4:	f004 fee2 	bl	80054bc <HAL_GPIO_ReadPin>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d002      	beq.n	8000704 <checkButton+0x28>
    state = 1 - BUTTON_ON;
 80006fe:	2301      	movs	r3, #1
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	e001      	b.n	8000708 <checkButton+0x2c>
  else
    state = BUTTON_ON;
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]

  if(state == 0 && prevState == 1)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d10c      	bne.n	8000728 <checkButton+0x4c>
 800070e:	4b37      	ldr	r3, [pc, #220]	@ (80007ec <checkButton+0x110>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b01      	cmp	r3, #1
 8000714:	d108      	bne.n	8000728 <checkButton+0x4c>
  {
    btTime = millis; prevState = state;
 8000716:	4b33      	ldr	r3, [pc, #204]	@ (80007e4 <checkButton+0x108>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4a35      	ldr	r2, [pc, #212]	@ (80007f0 <checkButton+0x114>)
 800071c:	6013      	str	r3, [r2, #0]
 800071e:	4a33      	ldr	r2, [pc, #204]	@ (80007ec <checkButton+0x110>)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6013      	str	r3, [r2, #0]
    return 0;
 8000724:	2300      	movs	r3, #0
 8000726:	e059      	b.n	80007dc <checkButton+0x100>
  } // button just pressed

  if(state == 1 && prevState == 0)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d131      	bne.n	8000792 <checkButton+0xb6>
 800072e:	4b2f      	ldr	r3, [pc, #188]	@ (80007ec <checkButton+0x110>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d12d      	bne.n	8000792 <checkButton+0xb6>
  { // button just released
    prevState = state;
 8000736:	4a2d      	ldr	r2, [pc, #180]	@ (80007ec <checkButton+0x110>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	6013      	str	r3, [r2, #0]
    if(millis - btTime >= btDebounce && millis - btTime < btLongClick)
 800073c:	4b29      	ldr	r3, [pc, #164]	@ (80007e4 <checkButton+0x108>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <checkButton+0x114>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	1ad2      	subs	r2, r2, r3
 8000746:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <checkButton+0x118>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	429a      	cmp	r2, r3
 800074c:	db21      	blt.n	8000792 <checkButton+0xb6>
 800074e:	4b25      	ldr	r3, [pc, #148]	@ (80007e4 <checkButton+0x108>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <checkButton+0x114>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	1ad2      	subs	r2, r2, r3
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <checkButton+0x11c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	429a      	cmp	r2, r3
 800075e:	da18      	bge.n	8000792 <checkButton+0xb6>
    {
      if(millis - btTime2 < btMultiClick)
 8000760:	4b20      	ldr	r3, [pc, #128]	@ (80007e4 <checkButton+0x108>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <checkButton+0x120>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	1ad2      	subs	r2, r2, r3
 800076a:	4b25      	ldr	r3, [pc, #148]	@ (8000800 <checkButton+0x124>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	429a      	cmp	r2, r3
 8000770:	da05      	bge.n	800077e <checkButton+0xa2>
        clickCnt++;
 8000772:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <checkButton+0x128>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3301      	adds	r3, #1
 8000778:	4a22      	ldr	r2, [pc, #136]	@ (8000804 <checkButton+0x128>)
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	e002      	b.n	8000784 <checkButton+0xa8>
      else
        clickCnt = 1;
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <checkButton+0x128>)
 8000780:	2201      	movs	r2, #1
 8000782:	601a      	str	r2, [r3, #0]
      btTime2 = millis;
 8000784:	4b17      	ldr	r3, [pc, #92]	@ (80007e4 <checkButton+0x108>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a1c      	ldr	r2, [pc, #112]	@ (80007fc <checkButton+0x120>)
 800078a:	6013      	str	r3, [r2, #0]
      return clickCnt; 
 800078c:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <checkButton+0x128>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	e024      	b.n	80007dc <checkButton+0x100>
    } 
  }

  if(state == 0 && millis - btTime >= btLongerClick)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d10e      	bne.n	80007b6 <checkButton+0xda>
 8000798:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <checkButton+0x108>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <checkButton+0x114>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	1ad2      	subs	r2, r2, r3
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <checkButton+0x12c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	db05      	blt.n	80007b6 <checkButton+0xda>
  {
    prevState = state;
 80007aa:	4a10      	ldr	r2, [pc, #64]	@ (80007ec <checkButton+0x110>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6013      	str	r3, [r2, #0]
    return -2;
 80007b0:	f06f 0301 	mvn.w	r3, #1
 80007b4:	e012      	b.n	80007dc <checkButton+0x100>
  }

  if(state == 0 && millis - btTime >= btLongClick)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10e      	bne.n	80007da <checkButton+0xfe>
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <checkButton+0x108>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <checkButton+0x114>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	1ad2      	subs	r2, r2, r3
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <checkButton+0x11c>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	db05      	blt.n	80007da <checkButton+0xfe>
  {
    prevState = state;
 80007ce:	4a07      	ldr	r2, [pc, #28]	@ (80007ec <checkButton+0x110>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6013      	str	r3, [r2, #0]
    return -1;
 80007d4:	f04f 33ff 	mov.w	r3, #4294967295
 80007d8:	e000      	b.n	80007dc <checkButton+0x100>
  }

  return 0;
 80007da:	2300      	movs	r3, #0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	24000148 	.word	0x24000148
 80007e8:	58020800 	.word	0x58020800
 80007ec:	24000010 	.word	0x24000010
 80007f0:	24000140 	.word	0x24000140
 80007f4:	24000014 	.word	0x24000014
 80007f8:	2400001c 	.word	0x2400001c
 80007fc:	24000144 	.word	0x24000144
 8000800:	24000018 	.word	0x24000018
 8000804:	24000024 	.word	0x24000024
 8000808:	24000020 	.word	0x24000020

0800080c <handleButton>:

int prevButtonState = 0;

int handleButton()
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  prevButtonState = buttonState;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <handleButton+0x20>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a06      	ldr	r2, [pc, #24]	@ (8000830 <handleButton+0x24>)
 8000816:	6013      	str	r3, [r2, #0]
  buttonState = checkButton();
 8000818:	f7ff ff60 	bl	80006dc <checkButton>
 800081c:	4603      	mov	r3, r0
 800081e:	4a03      	ldr	r2, [pc, #12]	@ (800082c <handleButton+0x20>)
 8000820:	6013      	str	r3, [r2, #0]
  return buttonState;
 8000822:	4b02      	ldr	r3, [pc, #8]	@ (800082c <handleButton+0x20>)
 8000824:	681b      	ldr	r3, [r3, #0]
}
 8000826:	4618      	mov	r0, r3
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2400013c 	.word	0x2400013c
 8000830:	2400014c 	.word	0x2400014c

08000834 <fastSin>:
  220,223,225,227,229,231,232,234,236,238,239,241,242,243,245,246,247,248,249,250,251,251,252,253,253,254,254,254,254,254,
  255
};

int fastSin(int i)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  while(i < 0) i += 360;
 800083c:	e003      	b.n	8000846 <fastSin+0x12>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	dbf8      	blt.n	800083e <fastSin+0xa>
  while(i >= 360) i -= 360;
 800084c:	e003      	b.n	8000856 <fastSin+0x22>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800085c:	daf7      	bge.n	800084e <fastSin+0x1a>
  if(i < 90)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2b59      	cmp	r3, #89	@ 0x59
 8000862:	dc04      	bgt.n	800086e <fastSin+0x3a>
    return(sinTab[i]);
 8000864:	4a10      	ldr	r2, [pc, #64]	@ (80008a8 <fastSin+0x74>)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	e016      	b.n	800089c <fastSin+0x68>
  else if(i < 180)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2bb3      	cmp	r3, #179	@ 0xb3
 8000872:	dc05      	bgt.n	8000880 <fastSin+0x4c>
    return(sinTab[180 - i]);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 800087a:	4a0b      	ldr	r2, [pc, #44]	@ (80008a8 <fastSin+0x74>)
 800087c:	5cd3      	ldrb	r3, [r2, r3]
 800087e:	e00d      	b.n	800089c <fastSin+0x68>
  else if(i < 270)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000886:	da04      	bge.n	8000892 <fastSin+0x5e>
    return(sinTab[i - 180]);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3bb4      	subs	r3, #180	@ 0xb4
 800088c:	4a06      	ldr	r2, [pc, #24]	@ (80008a8 <fastSin+0x74>)
 800088e:	5cd3      	ldrb	r3, [r2, r3]
 8000890:	e004      	b.n	800089c <fastSin+0x68>
  else
    return(sinTab[360 - i]);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8000898:	4a03      	ldr	r2, [pc, #12]	@ (80008a8 <fastSin+0x74>)
 800089a:	5cd3      	ldrb	r3, [r2, r3]
}
 800089c:	4618      	mov	r0, r3
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	0800dca4 	.word	0x0800dca4

080008ac <fastCos>:

int fastCos(int i)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  return fastSin(i + 90);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	335a      	adds	r3, #90	@ 0x5a
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ffbb 	bl	8000834 <fastSin>
 80008be:	4603      	mov	r3, r0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <rasterize>:
int numVisible = 0;
int lightShade = 0;

// simple Amiga like blitter implementation
void rasterize(int x0, int y0, int x1, int y1, int16_t *line)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b08b      	sub	sp, #44	@ 0x2c
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
 80008d4:	603b      	str	r3, [r7, #0]
  if((y0 < yFr && y1 < yFr) || (y0 >= yFr + NLINES && y1 >= yFr + NLINES))
 80008d6:	4b56      	ldr	r3, [pc, #344]	@ (8000a30 <rasterize+0x168>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	429a      	cmp	r2, r3
 80008de:	da05      	bge.n	80008ec <rasterize+0x24>
 80008e0:	4b53      	ldr	r3, [pc, #332]	@ (8000a30 <rasterize+0x168>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	f2c0 8099 	blt.w	8000a1e <rasterize+0x156>
 80008ec:	4b50      	ldr	r3, [pc, #320]	@ (8000a30 <rasterize+0x168>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3327      	adds	r3, #39	@ 0x27
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	dd06      	ble.n	8000906 <rasterize+0x3e>
 80008f8:	4b4d      	ldr	r3, [pc, #308]	@ (8000a30 <rasterize+0x168>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	3327      	adds	r3, #39	@ 0x27
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	429a      	cmp	r2, r3
 8000902:	f300 808c 	bgt.w	8000a1e <rasterize+0x156>
    return; // exit if line outside rasterized area
  int dx = abs(x1 - x0);
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	1ad3      	subs	r3, r2, r3
 800090c:	2b00      	cmp	r3, #0
 800090e:	bfb8      	it	lt
 8000910:	425b      	neglt	r3, r3
 8000912:	623b      	str	r3, [r7, #32]
  int dy = abs(y1 - y0);
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	2b00      	cmp	r3, #0
 800091c:	bfb8      	it	lt
 800091e:	425b      	neglt	r3, r3
 8000920:	61fb      	str	r3, [r7, #28]
  int err2, err = dx - dy;
 8000922:	6a3a      	ldr	r2, [r7, #32]
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
  int sx = (x0 < x1) ? 1 : -1;
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	429a      	cmp	r2, r3
 8000930:	da01      	bge.n	8000936 <rasterize+0x6e>
 8000932:	2301      	movs	r3, #1
 8000934:	e001      	b.n	800093a <rasterize+0x72>
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	61bb      	str	r3, [r7, #24]
  int sy = (y0 < y1) ? 1 : -1;
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	429a      	cmp	r2, r3
 8000942:	da01      	bge.n	8000948 <rasterize+0x80>
 8000944:	2301      	movs	r3, #1
 8000946:	e001      	b.n	800094c <rasterize+0x84>
 8000948:	f04f 33ff 	mov.w	r3, #4294967295
 800094c:	617b      	str	r3, [r7, #20]
  
  while(1)
  {
    if(y0 >= yFr && y0 < yFr + NLINES)
 800094e:	4b38      	ldr	r3, [pc, #224]	@ (8000a30 <rasterize+0x168>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	68ba      	ldr	r2, [r7, #8]
 8000954:	429a      	cmp	r2, r3
 8000956:	db3d      	blt.n	80009d4 <rasterize+0x10c>
 8000958:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <rasterize+0x168>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3327      	adds	r3, #39	@ 0x27
 800095e:	68ba      	ldr	r2, [r7, #8]
 8000960:	429a      	cmp	r2, r3
 8000962:	dc37      	bgt.n	80009d4 <rasterize+0x10c>
    {
      if(x0 < line[2 * (y0 - yFr) + 0])
 8000964:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <rasterize+0x168>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000970:	4413      	add	r3, r2
 8000972:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000976:	461a      	mov	r2, r3
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	4293      	cmp	r3, r2
 800097c:	da0b      	bge.n	8000996 <rasterize+0xce>
        line[2 * (y0 - yFr) + 0] = x0 > 0 ? x0 : 0;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 8000984:	4b2a      	ldr	r3, [pc, #168]	@ (8000a30 <rasterize+0x168>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	68ba      	ldr	r2, [r7, #8]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000990:	4413      	add	r3, r2
 8000992:	b20a      	sxth	r2, r1
 8000994:	801a      	strh	r2, [r3, #0]
      if(x0 > line[2 * (y0 - yFr) + 1])
 8000996:	4b26      	ldr	r3, [pc, #152]	@ (8000a30 <rasterize+0x168>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	68ba      	ldr	r2, [r7, #8]
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	3302      	adds	r3, #2
 80009a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009a4:	4413      	add	r3, r2
 80009a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009aa:	461a      	mov	r2, r3
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	4293      	cmp	r3, r2
 80009b0:	dd10      	ble.n	80009d4 <rasterize+0x10c>
        line[2 * (y0 - yFr) + 1] = x0 < WD_3D ? x0 : WD_3D - 1;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f240 123f 	movw	r2, #319	@ 0x13f
 80009b8:	4293      	cmp	r3, r2
 80009ba:	bfa8      	it	ge
 80009bc:	4613      	movge	r3, r2
 80009be:	4619      	mov	r1, r3
 80009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <rasterize+0x168>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	68ba      	ldr	r2, [r7, #8]
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	3302      	adds	r3, #2
 80009cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009ce:	4413      	add	r3, r2
 80009d0:	b20a      	sxth	r2, r1
 80009d2:	801a      	strh	r2, [r3, #0]
    }

    if(x0 == x1 && y0 == y1)
 80009d4:	68fa      	ldr	r2, [r7, #12]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d103      	bne.n	80009e4 <rasterize+0x11c>
 80009dc:	68ba      	ldr	r2, [r7, #8]
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d01e      	beq.n	8000a22 <rasterize+0x15a>
      return;
    err2 = err + err;
 80009e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	613b      	str	r3, [r7, #16]
    if(err2 > -dy)
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	425b      	negs	r3, r3
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	dd07      	ble.n	8000a04 <rasterize+0x13c>
    {
      err -= dy;
 80009f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24
      x0 += sx;
 80009fc:	68fa      	ldr	r2, [r7, #12]
 80009fe:	69bb      	ldr	r3, [r7, #24]
 8000a00:	4413      	add	r3, r2
 8000a02:	60fb      	str	r3, [r7, #12]
    }
    if(err2 < dx)
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	6a3b      	ldr	r3, [r7, #32]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	daa0      	bge.n	800094e <rasterize+0x86>
    {
      err += dx;
 8000a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a0e:	6a3b      	ldr	r3, [r7, #32]
 8000a10:	4413      	add	r3, r2
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
      y0 += sy;
 8000a14:	68ba      	ldr	r2, [r7, #8]
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	4413      	add	r3, r2
 8000a1a:	60bb      	str	r3, [r7, #8]
    if(y0 >= yFr && y0 < yFr + NLINES)
 8000a1c:	e797      	b.n	800094e <rasterize+0x86>
    return; // exit if line outside rasterized area
 8000a1e:	bf00      	nop
 8000a20:	e000      	b.n	8000a24 <rasterize+0x15c>
      return;
 8000a22:	bf00      	nop
    }
  }
}
 8000a24:	372c      	adds	r7, #44	@ 0x2c
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	2400c978 	.word	0x2400c978

08000a34 <drawQuad>:

void drawQuad(int x0, int y0, int x1, int y1, int x2, int y2, int x3, int y3, uint16_t c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b0b0      	sub	sp, #192	@ 0xc0
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
 8000a40:	603b      	str	r3, [r7, #0]
  int x, y;
  int16_t line[NLINES * 2];
  for(y = 0; y < NLINES; y++)
 8000a42:	2300      	movs	r3, #0
 8000a44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000a48:	e019      	b.n	8000a7e <drawQuad+0x4a>
  {
    line[2 * y + 0] = WD_3D + 1;
 8000a4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	33b8      	adds	r3, #184	@ 0xb8
 8000a54:	443b      	add	r3, r7
 8000a56:	f240 1241 	movw	r2, #321	@ 0x141
 8000a5a:	f823 2ca8 	strh.w	r2, [r3, #-168]
    line[2 * y + 1] = -1;
 8000a5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	3301      	adds	r3, #1
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	33b8      	adds	r3, #184	@ 0xb8
 8000a6a:	443b      	add	r3, r7
 8000a6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a70:	f823 2ca8 	strh.w	r2, [r3, #-168]
  for(y = 0; y < NLINES; y++)
 8000a74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000a78:	3301      	adds	r3, #1
 8000a7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000a7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000a82:	2b27      	cmp	r3, #39	@ 0x27
 8000a84:	dde1      	ble.n	8000a4a <drawQuad+0x16>
  }

  rasterize(x0, y0, x1, y1, line);
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	68b9      	ldr	r1, [r7, #8]
 8000a92:	68f8      	ldr	r0, [r7, #12]
 8000a94:	f7ff ff18 	bl	80008c8 <rasterize>
  rasterize(x1, y1, x2, y2, line);
 8000a98:	f107 0310 	add.w	r3, r7, #16
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000aa2:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8000aa6:	6839      	ldr	r1, [r7, #0]
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f7ff ff0d 	bl	80008c8 <rasterize>
  rasterize(x2, y2, x3, y3, line);
 8000aae:	f107 0310 	add.w	r3, r7, #16
 8000ab2:	9300      	str	r3, [sp, #0]
 8000ab4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000ab8:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8000abc:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8000ac0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8000ac4:	f7ff ff00 	bl	80008c8 <rasterize>
  rasterize(x3, y3, x0, y0, line);
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8000ad6:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8000ada:	f7ff fef5 	bl	80008c8 <rasterize>

  for(y = 0; y < NLINES; y++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000ae4:	e046      	b.n	8000b74 <drawQuad+0x140>
    if(line[2 * y + 1] > line[2 * y + 0])
 8000ae6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	3301      	adds	r3, #1
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	33b8      	adds	r3, #184	@ 0xb8
 8000af2:	443b      	add	r3, r7
 8000af4:	f933 2ca8 	ldrsh.w	r2, [r3, #-168]
 8000af8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	33b8      	adds	r3, #184	@ 0xb8
 8000b02:	443b      	add	r3, r7
 8000b04:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	dd2e      	ble.n	8000b6a <drawQuad+0x136>
      for(x = line[2 * y + 0]; x <= line[2 * y + 1]; x++)
 8000b0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	33b8      	adds	r3, #184	@ 0xb8
 8000b16:	443b      	add	r3, r7
 8000b18:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000b20:	e015      	b.n	8000b4e <drawQuad+0x11a>
        frBuf[SCR_WD * y + x] = c;
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <drawQuad+0x154>)
 8000b24:	6819      	ldr	r1, [r3, #0]
 8000b26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	019b      	lsls	r3, r3, #6
 8000b32:	461a      	mov	r2, r3
 8000b34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000b38:	4413      	add	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	440b      	add	r3, r1
 8000b3e:	f8b7 20d0 	ldrh.w	r2, [r7, #208]	@ 0xd0
 8000b42:	801a      	strh	r2, [r3, #0]
      for(x = line[2 * y + 0]; x <= line[2 * y + 1]; x++)
 8000b44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000b48:	3301      	adds	r3, #1
 8000b4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000b4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	3301      	adds	r3, #1
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	33b8      	adds	r3, #184	@ 0xb8
 8000b5a:	443b      	add	r3, r7
 8000b5c:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000b60:	461a      	mov	r2, r3
 8000b62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000b66:	4293      	cmp	r3, r2
 8000b68:	dddb      	ble.n	8000b22 <drawQuad+0xee>
  for(y = 0; y < NLINES; y++)
 8000b6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b6e:	3301      	adds	r3, #1
 8000b70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000b74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b78:	2b27      	cmp	r3, #39	@ 0x27
 8000b7a:	ddb4      	ble.n	8000ae6 <drawQuad+0xb2>
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	37b8      	adds	r7, #184	@ 0xb8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	24000034 	.word	0x24000034

08000b8c <drawTri>:

void drawTri(int x0, int y0, int x1, int y1, int x2, int y2, uint16_t c)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b0b0      	sub	sp, #192	@ 0xc0
 8000b90:	af02      	add	r7, sp, #8
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
 8000b98:	603b      	str	r3, [r7, #0]
  int x, y;
  int16_t line[NLINES * 2];
  for(y=0; y < NLINES; y++)
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000ba0:	e019      	b.n	8000bd6 <drawTri+0x4a>
  {
    line[2 * y + 0] = WD_3D + 1;
 8000ba2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	33b8      	adds	r3, #184	@ 0xb8
 8000bac:	443b      	add	r3, r7
 8000bae:	f240 1241 	movw	r2, #321	@ 0x141
 8000bb2:	f823 2ca8 	strh.w	r2, [r3, #-168]
    line[2 * y + 1] = -1;
 8000bb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	33b8      	adds	r3, #184	@ 0xb8
 8000bc2:	443b      	add	r3, r7
 8000bc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bc8:	f823 2ca8 	strh.w	r2, [r3, #-168]
  for(y=0; y < NLINES; y++)
 8000bcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000bd6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bda:	2b27      	cmp	r3, #39	@ 0x27
 8000bdc:	dde1      	ble.n	8000ba2 <drawTri+0x16>
  }

  rasterize(x0, y0, x1, y1, line);
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	68b9      	ldr	r1, [r7, #8]
 8000bea:	68f8      	ldr	r0, [r7, #12]
 8000bec:	f7ff fe6c 	bl	80008c8 <rasterize>
  rasterize(x1, y1, x2, y2, line);
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000bfa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8000bfe:	6839      	ldr	r1, [r7, #0]
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f7ff fe61 	bl	80008c8 <rasterize>
  rasterize(x2, y2, x0, y0, line);
 8000c06:	f107 0310 	add.w	r3, r7, #16
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8000c14:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8000c18:	f7ff fe56 	bl	80008c8 <rasterize>

  for(y = 0; y < NLINES; y++)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000c22:	e046      	b.n	8000cb2 <drawTri+0x126>
    if(line[2 * y + 1] > line[2 * y + 0])
 8000c24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	33b8      	adds	r3, #184	@ 0xb8
 8000c30:	443b      	add	r3, r7
 8000c32:	f933 2ca8 	ldrsh.w	r2, [r3, #-168]
 8000c36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	33b8      	adds	r3, #184	@ 0xb8
 8000c40:	443b      	add	r3, r7
 8000c42:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	dd2e      	ble.n	8000ca8 <drawTri+0x11c>
      for(x = line[2 * y + 0]; x <= line[2 * y + 1]; x++)
 8000c4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	33b8      	adds	r3, #184	@ 0xb8
 8000c54:	443b      	add	r3, r7
 8000c56:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000c5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000c5e:	e015      	b.n	8000c8c <drawTri+0x100>
        frBuf[SCR_WD * y + x] = c;
 8000c60:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <drawTri+0x138>)
 8000c62:	6819      	ldr	r1, [r3, #0]
 8000c64:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8000c68:	4613      	mov	r3, r2
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	019b      	lsls	r3, r3, #6
 8000c70:	461a      	mov	r2, r3
 8000c72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000c76:	4413      	add	r3, r2
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	440b      	add	r3, r1
 8000c7c:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	@ 0xc8
 8000c80:	801a      	strh	r2, [r3, #0]
      for(x = line[2 * y + 0]; x <= line[2 * y + 1]; x++)
 8000c82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000c86:	3301      	adds	r3, #1
 8000c88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000c8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	3301      	adds	r3, #1
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	33b8      	adds	r3, #184	@ 0xb8
 8000c98:	443b      	add	r3, r7
 8000c9a:	f933 3ca8 	ldrsh.w	r3, [r3, #-168]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	dddb      	ble.n	8000c60 <drawTri+0xd4>
  for(y = 0; y < NLINES; y++)
 8000ca8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000cac:	3301      	adds	r3, #1
 8000cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000cb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000cb6:	2b27      	cmp	r3, #39	@ 0x27
 8000cb8:	ddb4      	ble.n	8000c24 <drawTri+0x98>
}
 8000cba:	bf00      	nop
 8000cbc:	bf00      	nop
 8000cbe:	37b8      	adds	r7, #184	@ 0xb8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	24000034 	.word	0x24000034

08000cc8 <cullQuads>:

void cullQuads(int16_t *v)
{
 8000cc8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000ccc:	b08e      	sub	sp, #56	@ 0x38
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
 8000cd2:	466b      	mov	r3, sp
 8000cd4:	461e      	mov	r6, r3
  // backface culling
  numVisible = 0;
 8000cd6:	4ba2      	ldr	r3, [pc, #648]	@ (8000f60 <cullQuads+0x298>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
  int x1, y1, x2, y2, z;
  for(int i = 0; i < numPolys; i++)
 8000cdc:	2300      	movs	r3, #0
 8000cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ce0:	e0cf      	b.n	8000e82 <cullQuads+0x1ba>
  {
    if(bfCull)
 8000ce2:	4ba0      	ldr	r3, [pc, #640]	@ (8000f64 <cullQuads+0x29c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 80be 	beq.w	8000e68 <cullQuads+0x1a0>
    {
      x1 = v[3 * polys[4 * i + 0] + 0] - v[3 * polys[4 * i + 1] + 0];
 8000cec:	4b9e      	ldr	r3, [pc, #632]	@ (8000f68 <cullQuads+0x2a0>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000cf2:	0092      	lsls	r2, r2, #2
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	4413      	add	r3, r2
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	461a      	mov	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4413      	add	r3, r2
 8000d08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4b96      	ldr	r3, [pc, #600]	@ (8000f68 <cullQuads+0x2a0>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	3301      	adds	r3, #1
 8000d18:	4413      	add	r3, r2
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4613      	mov	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	461a      	mov	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d30:	1acb      	subs	r3, r1, r3
 8000d32:	61bb      	str	r3, [r7, #24]
      y1 = v[3 * polys[4 * i + 0] + 1] - v[3 * polys[4 * i + 1] + 1];
 8000d34:	4b8c      	ldr	r3, [pc, #560]	@ (8000f68 <cullQuads+0x2a0>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4613      	mov	r3, r2
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	4413      	add	r3, r2
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	3302      	adds	r3, #2
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	4413      	add	r3, r2
 8000d50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d54:	4619      	mov	r1, r3
 8000d56:	4b84      	ldr	r3, [pc, #528]	@ (8000f68 <cullQuads+0x2a0>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	3301      	adds	r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	461a      	mov	r2, r3
 8000d66:	4613      	mov	r3, r2
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	4413      	add	r3, r2
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	3302      	adds	r3, #2
 8000d70:	687a      	ldr	r2, [r7, #4]
 8000d72:	4413      	add	r3, r2
 8000d74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d78:	1acb      	subs	r3, r1, r3
 8000d7a:	617b      	str	r3, [r7, #20]
      x2 = v[3 * polys[4 * i + 2] + 0] - v[3 * polys[4 * i + 1] + 0];
 8000d7c:	4b7a      	ldr	r3, [pc, #488]	@ (8000f68 <cullQuads+0x2a0>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	3302      	adds	r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	4413      	add	r3, r2
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	461a      	mov	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4b71      	ldr	r3, [pc, #452]	@ (8000f68 <cullQuads+0x2a0>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	3301      	adds	r3, #1
 8000daa:	4413      	add	r3, r2
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	4613      	mov	r3, r2
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4413      	add	r3, r2
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	461a      	mov	r2, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dc2:	1acb      	subs	r3, r1, r3
 8000dc4:	613b      	str	r3, [r7, #16]
      y2 = v[3 * polys[4 * i + 2] + 1] - v[3 * polys[4 * i + 1] + 1];
 8000dc6:	4b68      	ldr	r3, [pc, #416]	@ (8000f68 <cullQuads+0x2a0>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	3302      	adds	r3, #2
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	3302      	adds	r3, #2
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000de8:	4619      	mov	r1, r3
 8000dea:	4b5f      	ldr	r3, [pc, #380]	@ (8000f68 <cullQuads+0x2a0>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	3301      	adds	r3, #1
 8000df4:	4413      	add	r3, r2
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	4413      	add	r3, r2
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	3302      	adds	r3, #2
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	4413      	add	r3, r2
 8000e08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e0c:	1acb      	subs	r3, r1, r3
 8000e0e:	60fb      	str	r3, [r7, #12]
      z = x1 * y2 - y1 * x2;
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	fb03 f202 	mul.w	r2, r3, r2
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	6939      	ldr	r1, [r7, #16]
 8000e1c:	fb01 f303 	mul.w	r3, r1, r3
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	60bb      	str	r3, [r7, #8]
      normZ[i] = z < 0 ? -z : z;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	bfb8      	it	lt
 8000e2a:	425b      	neglt	r3, r3
 8000e2c:	b299      	uxth	r1, r3
 8000e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8000f6c <cullQuads+0x2a4>)
 8000e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      if((!orient && z < 0) || (orient && z > 0))
 8000e36:	4b4e      	ldr	r3, [pc, #312]	@ (8000f70 <cullQuads+0x2a8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d102      	bne.n	8000e44 <cullQuads+0x17c>
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	db06      	blt.n	8000e52 <cullQuads+0x18a>
 8000e44:	4b4a      	ldr	r3, [pc, #296]	@ (8000f70 <cullQuads+0x2a8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d017      	beq.n	8000e7c <cullQuads+0x1b4>
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	dd14      	ble.n	8000e7c <cullQuads+0x1b4>
        sortedPolys[numVisible++] = i;
 8000e52:	4b43      	ldr	r3, [pc, #268]	@ (8000f60 <cullQuads+0x298>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	4941      	ldr	r1, [pc, #260]	@ (8000f60 <cullQuads+0x298>)
 8000e5a:	600a      	str	r2, [r1, #0]
 8000e5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e5e:	b291      	uxth	r1, r2
 8000e60:	4a44      	ldr	r2, [pc, #272]	@ (8000f74 <cullQuads+0x2ac>)
 8000e62:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e66:	e009      	b.n	8000e7c <cullQuads+0x1b4>
    }
    else
      sortedPolys[numVisible++] = i;
 8000e68:	4b3d      	ldr	r3, [pc, #244]	@ (8000f60 <cullQuads+0x298>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	1c5a      	adds	r2, r3, #1
 8000e6e:	493c      	ldr	r1, [pc, #240]	@ (8000f60 <cullQuads+0x298>)
 8000e70:	600a      	str	r2, [r1, #0]
 8000e72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e74:	b291      	uxth	r1, r2
 8000e76:	4a3f      	ldr	r2, [pc, #252]	@ (8000f74 <cullQuads+0x2ac>)
 8000e78:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i = 0; i < numPolys; i++)
 8000e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e7e:	3301      	adds	r3, #1
 8000e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e82:	4b3d      	ldr	r3, [pc, #244]	@ (8000f78 <cullQuads+0x2b0>)
 8000e84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	f6ff af28 	blt.w	8000ce2 <cullQuads+0x1a>
    //char txt[30];
    //snprintf(txt, 30, "%d z=%6d  dr=%2d r0=%d", i, z, sortedQuads[i], rot[0]);
    //Serial.println(txt);
  }
  
  int i, j, zPoly[numVisible];
 8000e92:	4b33      	ldr	r3, [pc, #204]	@ (8000f60 <cullQuads+0x298>)
 8000e94:	6819      	ldr	r1, [r3, #0]
 8000e96:	1e4b      	subs	r3, r1, #1
 8000e98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e9a:	460a      	mov	r2, r1
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	4699      	mov	r9, r3
 8000ea2:	f04f 0200 	mov.w	r2, #0
 8000ea6:	f04f 0300 	mov.w	r3, #0
 8000eaa:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000eae:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000eb2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000eb6:	460a      	mov	r2, r1
 8000eb8:	2300      	movs	r3, #0
 8000eba:	4614      	mov	r4, r2
 8000ebc:	461d      	mov	r5, r3
 8000ebe:	f04f 0200 	mov.w	r2, #0
 8000ec2:	f04f 0300 	mov.w	r3, #0
 8000ec6:	016b      	lsls	r3, r5, #5
 8000ec8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000ecc:	0162      	lsls	r2, r4, #5
 8000ece:	460b      	mov	r3, r1
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	3307      	adds	r3, #7
 8000ed4:	08db      	lsrs	r3, r3, #3
 8000ed6:	00db      	lsls	r3, r3, #3
 8000ed8:	ebad 0d03 	sub.w	sp, sp, r3
 8000edc:	466b      	mov	r3, sp
 8000ede:	3303      	adds	r3, #3
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  // average Z of the polygon
  for(i = 0; i < numVisible; ++i)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000eea:	e02e      	b.n	8000f4a <cullQuads+0x282>
  {
    zPoly[i] = 0.0;
 8000eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(j = 0; j < 4; ++j)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000efa:	e020      	b.n	8000f3e <cullQuads+0x276>
      zPoly[i] += v[3 * polys[4 * sortedPolys[i] + j] + 2];
 8000efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f04:	4b18      	ldr	r3, [pc, #96]	@ (8000f68 <cullQuads+0x2a0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	481a      	ldr	r0, [pc, #104]	@ (8000f74 <cullQuads+0x2ac>)
 8000f0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000f0c:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000f10:	0088      	lsls	r0, r1, #2
 8000f12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f14:	4401      	add	r1, r0
 8000f16:	440b      	add	r3, r1
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	440b      	add	r3, r1
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	3304      	adds	r3, #4
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	440b      	add	r3, r1
 8000f2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2e:	18d1      	adds	r1, r2, r3
 8000f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(j = 0; j < 4; ++j)
 8000f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	dddb      	ble.n	8000efc <cullQuads+0x234>
  for(i = 0; i < numVisible; ++i)
 8000f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f46:	3301      	adds	r3, #1
 8000f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f4a:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <cullQuads+0x298>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbcb      	blt.n	8000eec <cullQuads+0x224>
  }

  // sort by Z
  for(i = 0; i < numVisible - 1; ++i)
 8000f54:	2300      	movs	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f58:	e04a      	b.n	8000ff0 <cullQuads+0x328>
  {
    for(j = i; j < numVisible; ++j)
 8000f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f5e:	e03f      	b.n	8000fe0 <cullQuads+0x318>
 8000f60:	2400d2d0 	.word	0x2400d2d0
 8000f64:	24000030 	.word	0x24000030
 8000f68:	2400c988 	.word	0x2400c988
 8000f6c:	2400d0e8 	.word	0x2400d0e8
 8000f70:	24000170 	.word	0x24000170
 8000f74:	2400cf08 	.word	0x2400cf08
 8000f78:	2400c984 	.word	0x2400c984
    {
      if(zPoly[i] < zPoly[j])
 8000f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f80:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	da24      	bge.n	8000fda <cullQuads+0x312>
      {
        swap(zPoly[j], zPoly[i]);
 8000f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f98:	623b      	str	r3, [r7, #32]
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f9e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fae:	6a39      	ldr	r1, [r7, #32]
 8000fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        swap(sortedPolys[j], sortedPolys[i]);
 8000fb4:	4a15      	ldr	r2, [pc, #84]	@ (800100c <cullQuads+0x344>)
 8000fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	4a13      	ldr	r2, [pc, #76]	@ (800100c <cullQuads+0x344>)
 8000fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000fc6:	4a11      	ldr	r2, [pc, #68]	@ (800100c <cullQuads+0x344>)
 8000fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	b299      	uxth	r1, r3
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800100c <cullQuads+0x344>)
 8000fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(j = i; j < numVisible; ++j)
 8000fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fdc:	3301      	adds	r3, #1
 8000fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <cullQuads+0x348>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	dbc8      	blt.n	8000f7c <cullQuads+0x2b4>
  for(i = 0; i < numVisible - 1; ++i)
 8000fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fec:	3301      	adds	r3, #1
 8000fee:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <cullQuads+0x348>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	dbae      	blt.n	8000f5a <cullQuads+0x292>
 8000ffc:	46b5      	mov	sp, r6
      }
    }
  }
}
 8000ffe:	bf00      	nop
 8001000:	3738      	adds	r7, #56	@ 0x38
 8001002:	46bd      	mov	sp, r7
 8001004:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	2400cf08 	.word	0x2400cf08
 8001010:	2400d2d0 	.word	0x2400d2d0

08001014 <cullTris>:

void cullTris(int16_t *v)
{
 8001014:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001018:	b08e      	sub	sp, #56	@ 0x38
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	466b      	mov	r3, sp
 8001020:	461e      	mov	r6, r3
  // backface culling
  numVisible = 0;
 8001022:	4bac      	ldr	r3, [pc, #688]	@ (80012d4 <cullTris+0x2c0>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
  int x1, y1, x2, y2, z;
  for(int i = 0; i < numPolys; i++)
 8001028:	2300      	movs	r3, #0
 800102a:	637b      	str	r3, [r7, #52]	@ 0x34
 800102c:	e0df      	b.n	80011ee <cullTris+0x1da>
  {
    if(bfCull)
 800102e:	4baa      	ldr	r3, [pc, #680]	@ (80012d8 <cullTris+0x2c4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 80ce 	beq.w	80011d4 <cullTris+0x1c0>
    {
      x1 = v[3 * polys[3 * i + 0] + 0] - v[3 * polys[3 * i + 1] + 0];
 8001038:	4ba8      	ldr	r3, [pc, #672]	@ (80012dc <cullTris+0x2c8>)
 800103a:	6819      	ldr	r1, [r3, #0]
 800103c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800103e:	4613      	mov	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4413      	add	r3, r2
 8001044:	440b      	add	r3, r1
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4613      	mov	r3, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4413      	add	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	461a      	mov	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4413      	add	r3, r2
 8001058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105c:	4618      	mov	r0, r3
 800105e:	4b9f      	ldr	r3, [pc, #636]	@ (80012dc <cullTris+0x2c8>)
 8001060:	6819      	ldr	r1, [r3, #0]
 8001062:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	3301      	adds	r3, #1
 800106c:	440b      	add	r3, r1
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461a      	mov	r2, r3
 8001072:	4613      	mov	r3, r2
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	4413      	add	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	461a      	mov	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4413      	add	r3, r2
 8001080:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001084:	1ac3      	subs	r3, r0, r3
 8001086:	61bb      	str	r3, [r7, #24]
      y1 = v[3 * polys[3 * i + 0] + 1] - v[3 * polys[3 * i + 1] + 1];
 8001088:	4b94      	ldr	r3, [pc, #592]	@ (80012dc <cullTris+0x2c8>)
 800108a:	6819      	ldr	r1, [r3, #0]
 800108c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800108e:	4613      	mov	r3, r2
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	4413      	add	r3, r2
 8001094:	440b      	add	r3, r1
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	3302      	adds	r3, #2
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	4413      	add	r3, r2
 80010a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ac:	4618      	mov	r0, r3
 80010ae:	4b8b      	ldr	r3, [pc, #556]	@ (80012dc <cullTris+0x2c8>)
 80010b0:	6819      	ldr	r1, [r3, #0]
 80010b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010b4:	4613      	mov	r3, r2
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	4413      	add	r3, r2
 80010ba:	3301      	adds	r3, #1
 80010bc:	440b      	add	r3, r1
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4613      	mov	r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	4413      	add	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	3302      	adds	r3, #2
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d4:	1ac3      	subs	r3, r0, r3
 80010d6:	617b      	str	r3, [r7, #20]
      x2 = v[3 * polys[3 * i + 2] + 0] - v[3 * polys[3 * i + 1] + 0];
 80010d8:	4b80      	ldr	r3, [pc, #512]	@ (80012dc <cullTris+0x2c8>)
 80010da:	6819      	ldr	r1, [r3, #0]
 80010dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	3302      	adds	r3, #2
 80010e6:	440b      	add	r3, r1
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	461a      	mov	r2, r3
 80010ec:	4613      	mov	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4413      	add	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	461a      	mov	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fe:	4618      	mov	r0, r3
 8001100:	4b76      	ldr	r3, [pc, #472]	@ (80012dc <cullTris+0x2c8>)
 8001102:	6819      	ldr	r1, [r3, #0]
 8001104:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001106:	4613      	mov	r3, r2
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	4413      	add	r3, r2
 800110c:	3301      	adds	r3, #1
 800110e:	440b      	add	r3, r1
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	4613      	mov	r3, r2
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	4413      	add	r3, r2
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	461a      	mov	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001126:	1ac3      	subs	r3, r0, r3
 8001128:	613b      	str	r3, [r7, #16]
      y2 = v[3 * polys[3 * i + 2] + 1] - v[3 * polys[3 * i + 1] + 1];
 800112a:	4b6c      	ldr	r3, [pc, #432]	@ (80012dc <cullTris+0x2c8>)
 800112c:	6819      	ldr	r1, [r3, #0]
 800112e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001130:	4613      	mov	r3, r2
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	4413      	add	r3, r2
 8001136:	3302      	adds	r3, #2
 8001138:	440b      	add	r3, r1
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4613      	mov	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	4413      	add	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	3302      	adds	r3, #2
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	4413      	add	r3, r2
 800114c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001150:	4618      	mov	r0, r3
 8001152:	4b62      	ldr	r3, [pc, #392]	@ (80012dc <cullTris+0x2c8>)
 8001154:	6819      	ldr	r1, [r3, #0]
 8001156:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	3301      	adds	r3, #1
 8001160:	440b      	add	r3, r1
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	4613      	mov	r3, r2
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	4413      	add	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	3302      	adds	r3, #2
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	4413      	add	r3, r2
 8001174:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001178:	1ac3      	subs	r3, r0, r3
 800117a:	60fb      	str	r3, [r7, #12]
      z = x1 * y2 - y1 * x2;
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	fb03 f202 	mul.w	r2, r3, r2
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	6939      	ldr	r1, [r7, #16]
 8001188:	fb01 f303 	mul.w	r3, r1, r3
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	60bb      	str	r3, [r7, #8]
      normZ[i] = z < 0 ? -z : z;
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	2b00      	cmp	r3, #0
 8001194:	bfb8      	it	lt
 8001196:	425b      	neglt	r3, r3
 8001198:	b299      	uxth	r1, r3
 800119a:	4a51      	ldr	r2, [pc, #324]	@ (80012e0 <cullTris+0x2cc>)
 800119c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800119e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      if((!orient && z < 0) || (orient && z > 0)) sortedPolys[numVisible++] = i;
 80011a2:	4b50      	ldr	r3, [pc, #320]	@ (80012e4 <cullTris+0x2d0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <cullTris+0x19c>
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db06      	blt.n	80011be <cullTris+0x1aa>
 80011b0:	4b4c      	ldr	r3, [pc, #304]	@ (80012e4 <cullTris+0x2d0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d017      	beq.n	80011e8 <cullTris+0x1d4>
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	dd14      	ble.n	80011e8 <cullTris+0x1d4>
 80011be:	4b45      	ldr	r3, [pc, #276]	@ (80012d4 <cullTris+0x2c0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	1c5a      	adds	r2, r3, #1
 80011c4:	4943      	ldr	r1, [pc, #268]	@ (80012d4 <cullTris+0x2c0>)
 80011c6:	600a      	str	r2, [r1, #0]
 80011c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80011ca:	b291      	uxth	r1, r2
 80011cc:	4a46      	ldr	r2, [pc, #280]	@ (80012e8 <cullTris+0x2d4>)
 80011ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80011d2:	e009      	b.n	80011e8 <cullTris+0x1d4>
    }
    else
      sortedPolys[numVisible++] = i;
 80011d4:	4b3f      	ldr	r3, [pc, #252]	@ (80012d4 <cullTris+0x2c0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	1c5a      	adds	r2, r3, #1
 80011da:	493e      	ldr	r1, [pc, #248]	@ (80012d4 <cullTris+0x2c0>)
 80011dc:	600a      	str	r2, [r1, #0]
 80011de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80011e0:	b291      	uxth	r1, r2
 80011e2:	4a41      	ldr	r2, [pc, #260]	@ (80012e8 <cullTris+0x2d4>)
 80011e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i = 0; i < numPolys; i++)
 80011e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ea:	3301      	adds	r3, #1
 80011ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80011ee:	4b3f      	ldr	r3, [pc, #252]	@ (80012ec <cullTris+0x2d8>)
 80011f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f4:	461a      	mov	r2, r3
 80011f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f8:	4293      	cmp	r3, r2
 80011fa:	f6ff af18 	blt.w	800102e <cullTris+0x1a>
  }

  int i, j, zPoly[numVisible];
 80011fe:	4b35      	ldr	r3, [pc, #212]	@ (80012d4 <cullTris+0x2c0>)
 8001200:	6819      	ldr	r1, [r3, #0]
 8001202:	1e4b      	subs	r3, r1, #1
 8001204:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001206:	460a      	mov	r2, r1
 8001208:	2300      	movs	r3, #0
 800120a:	4690      	mov	r8, r2
 800120c:	4699      	mov	r9, r3
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	f04f 0300 	mov.w	r3, #0
 8001216:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800121a:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800121e:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001222:	460a      	mov	r2, r1
 8001224:	2300      	movs	r3, #0
 8001226:	4614      	mov	r4, r2
 8001228:	461d      	mov	r5, r3
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	016b      	lsls	r3, r5, #5
 8001234:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001238:	0162      	lsls	r2, r4, #5
 800123a:	460b      	mov	r3, r1
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	3307      	adds	r3, #7
 8001240:	08db      	lsrs	r3, r3, #3
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	ebad 0d03 	sub.w	sp, sp, r3
 8001248:	466b      	mov	r3, sp
 800124a:	3303      	adds	r3, #3
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  // average Z of the polygon
  for(i = 0; i < numVisible; ++i)
 8001252:	2300      	movs	r3, #0
 8001254:	633b      	str	r3, [r7, #48]	@ 0x30
 8001256:	e031      	b.n	80012bc <cullTris+0x2a8>
  {
    zPoly[i] = 0.0;
 8001258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800125c:	2100      	movs	r1, #0
 800125e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(j = 0; j < 3; ++j) zPoly[i] += v[3 * polys[3 * sortedPolys[i] + j] + 2];
 8001262:	2300      	movs	r3, #0
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001266:	e023      	b.n	80012b0 <cullTris+0x29c>
 8001268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800126c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001270:	4b1a      	ldr	r3, [pc, #104]	@ (80012dc <cullTris+0x2c8>)
 8001272:	6819      	ldr	r1, [r3, #0]
 8001274:	481c      	ldr	r0, [pc, #112]	@ (80012e8 <cullTris+0x2d4>)
 8001276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001278:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800127c:	4618      	mov	r0, r3
 800127e:	4603      	mov	r3, r0
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4418      	add	r0, r3
 8001284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001286:	4403      	add	r3, r0
 8001288:	440b      	add	r3, r1
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	460b      	mov	r3, r1
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	440b      	add	r3, r1
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	3304      	adds	r3, #4
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	440b      	add	r3, r1
 800129c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a0:	18d1      	adds	r1, r2, r3
 80012a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80012aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ac:	3301      	adds	r3, #1
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	ddd8      	ble.n	8001268 <cullTris+0x254>
  for(i = 0; i < numVisible; ++i)
 80012b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012b8:	3301      	adds	r3, #1
 80012ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80012bc:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <cullTris+0x2c0>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012c2:	429a      	cmp	r2, r3
 80012c4:	dbc8      	blt.n	8001258 <cullTris+0x244>
  }

  // sort by Z
  for(i = 0; i < numVisible - 1; ++i)
 80012c6:	2300      	movs	r3, #0
 80012c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80012ca:	e04b      	b.n	8001364 <cullTris+0x350>
  {
    for(j = i; j < numVisible; ++j)
 80012cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012d0:	e040      	b.n	8001354 <cullTris+0x340>
 80012d2:	bf00      	nop
 80012d4:	2400d2d0 	.word	0x2400d2d0
 80012d8:	24000030 	.word	0x24000030
 80012dc:	2400c988 	.word	0x2400c988
 80012e0:	2400d0e8 	.word	0x2400d0e8
 80012e4:	24000170 	.word	0x24000170
 80012e8:	2400cf08 	.word	0x2400cf08
 80012ec:	2400c984 	.word	0x2400c984
    {
      if(zPoly[i] < zPoly[j])
 80012f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80012fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001300:	429a      	cmp	r2, r3
 8001302:	da24      	bge.n	800134e <cullTris+0x33a>
      {
        swap(zPoly[j], zPoly[i]);
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800130c:	623b      	str	r3, [r7, #32]
 800130e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001312:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001318:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800131a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800131e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001322:	6a39      	ldr	r1, [r7, #32]
 8001324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        swap(sortedPolys[j], sortedPolys[i]);
 8001328:	4a15      	ldr	r2, [pc, #84]	@ (8001380 <cullTris+0x36c>)
 800132a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800132c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001330:	61fb      	str	r3, [r7, #28]
 8001332:	4a13      	ldr	r2, [pc, #76]	@ (8001380 <cullTris+0x36c>)
 8001334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001336:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800133a:	4a11      	ldr	r2, [pc, #68]	@ (8001380 <cullTris+0x36c>)
 800133c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	b299      	uxth	r1, r3
 8001346:	4a0e      	ldr	r2, [pc, #56]	@ (8001380 <cullTris+0x36c>)
 8001348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800134a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(j = i; j < numVisible; ++j)
 800134e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001350:	3301      	adds	r3, #1
 8001352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <cullTris+0x370>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800135a:	429a      	cmp	r2, r3
 800135c:	dbc8      	blt.n	80012f0 <cullTris+0x2dc>
  for(i = 0; i < numVisible - 1; ++i)
 800135e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001360:	3301      	adds	r3, #1
 8001362:	633b      	str	r3, [r7, #48]	@ 0x30
 8001364:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <cullTris+0x370>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	3b01      	subs	r3, #1
 800136a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800136c:	429a      	cmp	r2, r3
 800136e:	dbad      	blt.n	80012cc <cullTris+0x2b8>
 8001370:	46b5      	mov	sp, r6
      }
    }
  }
}
 8001372:	bf00      	nop
 8001374:	3738      	adds	r7, #56	@ 0x38
 8001376:	46bd      	mov	sp, r7
 8001378:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	2400cf08 	.word	0x2400cf08
 8001384:	2400d2d0 	.word	0x2400d2d0

08001388 <drawQuads>:

void drawQuads(int16_t *v2d)
{
 8001388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800138c:	b090      	sub	sp, #64	@ 0x40
 800138e:	af06      	add	r7, sp, #24
 8001390:	6078      	str	r0, [r7, #4]
  int q, v0, v1, v2, v3, c, i;
  for(i = 0; i < numVisible; i++)
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
 8001396:	e0ee      	b.n	8001576 <drawQuads+0x1ee>
  {
    q = sortedPolys[i];
 8001398:	4a7d      	ldr	r2, [pc, #500]	@ (8001590 <drawQuads+0x208>)
 800139a:	6a3b      	ldr	r3, [r7, #32]
 800139c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a0:	61fb      	str	r3, [r7, #28]
    v0 = polys[4 * q + 0];
 80013a2:	4b7c      	ldr	r3, [pc, #496]	@ (8001594 <drawQuads+0x20c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	0092      	lsls	r2, r2, #2
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	61bb      	str	r3, [r7, #24]
    v1 = polys[4 * q + 1];
 80013b0:	4b78      	ldr	r3, [pc, #480]	@ (8001594 <drawQuads+0x20c>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	3301      	adds	r3, #1
 80013ba:	4413      	add	r3, r2
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	617b      	str	r3, [r7, #20]
    v2 = polys[4 * q + 2];
 80013c0:	4b74      	ldr	r3, [pc, #464]	@ (8001594 <drawQuads+0x20c>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	3302      	adds	r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	613b      	str	r3, [r7, #16]
    v3 = polys[4 * q + 3];
 80013d0:	4b70      	ldr	r3, [pc, #448]	@ (8001594 <drawQuads+0x20c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3303      	adds	r3, #3
 80013da:	4413      	add	r3, r2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	60fb      	str	r3, [r7, #12]
    if(lightShade > 0)
 80013e0:	4b6d      	ldr	r3, [pc, #436]	@ (8001598 <drawQuads+0x210>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	dd76      	ble.n	80014d6 <drawQuads+0x14e>
    {
      c = normZ[q] * 255 / lightShade;
 80013e8:	4a6c      	ldr	r2, [pc, #432]	@ (800159c <drawQuads+0x214>)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4613      	mov	r3, r2
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	1a9a      	subs	r2, r3, r2
 80013f8:	4b67      	ldr	r3, [pc, #412]	@ (8001598 <drawQuads+0x210>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
      if(c > 255)
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	2bff      	cmp	r3, #255	@ 0xff
 8001406:	dd01      	ble.n	800140c <drawQuads+0x84>
        c=255;
 8001408:	23ff      	movs	r3, #255	@ 0xff
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
      drawQuad(v2d[2 * v0 + 0], v2d[2 * v0 + 1], v2d[2 * v1 + 0], v2d[2 * v1 + 1], v2d[2 * v2 + 0], v2d[2 * v2 + 1], v2d[2 * v3 + 0], v2d[2 * v3 + 1], LCD_COLOR(c, c, c/2));
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	4413      	add	r3, r2
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	461e      	mov	r6, r3
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	3302      	adds	r3, #2
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	4413      	add	r3, r2
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	469c      	mov	ip, r3
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001436:	469e      	mov	lr, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	3302      	adds	r3, #2
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001446:	4698      	mov	r8, r3
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001454:	4619      	mov	r1, r3
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	3302      	adds	r3, #2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4413      	add	r3, r2
 8001460:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001464:	4618      	mov	r0, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001472:	461c      	mov	r4, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	3302      	adds	r3, #2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001482:	461d      	mov	r5, r3
 8001484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001486:	b21b      	sxth	r3, r3
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	b21a      	sxth	r2, r3
 800148c:	4b44      	ldr	r3, [pc, #272]	@ (80015a0 <drawQuads+0x218>)
 800148e:	4013      	ands	r3, r2
 8001490:	b21a      	sxth	r2, r3
 8001492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001494:	b21b      	sxth	r3, r3
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	b21b      	sxth	r3, r3
 800149a:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 800149e:	b21b      	sxth	r3, r3
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b21a      	sxth	r2, r3
 80014a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	da00      	bge.n	80014ac <drawQuads+0x124>
 80014aa:	3301      	adds	r3, #1
 80014ac:	105b      	asrs	r3, r3, #1
 80014ae:	10db      	asrs	r3, r3, #3
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	f003 031f 	and.w	r3, r3, #31
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	4313      	orrs	r3, r2
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	b29b      	uxth	r3, r3
 80014be:	9304      	str	r3, [sp, #16]
 80014c0:	9503      	str	r5, [sp, #12]
 80014c2:	9402      	str	r4, [sp, #8]
 80014c4:	9001      	str	r0, [sp, #4]
 80014c6:	9100      	str	r1, [sp, #0]
 80014c8:	4643      	mov	r3, r8
 80014ca:	4672      	mov	r2, lr
 80014cc:	4661      	mov	r1, ip
 80014ce:	4630      	mov	r0, r6
 80014d0:	f7ff fab0 	bl	8000a34 <drawQuad>
 80014d4:	e04c      	b.n	8001570 <drawQuads+0x1e8>
    }
    else
      drawQuad(v2d[2 * v0 + 0], v2d[2 * v0 + 1], v2d[2 * v1 + 0], v2d[2 * v1 + 1], v2d[2 * v2 + 0], v2d[2 * v2 + 1], v2d[2 * v3 + 0], v2d[2 * v3 + 1], polyColors[q]);
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	461e      	mov	r6, r3
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	3302      	adds	r3, #2
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f2:	469c      	mov	ip, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	4413      	add	r3, r2
 80014fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001500:	469e      	mov	lr, r3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	3302      	adds	r3, #2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	4413      	add	r3, r2
 800150c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001510:	4698      	mov	r8, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151e:	4619      	mov	r1, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	3302      	adds	r3, #2
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152e:	4618      	mov	r0, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153c:	461c      	mov	r4, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	4413      	add	r3, r2
 8001548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154c:	461d      	mov	r5, r3
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <drawQuads+0x21c>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	9304      	str	r3, [sp, #16]
 800155c:	9503      	str	r5, [sp, #12]
 800155e:	9402      	str	r4, [sp, #8]
 8001560:	9001      	str	r0, [sp, #4]
 8001562:	9100      	str	r1, [sp, #0]
 8001564:	4643      	mov	r3, r8
 8001566:	4672      	mov	r2, lr
 8001568:	4661      	mov	r1, ip
 800156a:	4630      	mov	r0, r6
 800156c:	f7ff fa62 	bl	8000a34 <drawQuad>
  for(i = 0; i < numVisible; i++)
 8001570:	6a3b      	ldr	r3, [r7, #32]
 8001572:	3301      	adds	r3, #1
 8001574:	623b      	str	r3, [r7, #32]
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <drawQuads+0x220>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6a3a      	ldr	r2, [r7, #32]
 800157c:	429a      	cmp	r2, r3
 800157e:	f6ff af0b 	blt.w	8001398 <drawQuads+0x10>
  }
}
 8001582:	bf00      	nop
 8001584:	bf00      	nop
 8001586:	3728      	adds	r7, #40	@ 0x28
 8001588:	46bd      	mov	sp, r7
 800158a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800158e:	bf00      	nop
 8001590:	2400cf08 	.word	0x2400cf08
 8001594:	2400c988 	.word	0x2400c988
 8001598:	2400d2d4 	.word	0x2400d2d4
 800159c:	2400d0e8 	.word	0x2400d0e8
 80015a0:	fffff800 	.word	0xfffff800
 80015a4:	2400c98c 	.word	0x2400c98c
 80015a8:	2400d2d0 	.word	0x2400d2d0

080015ac <drawTris>:

void drawTris(int16_t *v2d)
{
 80015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ae:	b08d      	sub	sp, #52	@ 0x34
 80015b0:	af04      	add	r7, sp, #16
 80015b2:	6078      	str	r0, [r7, #4]
  int q, v0, v1, v2, c, i;
  for(i = 0; i < numVisible; i++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	e0cc      	b.n	8001754 <drawTris+0x1a8>
  {
    q = sortedPolys[i];
 80015ba:	4a6c      	ldr	r2, [pc, #432]	@ (800176c <drawTris+0x1c0>)
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c2:	617b      	str	r3, [r7, #20]
    v0 = polys[3 * q + 0];
 80015c4:	4b6a      	ldr	r3, [pc, #424]	@ (8001770 <drawTris+0x1c4>)
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	4613      	mov	r3, r2
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4413      	add	r3, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	613b      	str	r3, [r7, #16]
    v1 = polys[3 * q + 1];
 80015d6:	4b66      	ldr	r3, [pc, #408]	@ (8001770 <drawTris+0x1c4>)
 80015d8:	6819      	ldr	r1, [r3, #0]
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	4613      	mov	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	4413      	add	r3, r2
 80015e2:	3301      	adds	r3, #1
 80015e4:	440b      	add	r3, r1
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	60fb      	str	r3, [r7, #12]
    v2 = polys[3 * q + 2];
 80015ea:	4b61      	ldr	r3, [pc, #388]	@ (8001770 <drawTris+0x1c4>)
 80015ec:	6819      	ldr	r1, [r3, #0]
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	4613      	mov	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	3302      	adds	r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	60bb      	str	r3, [r7, #8]
    if(lightShade > 0)
 80015fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001774 <drawTris+0x1c8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	dd67      	ble.n	80016d6 <drawTris+0x12a>
    {
      c = normZ[q] * 255 / 18000;
 8001606:	4a5c      	ldr	r2, [pc, #368]	@ (8001778 <drawTris+0x1cc>)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800160e:	461a      	mov	r2, r3
 8001610:	4613      	mov	r3, r2
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	1a9b      	subs	r3, r3, r2
 8001616:	4a59      	ldr	r2, [pc, #356]	@ (800177c <drawTris+0x1d0>)
 8001618:	fb82 1203 	smull	r1, r2, r2, r3
 800161c:	1352      	asrs	r2, r2, #13
 800161e:	17db      	asrs	r3, r3, #31
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	61fb      	str	r3, [r7, #28]
      if(c > 255)
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	2bff      	cmp	r3, #255	@ 0xff
 8001628:	dd01      	ble.n	800162e <drawTris+0x82>
        c = 255;
 800162a:	23ff      	movs	r3, #255	@ 0xff
 800162c:	61fb      	str	r3, [r7, #28]
      drawTri(v2d[2 * v0 + 0], v2d[2 * v0 + 1], v2d[2 * v1 + 0], v2d[2 * v1 + 1], v2d[2 * v2 + 0], v2d[2 * v2 + 1], LCD_COLOR(c, c, c/2));
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163a:	461c      	mov	r4, r3
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164a:	461d      	mov	r5, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	4413      	add	r3, r2
 8001654:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001658:	461e      	mov	r6, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	3302      	adds	r3, #2
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	4413      	add	r3, r2
 8001664:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001668:	469c      	mov	ip, r3
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001676:	4619      	mov	r1, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	3302      	adds	r3, #2
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001686:	4618      	mov	r0, r3
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	b21b      	sxth	r3, r3
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b3b      	ldr	r3, [pc, #236]	@ (8001780 <drawTris+0x1d4>)
 8001692:	4013      	ands	r3, r2
 8001694:	b21a      	sxth	r2, r3
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	b21b      	sxth	r3, r3
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	b21b      	sxth	r3, r3
 800169e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	da00      	bge.n	80016b0 <drawTris+0x104>
 80016ae:	3301      	adds	r3, #1
 80016b0:	105b      	asrs	r3, r3, #1
 80016b2:	10db      	asrs	r3, r3, #3
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	4313      	orrs	r3, r2
 80016be:	b21b      	sxth	r3, r3
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	9302      	str	r3, [sp, #8]
 80016c4:	9001      	str	r0, [sp, #4]
 80016c6:	9100      	str	r1, [sp, #0]
 80016c8:	4663      	mov	r3, ip
 80016ca:	4632      	mov	r2, r6
 80016cc:	4629      	mov	r1, r5
 80016ce:	4620      	mov	r0, r4
 80016d0:	f7ff fa5c 	bl	8000b8c <drawTri>
 80016d4:	e03b      	b.n	800174e <drawTris+0x1a2>
    }
    else
      drawTri(v2d[2 * v0 + 0], v2d[2 * v0 + 1], v2d[2 * v1 + 0], v2d[2 * v1 + 1], v2d[2 * v2 + 0], v2d[2 * v2 + 1], polyColors[q]);
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e2:	461c      	mov	r4, r3
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	3302      	adds	r3, #2
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016f2:	461d      	mov	r5, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001700:	461e      	mov	r6, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	3302      	adds	r3, #2
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	4413      	add	r3, r2
 800170c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001710:	469c      	mov	ip, r3
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171e:	4619      	mov	r1, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	3302      	adds	r3, #2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172e:	4618      	mov	r0, r3
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <drawTris+0x1d8>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	9302      	str	r3, [sp, #8]
 800173e:	9001      	str	r0, [sp, #4]
 8001740:	9100      	str	r1, [sp, #0]
 8001742:	4663      	mov	r3, ip
 8001744:	4632      	mov	r2, r6
 8001746:	4629      	mov	r1, r5
 8001748:	4620      	mov	r0, r4
 800174a:	f7ff fa1f 	bl	8000b8c <drawTri>
  for(i = 0; i < numVisible; i++)
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	3301      	adds	r3, #1
 8001752:	61bb      	str	r3, [r7, #24]
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <drawTris+0x1dc>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	429a      	cmp	r2, r3
 800175c:	f6ff af2d 	blt.w	80015ba <drawTris+0xe>
  }
}
 8001760:	bf00      	nop
 8001762:	bf00      	nop
 8001764:	3724      	adds	r7, #36	@ 0x24
 8001766:	46bd      	mov	sp, r7
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	bf00      	nop
 800176c:	2400cf08 	.word	0x2400cf08
 8001770:	2400c988 	.word	0x2400c988
 8001774:	2400d2d4 	.word	0x2400d2d4
 8001778:	2400d0e8 	.word	0x2400d0e8
 800177c:	7482296b 	.word	0x7482296b
 8001780:	fffff800 	.word	0xfffff800
 8001784:	2400c98c 	.word	0x2400c98c
 8001788:	2400d2d0 	.word	0x2400d2d0

0800178c <backgroundChecker>:

// animated checkerboard pattern
void backgroundChecker(int i)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  int x, y, xx, yy, xo, yo;
  xo = 25 * fastSin(4 * i) / 256 + 50;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff f84b 	bl	8000834 <fastSin>
 800179e:	4602      	mov	r2, r0
 80017a0:	4613      	mov	r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	4413      	add	r3, r2
 80017a6:	009a      	lsls	r2, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	da00      	bge.n	80017b0 <backgroundChecker+0x24>
 80017ae:	33ff      	adds	r3, #255	@ 0xff
 80017b0:	121b      	asrs	r3, r3, #8
 80017b2:	3332      	adds	r3, #50	@ 0x32
 80017b4:	617b      	str	r3, [r7, #20]
  yo = 25 * fastSin(5 * i) / 256 + 50 + yFr;
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff f838 	bl	8000834 <fastSin>
 80017c4:	4602      	mov	r2, r0
 80017c6:	4613      	mov	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	009a      	lsls	r2, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	da00      	bge.n	80017d6 <backgroundChecker+0x4a>
 80017d4:	33ff      	adds	r3, #255	@ 0xff
 80017d6:	121b      	asrs	r3, r3, #8
 80017d8:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80017dc:	4b28      	ldr	r3, [pc, #160]	@ (8001880 <backgroundChecker+0xf4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4413      	add	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]

  for(y = 0; y < NLINES; y++)
 80017e4:	2300      	movs	r3, #0
 80017e6:	61bb      	str	r3, [r7, #24]
 80017e8:	e041      	b.n	800186e <backgroundChecker+0xe2>
  {
    yy = (y + yo) % 64;
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	4413      	add	r3, r2
 80017f0:	425a      	negs	r2, r3
 80017f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017f6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80017fa:	bf58      	it	pl
 80017fc:	4253      	negpl	r3, r2
 80017fe:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < WD_3D; x++)
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
 8001804:	e02c      	b.n	8001860 <backgroundChecker+0xd4>
    {
      xx = (x + xo) % 64;
 8001806:	69fa      	ldr	r2, [r7, #28]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	4413      	add	r3, r2
 800180c:	425a      	negs	r2, r3
 800180e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001812:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001816:	bf58      	it	pl
 8001818:	4253      	negpl	r3, r2
 800181a:	60bb      	str	r3, [r7, #8]
      frBuf[SCR_WD * y + x] = ((xx < 32 && yy < 32) || (xx > 32 && yy > 32)) ? LCD_COLOR(40, 40, 20) : LCD_COLOR(80, 80, 40);
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b1f      	cmp	r3, #31
 8001820:	dc02      	bgt.n	8001828 <backgroundChecker+0x9c>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2b1f      	cmp	r3, #31
 8001826:	dd05      	ble.n	8001834 <backgroundChecker+0xa8>
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2b20      	cmp	r3, #32
 800182c:	dd05      	ble.n	800183a <backgroundChecker+0xae>
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b20      	cmp	r3, #32
 8001832:	dd02      	ble.n	800183a <backgroundChecker+0xae>
 8001834:	f642 1042 	movw	r0, #10562	@ 0x2942
 8001838:	e001      	b.n	800183e <backgroundChecker+0xb2>
 800183a:	f245 2085 	movw	r0, #21125	@ 0x5285
 800183e:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <backgroundChecker+0xf8>)
 8001840:	6819      	ldr	r1, [r3, #0]
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	019b      	lsls	r3, r3, #6
 800184c:	461a      	mov	r2, r3
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	440b      	add	r3, r1
 8001856:	4602      	mov	r2, r0
 8001858:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < WD_3D; x++)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3301      	adds	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001866:	dbce      	blt.n	8001806 <backgroundChecker+0x7a>
  for(y = 0; y < NLINES; y++)
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	3301      	adds	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	2b27      	cmp	r3, #39	@ 0x27
 8001872:	ddba      	ble.n	80017ea <backgroundChecker+0x5e>
    }
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3720      	adds	r7, #32
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2400c978 	.word	0x2400c978
 8001884:	24000034 	.word	0x24000034

08001888 <backgroundPattern>:

void backgroundPattern(int i, const unsigned short *pat)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  int x, y, xp, yp;
  xp = 25 * fastSin(4 * i) / 256 + 50;  // 256 not MAXSIN=255 to avoid jumping at max sin value
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe ffcc 	bl	8000834 <fastSin>
 800189c:	4602      	mov	r2, r0
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	009a      	lsls	r2, r3, #2
 80018a6:	4413      	add	r3, r2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	da00      	bge.n	80018ae <backgroundPattern+0x26>
 80018ac:	33ff      	adds	r3, #255	@ 0xff
 80018ae:	121b      	asrs	r3, r3, #8
 80018b0:	3332      	adds	r3, #50	@ 0x32
 80018b2:	60fb      	str	r3, [r7, #12]
  yp = 25 * fastSin(5 * i) / 256 + 50 + yFr;
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe ffb9 	bl	8000834 <fastSin>
 80018c2:	4602      	mov	r2, r0
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	009a      	lsls	r2, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	da00      	bge.n	80018d4 <backgroundPattern+0x4c>
 80018d2:	33ff      	adds	r3, #255	@ 0xff
 80018d4:	121b      	asrs	r3, r3, #8
 80018d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80018da:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <backgroundPattern+0xc4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	60bb      	str	r3, [r7, #8]
  for(y = 0; y < NLINES; y++)
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	e029      	b.n	800193c <backgroundPattern+0xb4>
    for(x = 0; x < WD_3D; x++)
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e01f      	b.n	800192e <backgroundPattern+0xa6>
      frBuf[SCR_WD * y + x] = pat[((y + yp) & 0x1f) * 32 + ((x + xp) & 0x1f)];
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4413      	add	r3, r2
 80018f4:	f003 031f 	and.w	r3, r3, #31
 80018f8:	015a      	lsls	r2, r3, #5
 80018fa:	6979      	ldr	r1, [r7, #20]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	440b      	add	r3, r1
 8001900:	f003 031f 	and.w	r3, r3, #31
 8001904:	4413      	add	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	18d1      	adds	r1, r2, r3
 800190c:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <backgroundPattern+0xc8>)
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	019b      	lsls	r3, r3, #6
 800191a:	461a      	mov	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	4413      	add	r3, r2
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4403      	add	r3, r0
 8001924:	880a      	ldrh	r2, [r1, #0]
 8001926:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < WD_3D; x++)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	3301      	adds	r3, #1
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001934:	dbdb      	blt.n	80018ee <backgroundPattern+0x66>
  for(y = 0; y < NLINES; y++)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	3301      	adds	r3, #1
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	2b27      	cmp	r3, #39	@ 0x27
 8001940:	ddd2      	ble.n	80018e8 <backgroundPattern+0x60>
}
 8001942:	bf00      	nop
 8001944:	bf00      	nop
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	2400c978 	.word	0x2400c978
 8001950:	24000034 	.word	0x24000034

08001954 <initStar>:
#define NUM_STARS 150
Star stars[NUM_STARS];
int starSpeed = 20;

void initStar(int i)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  stars[i].x = ardu_random(-500, 500);
 800195c:	f008 fb24 	bl	8009fa8 <random>
 8001960:	4603      	mov	r3, r0
 8001962:	4a4c      	ldr	r2, [pc, #304]	@ (8001a94 <initStar+0x140>)
 8001964:	fb82 1203 	smull	r1, r2, r2, r3
 8001968:	1191      	asrs	r1, r2, #6
 800196a:	17da      	asrs	r2, r3, #31
 800196c:	1a8a      	subs	r2, r1, r2
 800196e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001972:	fb01 f202 	mul.w	r2, r1, r2
 8001976:	1a9a      	subs	r2, r3, r2
 8001978:	b293      	uxth	r3, r2
 800197a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800197e:	b29b      	uxth	r3, r3
 8001980:	b218      	sxth	r0, r3
 8001982:	4945      	ldr	r1, [pc, #276]	@ (8001a98 <initStar+0x144>)
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	4613      	mov	r3, r2
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	1a9b      	subs	r3, r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	440b      	add	r3, r1
 8001990:	4602      	mov	r2, r0
 8001992:	801a      	strh	r2, [r3, #0]
  stars[i].y = ardu_random(-500, 500);
 8001994:	f008 fb08 	bl	8009fa8 <random>
 8001998:	4603      	mov	r3, r0
 800199a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a94 <initStar+0x140>)
 800199c:	fb82 1203 	smull	r1, r2, r2, r3
 80019a0:	1191      	asrs	r1, r2, #6
 80019a2:	17da      	asrs	r2, r3, #31
 80019a4:	1a8a      	subs	r2, r1, r2
 80019a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019aa:	fb01 f202 	mul.w	r2, r1, r2
 80019ae:	1a9a      	subs	r2, r3, r2
 80019b0:	b293      	uxth	r3, r2
 80019b2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	b218      	sxth	r0, r3
 80019ba:	4937      	ldr	r1, [pc, #220]	@ (8001a98 <initStar+0x144>)
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	00db      	lsls	r3, r3, #3
 80019c2:	1a9b      	subs	r3, r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	440b      	add	r3, r1
 80019c8:	3302      	adds	r3, #2
 80019ca:	4602      	mov	r2, r0
 80019cc:	801a      	strh	r2, [r3, #0]
  stars[i].z = ardu_random(100, 2000);
 80019ce:	f008 faeb 	bl	8009fa8 <random>
 80019d2:	4603      	mov	r3, r0
 80019d4:	4a31      	ldr	r2, [pc, #196]	@ (8001a9c <initStar+0x148>)
 80019d6:	fb82 1203 	smull	r1, r2, r2, r3
 80019da:	1251      	asrs	r1, r2, #9
 80019dc:	17da      	asrs	r2, r3, #31
 80019de:	1a8a      	subs	r2, r1, r2
 80019e0:	f240 716c 	movw	r1, #1900	@ 0x76c
 80019e4:	fb01 f202 	mul.w	r2, r1, r2
 80019e8:	1a9a      	subs	r2, r3, r2
 80019ea:	b293      	uxth	r3, r2
 80019ec:	3364      	adds	r3, #100	@ 0x64
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b218      	sxth	r0, r3
 80019f2:	4929      	ldr	r1, [pc, #164]	@ (8001a98 <initStar+0x144>)
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	440b      	add	r3, r1
 8001a00:	3304      	adds	r3, #4
 8001a02:	4602      	mov	r2, r0
 8001a04:	801a      	strh	r2, [r3, #0]
  // remove stars from the center
  if(stars[i].x < 80 && stars[i].x > -80)
 8001a06:	4924      	ldr	r1, [pc, #144]	@ (8001a98 <initStar+0x144>)
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	440b      	add	r3, r1
 8001a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a18:	2b4f      	cmp	r3, #79	@ 0x4f
 8001a1a:	dc14      	bgt.n	8001a46 <initStar+0xf2>
 8001a1c:	491e      	ldr	r1, [pc, #120]	@ (8001a98 <initStar+0x144>)
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	440b      	add	r3, r1
 8001a2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2e:	f113 0f4f 	cmn.w	r3, #79	@ 0x4f
 8001a32:	db08      	blt.n	8001a46 <initStar+0xf2>
    stars[i].x = 80;
 8001a34:	4918      	ldr	r1, [pc, #96]	@ (8001a98 <initStar+0x144>)
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	440b      	add	r3, r1
 8001a42:	2250      	movs	r2, #80	@ 0x50
 8001a44:	801a      	strh	r2, [r3, #0]
  if(stars[i].y < 80 && stars[i].y > -80)
 8001a46:	4914      	ldr	r1, [pc, #80]	@ (8001a98 <initStar+0x144>)
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	1a9b      	subs	r3, r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	440b      	add	r3, r1
 8001a54:	3302      	adds	r3, #2
 8001a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a5a:	2b4f      	cmp	r3, #79	@ 0x4f
 8001a5c:	dc16      	bgt.n	8001a8c <initStar+0x138>
 8001a5e:	490e      	ldr	r1, [pc, #56]	@ (8001a98 <initStar+0x144>)
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	1a9b      	subs	r3, r3, r2
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	440b      	add	r3, r1
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a72:	f113 0f4f 	cmn.w	r3, #79	@ 0x4f
 8001a76:	db09      	blt.n	8001a8c <initStar+0x138>
    stars[i].y = 80;
 8001a78:	4907      	ldr	r1, [pc, #28]	@ (8001a98 <initStar+0x144>)
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	1a9b      	subs	r3, r3, r2
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	440b      	add	r3, r1
 8001a86:	3302      	adds	r3, #2
 8001a88:	2250      	movs	r2, #80	@ 0x50
 8001a8a:	801a      	strh	r2, [r3, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	10624dd3 	.word	0x10624dd3
 8001a98:	2400d2d8 	.word	0x2400d2d8
 8001a9c:	44fc3a35 	.word	0x44fc3a35

08001aa0 <updateStars>:

int16_t rotZ = 1;

void updateStars()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
  int16_t i, x, y;
  for(i = 0; i < NUM_STARS; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	80fb      	strh	r3, [r7, #6]
 8001aaa:	e198      	b.n	8001dde <updateStars+0x33e>
  {
    if(rotZ)
 8001aac:	4bd1      	ldr	r3, [pc, #836]	@ (8001df4 <updateStars+0x354>)
 8001aae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d04b      	beq.n	8001b4e <updateStars+0xae>
    {
      x = stars[i].x;
 8001ab6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001aba:	49cf      	ldr	r1, [pc, #828]	@ (8001df8 <updateStars+0x358>)
 8001abc:	4613      	mov	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	1a9b      	subs	r3, r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	440b      	add	r3, r1
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	80bb      	strh	r3, [r7, #4]
      y = stars[i].y;
 8001aca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ace:	49ca      	ldr	r1, [pc, #808]	@ (8001df8 <updateStars+0x358>)
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	1a9b      	subs	r3, r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	440b      	add	r3, r1
 8001ada:	3302      	adds	r3, #2
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	807b      	strh	r3, [r7, #2]
      //stars[i].x = (x * fastCos(rotZ) - y * fastSin(rotZ))/MAXSIN;
      //stars[i].y = (y * fastCos(rotZ) + x * fastSin(rotZ))/MAXSIN;
      stars[i].x = (x * 254 - y * 2) / MAXSIN;
 8001ae0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	01db      	lsls	r3, r3, #7
 8001ae8:	1a9a      	subs	r2, r3, r2
 8001aea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4ac2      	ldr	r2, [pc, #776]	@ (8001dfc <updateStars+0x35c>)
 8001af4:	fb82 1203 	smull	r1, r2, r2, r3
 8001af8:	441a      	add	r2, r3
 8001afa:	11d2      	asrs	r2, r2, #7
 8001afc:	17db      	asrs	r3, r3, #31
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b04:	b218      	sxth	r0, r3
 8001b06:	49bc      	ldr	r1, [pc, #752]	@ (8001df8 <updateStars+0x358>)
 8001b08:	4613      	mov	r3, r2
 8001b0a:	00db      	lsls	r3, r3, #3
 8001b0c:	1a9b      	subs	r3, r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	440b      	add	r3, r1
 8001b12:	4602      	mov	r2, r0
 8001b14:	801a      	strh	r2, [r3, #0]
      stars[i].y = (y * 254 + x * 2) / MAXSIN;
 8001b16:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	01db      	lsls	r3, r3, #7
 8001b1e:	1a9a      	subs	r2, r3, r2
 8001b20:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b24:	4413      	add	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4ab4      	ldr	r2, [pc, #720]	@ (8001dfc <updateStars+0x35c>)
 8001b2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2e:	441a      	add	r2, r3
 8001b30:	11d2      	asrs	r2, r2, #7
 8001b32:	17db      	asrs	r3, r3, #31
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b3a:	b218      	sxth	r0, r3
 8001b3c:	49ae      	ldr	r1, [pc, #696]	@ (8001df8 <updateStars+0x358>)
 8001b3e:	4613      	mov	r3, r2
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	1a9b      	subs	r3, r3, r2
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	440b      	add	r3, r1
 8001b48:	3302      	adds	r3, #2
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	801a      	strh	r2, [r3, #0]
    }

    stars[i].z -= starSpeed;
 8001b4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b52:	49a9      	ldr	r1, [pc, #676]	@ (8001df8 <updateStars+0x358>)
 8001b54:	4613      	mov	r3, r2
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	1a9b      	subs	r3, r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	440b      	add	r3, r1
 8001b5e:	3304      	adds	r3, #4
 8001b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	4ba6      	ldr	r3, [pc, #664]	@ (8001e00 <updateStars+0x360>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b74:	b218      	sxth	r0, r3
 8001b76:	49a0      	ldr	r1, [pc, #640]	@ (8001df8 <updateStars+0x358>)
 8001b78:	4613      	mov	r3, r2
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	440b      	add	r3, r1
 8001b82:	3304      	adds	r3, #4
 8001b84:	4602      	mov	r2, r0
 8001b86:	801a      	strh	r2, [r3, #0]
    while(stars[i].z == 0)
 8001b88:	e004      	b.n	8001b94 <updateStars+0xf4>
      initStar(i);
 8001b8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fee0 	bl	8001954 <initStar>
    while(stars[i].z == 0)
 8001b94:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b98:	4997      	ldr	r1, [pc, #604]	@ (8001df8 <updateStars+0x358>)
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	1a9b      	subs	r3, r3, r2
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	440b      	add	r3, r1
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0ed      	beq.n	8001b8a <updateStars+0xea>

    stars[i].x2d = WD_3D / 2 + 100 * stars[i].x / stars[i].z;
 8001bae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bb2:	4991      	ldr	r1, [pc, #580]	@ (8001df8 <updateStars+0x358>)
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	1a9b      	subs	r3, r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	440b      	add	r3, r1
 8001bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	2364      	movs	r3, #100	@ 0x64
 8001bc6:	fb03 f102 	mul.w	r1, r3, r2
 8001bca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bce:	488a      	ldr	r0, [pc, #552]	@ (8001df8 <updateStars+0x358>)
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	1a9b      	subs	r3, r3, r2
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4403      	add	r3, r0
 8001bda:	3304      	adds	r3, #4
 8001bdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be0:	fb91 f3f3 	sdiv	r3, r1, r3
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	33a0      	adds	r3, #160	@ 0xa0
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bee:	b218      	sxth	r0, r3
 8001bf0:	4981      	ldr	r1, [pc, #516]	@ (8001df8 <updateStars+0x358>)
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	1a9b      	subs	r3, r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	440b      	add	r3, r1
 8001bfc:	3306      	adds	r3, #6
 8001bfe:	4602      	mov	r2, r0
 8001c00:	801a      	strh	r2, [r3, #0]
    stars[i].y2d = HT_3D / 2 + 100 * stars[i].y / stars[i].z;
 8001c02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c06:	497c      	ldr	r1, [pc, #496]	@ (8001df8 <updateStars+0x358>)
 8001c08:	4613      	mov	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	1a9b      	subs	r3, r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	440b      	add	r3, r1
 8001c12:	3302      	adds	r3, #2
 8001c14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2364      	movs	r3, #100	@ 0x64
 8001c1c:	fb03 f102 	mul.w	r1, r3, r2
 8001c20:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c24:	4874      	ldr	r0, [pc, #464]	@ (8001df8 <updateStars+0x358>)
 8001c26:	4613      	mov	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	1a9b      	subs	r3, r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4403      	add	r3, r0
 8001c30:	3304      	adds	r3, #4
 8001c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c36:	fb91 f3f3 	sdiv	r3, r1, r3
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	33f0      	adds	r3, #240	@ 0xf0
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c44:	b218      	sxth	r0, r3
 8001c46:	496c      	ldr	r1, [pc, #432]	@ (8001df8 <updateStars+0x358>)
 8001c48:	4613      	mov	r3, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	1a9b      	subs	r3, r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	440b      	add	r3, r1
 8001c52:	3308      	adds	r3, #8
 8001c54:	4602      	mov	r2, r0
 8001c56:	801a      	strh	r2, [r3, #0]

    if(stars[i].x2d > WD_3D || stars[i].x2d < 0 || stars[i].y2d > HT_3D || stars[i].y2d < 0)
 8001c58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c5c:	4966      	ldr	r1, [pc, #408]	@ (8001df8 <updateStars+0x358>)
 8001c5e:	4613      	mov	r3, r2
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	1a9b      	subs	r3, r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	440b      	add	r3, r1
 8001c68:	3306      	adds	r3, #6
 8001c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c6e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001c72:	dc28      	bgt.n	8001cc6 <updateStars+0x226>
 8001c74:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c78:	495f      	ldr	r1, [pc, #380]	@ (8001df8 <updateStars+0x358>)
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	1a9b      	subs	r3, r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	440b      	add	r3, r1
 8001c84:	3306      	adds	r3, #6
 8001c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	db1b      	blt.n	8001cc6 <updateStars+0x226>
 8001c8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c92:	4959      	ldr	r1, [pc, #356]	@ (8001df8 <updateStars+0x358>)
 8001c94:	4613      	mov	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	1a9b      	subs	r3, r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	440b      	add	r3, r1
 8001c9e:	3308      	adds	r3, #8
 8001ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001ca8:	dc0d      	bgt.n	8001cc6 <updateStars+0x226>
 8001caa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cae:	4952      	ldr	r1, [pc, #328]	@ (8001df8 <updateStars+0x358>)
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	1a9b      	subs	r3, r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	440b      	add	r3, r1
 8001cba:	3308      	adds	r3, #8
 8001cbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f280 8086 	bge.w	8001dd2 <updateStars+0x332>
    {
      initStar(i);
 8001cc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff fe42 	bl	8001954 <initStar>
      stars[i].x2d = WD_3D / 2 + 100 * stars[i].x / stars[i].z;
 8001cd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cd4:	4948      	ldr	r1, [pc, #288]	@ (8001df8 <updateStars+0x358>)
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	1a9b      	subs	r3, r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	440b      	add	r3, r1
 8001ce0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	2364      	movs	r3, #100	@ 0x64
 8001ce8:	fb03 f102 	mul.w	r1, r3, r2
 8001cec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cf0:	4841      	ldr	r0, [pc, #260]	@ (8001df8 <updateStars+0x358>)
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	1a9b      	subs	r3, r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4403      	add	r3, r0
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d02:	fb91 f3f3 	sdiv	r3, r1, r3
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	33a0      	adds	r3, #160	@ 0xa0
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d10:	b218      	sxth	r0, r3
 8001d12:	4939      	ldr	r1, [pc, #228]	@ (8001df8 <updateStars+0x358>)
 8001d14:	4613      	mov	r3, r2
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	1a9b      	subs	r3, r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3306      	adds	r3, #6
 8001d20:	4602      	mov	r2, r0
 8001d22:	801a      	strh	r2, [r3, #0]
      stars[i].y2d = HT_3D / 2 + 100 * stars[i].y / stars[i].z;
 8001d24:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d28:	4933      	ldr	r1, [pc, #204]	@ (8001df8 <updateStars+0x358>)
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	1a9b      	subs	r3, r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	440b      	add	r3, r1
 8001d34:	3302      	adds	r3, #2
 8001d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	2364      	movs	r3, #100	@ 0x64
 8001d3e:	fb03 f102 	mul.w	r1, r3, r2
 8001d42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d46:	482c      	ldr	r0, [pc, #176]	@ (8001df8 <updateStars+0x358>)
 8001d48:	4613      	mov	r3, r2
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	1a9b      	subs	r3, r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4403      	add	r3, r0
 8001d52:	3304      	adds	r3, #4
 8001d54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d58:	fb91 f3f3 	sdiv	r3, r1, r3
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	33f0      	adds	r3, #240	@ 0xf0
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d66:	b218      	sxth	r0, r3
 8001d68:	4923      	ldr	r1, [pc, #140]	@ (8001df8 <updateStars+0x358>)
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	1a9b      	subs	r3, r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	440b      	add	r3, r1
 8001d74:	3308      	adds	r3, #8
 8001d76:	4602      	mov	r2, r0
 8001d78:	801a      	strh	r2, [r3, #0]
      stars[i].x2dOld = stars[i].x2d;
 8001d7a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001d7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d82:	481d      	ldr	r0, [pc, #116]	@ (8001df8 <updateStars+0x358>)
 8001d84:	460b      	mov	r3, r1
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	1a5b      	subs	r3, r3, r1
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	4403      	add	r3, r0
 8001d8e:	3306      	adds	r3, #6
 8001d90:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001d94:	4918      	ldr	r1, [pc, #96]	@ (8001df8 <updateStars+0x358>)
 8001d96:	4613      	mov	r3, r2
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	1a9b      	subs	r3, r3, r2
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	440b      	add	r3, r1
 8001da0:	330a      	adds	r3, #10
 8001da2:	4602      	mov	r2, r0
 8001da4:	801a      	strh	r2, [r3, #0]
      stars[i].y2dOld = stars[i].y2d;
 8001da6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001daa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dae:	4812      	ldr	r0, [pc, #72]	@ (8001df8 <updateStars+0x358>)
 8001db0:	460b      	mov	r3, r1
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	1a5b      	subs	r3, r3, r1
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	4403      	add	r3, r0
 8001dba:	3308      	adds	r3, #8
 8001dbc:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001dc0:	490d      	ldr	r1, [pc, #52]	@ (8001df8 <updateStars+0x358>)
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	1a9b      	subs	r3, r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	440b      	add	r3, r1
 8001dcc:	330c      	adds	r3, #12
 8001dce:	4602      	mov	r2, r0
 8001dd0:	801a      	strh	r2, [r3, #0]
  for(i = 0; i < NUM_STARS; i++)
 8001dd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	3301      	adds	r3, #1
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	80fb      	strh	r3, [r7, #6]
 8001dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001de2:	2b95      	cmp	r3, #149	@ 0x95
 8001de4:	f77f ae62 	ble.w	8001aac <updateStars+0xc>
    }
  }
}
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	2400003c 	.word	0x2400003c
 8001df8:	2400d2d8 	.word	0x2400d2d8
 8001dfc:	80808081 	.word	0x80808081
 8001e00:	24000038 	.word	0x24000038

08001e04 <initStars>:

void initStars()
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
  for(int i = 0; i < NUM_STARS; i++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	e005      	b.n	8001e1c <initStars+0x18>
    initStar(i);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff fd9f 	bl	8001954 <initStar>
  for(int i = 0; i < NUM_STARS; i++)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b95      	cmp	r3, #149	@ 0x95
 8001e20:	ddf6      	ble.n	8001e10 <initStars+0xc>
  updateStars();
 8001e22:	f7ff fe3d 	bl	8001aa0 <updateStars>
  for(int i = 0; i < NUM_STARS; i++)
 8001e26:	2300      	movs	r3, #0
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	e02a      	b.n	8001e82 <initStars+0x7e>
  {
    stars[i].x2dOld = stars[i].x2d;
 8001e2c:	4919      	ldr	r1, [pc, #100]	@ (8001e94 <initStars+0x90>)
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	4613      	mov	r3, r2
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	1a9b      	subs	r3, r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	440b      	add	r3, r1
 8001e3a:	3306      	adds	r3, #6
 8001e3c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001e40:	4914      	ldr	r1, [pc, #80]	@ (8001e94 <initStars+0x90>)
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	4613      	mov	r3, r2
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	1a9b      	subs	r3, r3, r2
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	440b      	add	r3, r1
 8001e4e:	330a      	adds	r3, #10
 8001e50:	4602      	mov	r2, r0
 8001e52:	801a      	strh	r2, [r3, #0]
    stars[i].y2dOld = stars[i].y2d;
 8001e54:	490f      	ldr	r1, [pc, #60]	@ (8001e94 <initStars+0x90>)
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	1a9b      	subs	r3, r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	440b      	add	r3, r1
 8001e62:	3308      	adds	r3, #8
 8001e64:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001e68:	490a      	ldr	r1, [pc, #40]	@ (8001e94 <initStars+0x90>)
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	1a9b      	subs	r3, r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	440b      	add	r3, r1
 8001e76:	330c      	adds	r3, #12
 8001e78:	4602      	mov	r2, r0
 8001e7a:	801a      	strh	r2, [r3, #0]
  for(int i = 0; i < NUM_STARS; i++)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	603b      	str	r3, [r7, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	2b95      	cmp	r3, #149	@ 0x95
 8001e86:	ddd1      	ble.n	8001e2c <initStars+0x28>
  }
}
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2400d2d8 	.word	0x2400d2d8

08001e98 <backgroundStars>:

void backgroundStars(int f)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b089      	sub	sp, #36	@ 0x24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  int i;
  for(i = 0; i < NLINES * WD_3D; i++)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
 8001ea4:	e009      	b.n	8001eba <backgroundStars+0x22>
    frBuf[i] = LCD_COLOR_BLACK;
 8001ea6:	4b45      	ldr	r3, [pc, #276]	@ (8001fbc <backgroundStars+0x124>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	4413      	add	r3, r2
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	801a      	strh	r2, [r3, #0]
  for(i = 0; i < NLINES * WD_3D; i++)
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	f5b3 5f48 	cmp.w	r3, #12800	@ 0x3200
 8001ec0:	dbf1      	blt.n	8001ea6 <backgroundStars+0xe>
  for(i = 0; i < NUM_STARS; i++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
 8001ec6:	e06e      	b.n	8001fa6 <backgroundStars+0x10e>
  {
    int r = 255 - stars[i].z / 5;
 8001ec8:	493d      	ldr	r1, [pc, #244]	@ (8001fc0 <backgroundStars+0x128>)
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	1a9b      	subs	r3, r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	440b      	add	r3, r1
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001edc:	4a39      	ldr	r2, [pc, #228]	@ (8001fc4 <backgroundStars+0x12c>)
 8001ede:	fb82 1203 	smull	r1, r2, r2, r3
 8001ee2:	1052      	asrs	r2, r2, #1
 8001ee4:	17db      	asrs	r3, r3, #31
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001eee:	61bb      	str	r3, [r7, #24]
    //int r = 255 - stars[i].z * stars[i].z / 15000;
    if(r > 255)
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	2bff      	cmp	r3, #255	@ 0xff
 8001ef4:	dd01      	ble.n	8001efa <backgroundStars+0x62>
      r = 255;
 8001ef6:	23ff      	movs	r3, #255	@ 0xff
 8001ef8:	61bb      	str	r3, [r7, #24]
    if(r < 40)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	2b27      	cmp	r3, #39	@ 0x27
 8001efe:	dc01      	bgt.n	8001f04 <backgroundStars+0x6c>
      r = 40;
 8001f00:	2328      	movs	r3, #40	@ 0x28
 8001f02:	61bb      	str	r3, [r7, #24]
    uint16_t col = LCD_COLOR(r, r, r);
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	b21a      	sxth	r2, r3
 8001f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc8 <backgroundStars+0x130>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	b21a      	sxth	r2, r3
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	b21b      	sxth	r3, r3
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001f1e:	b21b      	sxth	r3, r3
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b21a      	sxth	r2, r3
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	10db      	asrs	r3, r3, #3
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	b21b      	sxth	r3, r3
 8001f30:	4313      	orrs	r3, r2
 8001f32:	b21b      	sxth	r3, r3
 8001f34:	82fb      	strh	r3, [r7, #22]
    int x = stars[i].x2d;
 8001f36:	4922      	ldr	r1, [pc, #136]	@ (8001fc0 <backgroundStars+0x128>)
 8001f38:	69fa      	ldr	r2, [r7, #28]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	1a9b      	subs	r3, r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	440b      	add	r3, r1
 8001f44:	3306      	adds	r3, #6
 8001f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f4a:	613b      	str	r3, [r7, #16]
    int y = stars[i].y2d - yFr;
 8001f4c:	491c      	ldr	r1, [pc, #112]	@ (8001fc0 <backgroundStars+0x128>)
 8001f4e:	69fa      	ldr	r2, [r7, #28]
 8001f50:	4613      	mov	r3, r2
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	1a9b      	subs	r3, r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	440b      	add	r3, r1
 8001f5a:	3308      	adds	r3, #8
 8001f5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f60:	461a      	mov	r2, r3
 8001f62:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <backgroundStars+0x134>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	60fb      	str	r3, [r7, #12]
    if(x >= 0 && x < WD_3D && y > 0 && y < NLINES)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db17      	blt.n	8001fa0 <backgroundStars+0x108>
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001f76:	da13      	bge.n	8001fa0 <backgroundStars+0x108>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	dd10      	ble.n	8001fa0 <backgroundStars+0x108>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2b27      	cmp	r3, #39	@ 0x27
 8001f82:	dc0d      	bgt.n	8001fa0 <backgroundStars+0x108>
      frBuf[SCR_WD * y + x] = col;
 8001f84:	4b0d      	ldr	r3, [pc, #52]	@ (8001fbc <backgroundStars+0x124>)
 8001f86:	6819      	ldr	r1, [r3, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	019b      	lsls	r3, r3, #6
 8001f92:	461a      	mov	r2, r3
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	440b      	add	r3, r1
 8001f9c:	8afa      	ldrh	r2, [r7, #22]
 8001f9e:	801a      	strh	r2, [r3, #0]
  for(i = 0; i < NUM_STARS; i++)
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	2b95      	cmp	r3, #149	@ 0x95
 8001faa:	dd8d      	ble.n	8001ec8 <backgroundStars+0x30>
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3724      	adds	r7, #36	@ 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	24000034 	.word	0x24000034
 8001fc0:	2400d2d8 	.word	0x2400d2d8
 8001fc4:	66666667 	.word	0x66666667
 8001fc8:	fffff800 	.word	0xfffff800
 8001fcc:	2400c978 	.word	0x2400c978

08001fd0 <render3D>:

int t = 0;

// mode=0 for quads, mode=1 for tris
void render3D(int mode)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b092      	sub	sp, #72	@ 0x48
 8001fd4:	af02      	add	r7, sp, #8
 8001fd6:	6078      	str	r0, [r7, #4]
  int cos0, sin0, cos1, sin1;
  int i, x0, y0, z0, fac, distToObj;
  int camZ = 200;
 8001fd8:	23c8      	movs	r3, #200	@ 0xc8
 8001fda:	63bb      	str	r3, [r7, #56]	@ 0x38
  int scaleFactor = HT_3D / 3; // HT_3D / 4;
 8001fdc:	23a0      	movs	r3, #160	@ 0xa0
 8001fde:	637b      	str	r3, [r7, #52]	@ 0x34
  int near = 300;
 8001fe0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001fe4:	633b      	str	r3, [r7, #48]	@ 0x30

  if(t++ > 360)
 8001fe6:	4bb0      	ldr	r3, [pc, #704]	@ (80022a8 <render3D+0x2d8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	49ae      	ldr	r1, [pc, #696]	@ (80022a8 <render3D+0x2d8>)
 8001fee:	600a      	str	r2, [r1, #0]
 8001ff0:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001ff4:	dd05      	ble.n	8002002 <render3D+0x32>
    t -= 360;
 8001ff6:	4bac      	ldr	r3, [pc, #688]	@ (80022a8 <render3D+0x2d8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001ffe:	4aaa      	ldr	r2, [pc, #680]	@ (80022a8 <render3D+0x2d8>)
 8002000:	6013      	str	r3, [r2, #0]
  distToObj = 150 + 300 * fastSin(3 * t) / MAXSIN;
 8002002:	4ba9      	ldr	r3, [pc, #676]	@ (80022a8 <render3D+0x2d8>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe fc11 	bl	8000834 <fastSin>
 8002012:	4603      	mov	r3, r0
 8002014:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002018:	fb02 f303 	mul.w	r3, r2, r3
 800201c:	4aa3      	ldr	r2, [pc, #652]	@ (80022ac <render3D+0x2dc>)
 800201e:	fb82 1203 	smull	r1, r2, r2, r3
 8002022:	441a      	add	r2, r3
 8002024:	11d2      	asrs	r2, r2, #7
 8002026:	17db      	asrs	r3, r3, #31
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	3396      	adds	r3, #150	@ 0x96
 800202c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  cos0 = fastCos(rot0);
 800202e:	4ba0      	ldr	r3, [pc, #640]	@ (80022b0 <render3D+0x2e0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe fc3a 	bl	80008ac <fastCos>
 8002038:	62b8      	str	r0, [r7, #40]	@ 0x28
  sin0 = fastSin(rot0);
 800203a:	4b9d      	ldr	r3, [pc, #628]	@ (80022b0 <render3D+0x2e0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fbf8 	bl	8000834 <fastSin>
 8002044:	6278      	str	r0, [r7, #36]	@ 0x24
  cos1 = fastCos(rot1);
 8002046:	4b9b      	ldr	r3, [pc, #620]	@ (80022b4 <render3D+0x2e4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe fc2e 	bl	80008ac <fastCos>
 8002050:	6238      	str	r0, [r7, #32]
  sin1 = fastSin(rot1);
 8002052:	4b98      	ldr	r3, [pc, #608]	@ (80022b4 <render3D+0x2e4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7fe fbec 	bl	8000834 <fastSin>
 800205c:	61f8      	str	r0, [r7, #28]

  for(i = 0; i < numVerts; i++)
 800205e:	2300      	movs	r3, #0
 8002060:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002062:	e0e2      	b.n	800222a <render3D+0x25a>
  {
    x0 = verts[3 * i + 0];
 8002064:	4b94      	ldr	r3, [pc, #592]	@ (80022b8 <render3D+0x2e8>)
 8002066:	6819      	ldr	r1, [r3, #0]
 8002068:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800206a:	4613      	mov	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4413      	add	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	440b      	add	r3, r1
 8002074:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002078:	61bb      	str	r3, [r7, #24]
    y0 = verts[3 * i + 1];
 800207a:	4b8f      	ldr	r3, [pc, #572]	@ (80022b8 <render3D+0x2e8>)
 800207c:	6819      	ldr	r1, [r3, #0]
 800207e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002080:	4613      	mov	r3, r2
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4413      	add	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	3302      	adds	r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002090:	617b      	str	r3, [r7, #20]
    z0 = verts[3 * i + 2];
 8002092:	4b89      	ldr	r3, [pc, #548]	@ (80022b8 <render3D+0x2e8>)
 8002094:	6819      	ldr	r1, [r3, #0]
 8002096:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	3304      	adds	r3, #4
 80020a2:	440b      	add	r3, r1
 80020a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a8:	613b      	str	r3, [r7, #16]
    transVerts[3 * i + 0] = (cos0 * x0 + sin0 * z0) / MAXSIN;
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	fb03 f202 	mul.w	r2, r3, r2
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	6939      	ldr	r1, [r7, #16]
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	4a7b      	ldr	r2, [pc, #492]	@ (80022ac <render3D+0x2dc>)
 80020be:	fb82 1203 	smull	r1, r2, r2, r3
 80020c2:	441a      	add	r2, r3
 80020c4:	11d2      	asrs	r2, r2, #7
 80020c6:	17db      	asrs	r3, r3, #31
 80020c8:	1ad1      	subs	r1, r2, r3
 80020ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020cc:	4613      	mov	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4413      	add	r3, r2
 80020d2:	b209      	sxth	r1, r1
 80020d4:	4a79      	ldr	r2, [pc, #484]	@ (80022bc <render3D+0x2ec>)
 80020d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    transVerts[3 * i + 1] = (cos1 * y0 + (cos0 * sin1 * z0 - sin0 * sin1 * x0) / MAXSIN) / MAXSIN;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	fb03 f202 	mul.w	r2, r3, r2
 80020e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e4:	69f9      	ldr	r1, [r7, #28]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	6939      	ldr	r1, [r7, #16]
 80020ec:	fb03 f101 	mul.w	r1, r3, r1
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	69f8      	ldr	r0, [r7, #28]
 80020f4:	fb00 f303 	mul.w	r3, r0, r3
 80020f8:	69b8      	ldr	r0, [r7, #24]
 80020fa:	fb00 f303 	mul.w	r3, r0, r3
 80020fe:	1acb      	subs	r3, r1, r3
 8002100:	496a      	ldr	r1, [pc, #424]	@ (80022ac <render3D+0x2dc>)
 8002102:	fb81 0103 	smull	r0, r1, r1, r3
 8002106:	4419      	add	r1, r3
 8002108:	11c9      	asrs	r1, r1, #7
 800210a:	17db      	asrs	r3, r3, #31
 800210c:	1acb      	subs	r3, r1, r3
 800210e:	4413      	add	r3, r2
 8002110:	4a66      	ldr	r2, [pc, #408]	@ (80022ac <render3D+0x2dc>)
 8002112:	fb82 1203 	smull	r1, r2, r2, r3
 8002116:	441a      	add	r2, r3
 8002118:	11d2      	asrs	r2, r2, #7
 800211a:	17db      	asrs	r3, r3, #31
 800211c:	1ad1      	subs	r1, r2, r3
 800211e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002120:	4613      	mov	r3, r2
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	4413      	add	r3, r2
 8002126:	3301      	adds	r3, #1
 8002128:	b209      	sxth	r1, r1
 800212a:	4a64      	ldr	r2, [pc, #400]	@ (80022bc <render3D+0x2ec>)
 800212c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    transVerts[3 * i + 2] = camZ + ((cos0 * cos1 * z0 - sin0 * cos1 * x0) / MAXSIN - sin1 * y0) / MAXSIN;
 8002130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002132:	6a3a      	ldr	r2, [r7, #32]
 8002134:	fb02 f303 	mul.w	r3, r2, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	fb03 f202 	mul.w	r2, r3, r2
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	fb01 f303 	mul.w	r3, r1, r3
 8002146:	69b9      	ldr	r1, [r7, #24]
 8002148:	fb01 f303 	mul.w	r3, r1, r3
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	4a57      	ldr	r2, [pc, #348]	@ (80022ac <render3D+0x2dc>)
 8002150:	fb82 1203 	smull	r1, r2, r2, r3
 8002154:	441a      	add	r2, r3
 8002156:	11d2      	asrs	r2, r2, #7
 8002158:	17db      	asrs	r3, r3, #31
 800215a:	1ad2      	subs	r2, r2, r3
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	6979      	ldr	r1, [r7, #20]
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	4a51      	ldr	r2, [pc, #324]	@ (80022ac <render3D+0x2dc>)
 8002168:	fb82 1203 	smull	r1, r2, r2, r3
 800216c:	441a      	add	r2, r3
 800216e:	11d2      	asrs	r2, r2, #7
 8002170:	17db      	asrs	r3, r3, #31
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	b29a      	uxth	r2, r3
 8002176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002178:	b29b      	uxth	r3, r3
 800217a:	4413      	add	r3, r2
 800217c:	b299      	uxth	r1, r3
 800217e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002180:	4613      	mov	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	4413      	add	r3, r2
 8002186:	3302      	adds	r3, #2
 8002188:	b209      	sxth	r1, r1
 800218a:	4a4c      	ldr	r2, [pc, #304]	@ (80022bc <render3D+0x2ec>)
 800218c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    fac = scaleFactor * near / (transVerts[3 * i + 2] + near + distToObj);
 8002190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002194:	fb02 f103 	mul.w	r1, r2, r3
 8002198:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800219a:	4613      	mov	r3, r2
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	4413      	add	r3, r2
 80021a0:	3302      	adds	r3, #2
 80021a2:	4a46      	ldr	r2, [pc, #280]	@ (80022bc <render3D+0x2ec>)
 80021a4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80021a8:	461a      	mov	r2, r3
 80021aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ac:	441a      	add	r2, r3
 80021ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b0:	4413      	add	r3, r2
 80021b2:	fb91 f3f3 	sdiv	r3, r1, r3
 80021b6:	60fb      	str	r3, [r7, #12]

    projVerts[2 * i + 0] = (100 * WD_3D / 2 + fac * transVerts[3 * i + 0] + 100 / 2) / 100;
 80021b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	4a3e      	ldr	r2, [pc, #248]	@ (80022bc <render3D+0x2ec>)
 80021c2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80021c6:	461a      	mov	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	fb03 f202 	mul.w	r2, r3, r2
 80021ce:	f643 63b2 	movw	r3, #16050	@ 0x3eb2
 80021d2:	4413      	add	r3, r2
 80021d4:	4a3a      	ldr	r2, [pc, #232]	@ (80022c0 <render3D+0x2f0>)
 80021d6:	fb82 1203 	smull	r1, r2, r2, r3
 80021da:	1152      	asrs	r2, r2, #5
 80021dc:	17db      	asrs	r3, r3, #31
 80021de:	1ad2      	subs	r2, r2, r3
 80021e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	b211      	sxth	r1, r2
 80021e6:	4a37      	ldr	r2, [pc, #220]	@ (80022c4 <render3D+0x2f4>)
 80021e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    projVerts[2 * i + 1] = (100 * HT_3D / 2 + fac * transVerts[3 * i + 1] + 100 / 2) / 100;
 80021ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80021ee:	4613      	mov	r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4413      	add	r3, r2
 80021f4:	3301      	adds	r3, #1
 80021f6:	4a31      	ldr	r2, [pc, #196]	@ (80022bc <render3D+0x2ec>)
 80021f8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80021fc:	461a      	mov	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	fb03 f202 	mul.w	r2, r3, r2
 8002204:	f645 53f2 	movw	r3, #24050	@ 0x5df2
 8002208:	4413      	add	r3, r2
 800220a:	4a2d      	ldr	r2, [pc, #180]	@ (80022c0 <render3D+0x2f0>)
 800220c:	fb82 1203 	smull	r1, r2, r2, r3
 8002210:	1152      	asrs	r2, r2, #5
 8002212:	17db      	asrs	r3, r3, #31
 8002214:	1ad2      	subs	r2, r2, r3
 8002216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	3301      	adds	r3, #1
 800221c:	b211      	sxth	r1, r2
 800221e:	4a29      	ldr	r2, [pc, #164]	@ (80022c4 <render3D+0x2f4>)
 8002220:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(i = 0; i < numVerts; i++)
 8002224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002226:	3301      	adds	r3, #1
 8002228:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800222a:	4b27      	ldr	r3, [pc, #156]	@ (80022c8 <render3D+0x2f8>)
 800222c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002230:	461a      	mov	r2, r3
 8002232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002234:	4293      	cmp	r3, r2
 8002236:	f6ff af15 	blt.w	8002064 <render3D+0x94>
  }

  if(bgMode==3)
 800223a:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <render3D+0x2fc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2b03      	cmp	r3, #3
 8002240:	d101      	bne.n	8002246 <render3D+0x276>
    updateStars();
 8002242:	f7ff fc2d 	bl	8001aa0 <updateStars>
  mode ? cullTris(transVerts) : cullQuads(transVerts);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <render3D+0x284>
 800224c:	481b      	ldr	r0, [pc, #108]	@ (80022bc <render3D+0x2ec>)
 800224e:	f7fe fee1 	bl	8001014 <cullTris>
 8002252:	e002      	b.n	800225a <render3D+0x28a>
 8002254:	4819      	ldr	r0, [pc, #100]	@ (80022bc <render3D+0x2ec>)
 8002256:	f7fe fd37 	bl	8000cc8 <cullQuads>

  for(i = 0; i < HT_3D; i += NLINES)
 800225a:	2300      	movs	r3, #0
 800225c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800225e:	e077      	b.n	8002350 <render3D+0x380>
  {
    yFr = i;
 8002260:	4a1b      	ldr	r2, [pc, #108]	@ (80022d0 <render3D+0x300>)
 8002262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002264:	6013      	str	r3, [r2, #0]
    if(bgMode == 0)
 8002266:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <render3D+0x2fc>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <render3D+0x2ac>
      backgroundPattern(t, pat2);
 800226e:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <render3D+0x2d8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4918      	ldr	r1, [pc, #96]	@ (80022d4 <render3D+0x304>)
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fb07 	bl	8001888 <backgroundPattern>
 800227a:	e044      	b.n	8002306 <render3D+0x336>
    else if(bgMode == 1)
 800227c:	4b13      	ldr	r3, [pc, #76]	@ (80022cc <render3D+0x2fc>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <render3D+0x2c2>
      backgroundPattern(t, pat8);
 8002284:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <render3D+0x2d8>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4913      	ldr	r1, [pc, #76]	@ (80022d8 <render3D+0x308>)
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fafc 	bl	8001888 <backgroundPattern>
 8002290:	e039      	b.n	8002306 <render3D+0x336>
    else if(bgMode == 2)
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <render3D+0x2fc>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d122      	bne.n	80022e0 <render3D+0x310>
      backgroundPattern(t, pat7);
 800229a:	4b03      	ldr	r3, [pc, #12]	@ (80022a8 <render3D+0x2d8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	490f      	ldr	r1, [pc, #60]	@ (80022dc <render3D+0x30c>)
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff faf1 	bl	8001888 <backgroundPattern>
 80022a6:	e02e      	b.n	8002306 <render3D+0x336>
 80022a8:	2400db0c 	.word	0x2400db0c
 80022ac:	80808081 	.word	0x80808081
 80022b0:	2400d2c8 	.word	0x2400d2c8
 80022b4:	2400d2cc 	.word	0x2400d2cc
 80022b8:	2400c980 	.word	0x2400c980
 80022bc:	2400c990 	.word	0x2400c990
 80022c0:	51eb851f 	.word	0x51eb851f
 80022c4:	2400ccd8 	.word	0x2400ccd8
 80022c8:	2400c97c 	.word	0x2400c97c
 80022cc:	24000028 	.word	0x24000028
 80022d0:	2400c978 	.word	0x2400c978
 80022d4:	0800c48c 	.word	0x0800c48c
 80022d8:	0800d49c 	.word	0x0800d49c
 80022dc:	0800cc94 	.word	0x0800cc94
    else if(bgMode == 3)
 80022e0:	4b2f      	ldr	r3, [pc, #188]	@ (80023a0 <render3D+0x3d0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d105      	bne.n	80022f4 <render3D+0x324>
      backgroundStars(t);
 80022e8:	4b2e      	ldr	r3, [pc, #184]	@ (80023a4 <render3D+0x3d4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff fdd3 	bl	8001e98 <backgroundStars>
 80022f2:	e008      	b.n	8002306 <render3D+0x336>
    else if(bgMode == 4)
 80022f4:	4b2a      	ldr	r3, [pc, #168]	@ (80023a0 <render3D+0x3d0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d104      	bne.n	8002306 <render3D+0x336>
      backgroundChecker(t);
 80022fc:	4b29      	ldr	r3, [pc, #164]	@ (80023a4 <render3D+0x3d4>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fa43 	bl	800178c <backgroundChecker>
    mode ? drawTris(projVerts) : drawQuads(projVerts);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <render3D+0x344>
 800230c:	4826      	ldr	r0, [pc, #152]	@ (80023a8 <render3D+0x3d8>)
 800230e:	f7ff f94d 	bl	80015ac <drawTris>
 8002312:	e002      	b.n	800231a <render3D+0x34a>
 8002314:	4824      	ldr	r0, [pc, #144]	@ (80023a8 <render3D+0x3d8>)
 8002316:	f7ff f837 	bl	8001388 <drawQuads>
    BSP_LCD_DrawRGB16Image(0, yFr, SCR_WD, NLINES, frBuf);
 800231a:	4b24      	ldr	r3, [pc, #144]	@ (80023ac <render3D+0x3dc>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b299      	uxth	r1, r3
 8002320:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <render3D+0x3e0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	2328      	movs	r3, #40	@ 0x28
 8002328:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800232c:	2000      	movs	r0, #0
 800232e:	f001 fecb 	bl	80040c8 <BSP_LCD_DrawRGB16Image>
    #if DOUBLEBUF == 1
    if(frBuf == frBuf1)
 8002332:	4b1f      	ldr	r3, [pc, #124]	@ (80023b0 <render3D+0x3e0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a1f      	ldr	r2, [pc, #124]	@ (80023b4 <render3D+0x3e4>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d103      	bne.n	8002344 <render3D+0x374>
      frBuf = frBuf2;
 800233c:	4b1c      	ldr	r3, [pc, #112]	@ (80023b0 <render3D+0x3e0>)
 800233e:	4a1e      	ldr	r2, [pc, #120]	@ (80023b8 <render3D+0x3e8>)
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	e002      	b.n	800234a <render3D+0x37a>
    else
      frBuf = frBuf1;
 8002344:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <render3D+0x3e0>)
 8002346:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <render3D+0x3e4>)
 8002348:	601a      	str	r2, [r3, #0]
  for(i = 0; i < HT_3D; i += NLINES)
 800234a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800234c:	3328      	adds	r3, #40	@ 0x28
 800234e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002352:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8002356:	db83      	blt.n	8002260 <render3D+0x290>
    #endif
  }

  rot0 += 2;
 8002358:	4b18      	ldr	r3, [pc, #96]	@ (80023bc <render3D+0x3ec>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	3302      	adds	r3, #2
 800235e:	4a17      	ldr	r2, [pc, #92]	@ (80023bc <render3D+0x3ec>)
 8002360:	6013      	str	r3, [r2, #0]
  rot1 += 4;
 8002362:	4b17      	ldr	r3, [pc, #92]	@ (80023c0 <render3D+0x3f0>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	3304      	adds	r3, #4
 8002368:	4a15      	ldr	r2, [pc, #84]	@ (80023c0 <render3D+0x3f0>)
 800236a:	6013      	str	r3, [r2, #0]
  if(rot0 > 360)
 800236c:	4b13      	ldr	r3, [pc, #76]	@ (80023bc <render3D+0x3ec>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8002374:	dd05      	ble.n	8002382 <render3D+0x3b2>
    rot0 -= 360;
 8002376:	4b11      	ldr	r3, [pc, #68]	@ (80023bc <render3D+0x3ec>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800237e:	4a0f      	ldr	r2, [pc, #60]	@ (80023bc <render3D+0x3ec>)
 8002380:	6013      	str	r3, [r2, #0]
  if(rot1 > 360)
 8002382:	4b0f      	ldr	r3, [pc, #60]	@ (80023c0 <render3D+0x3f0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800238a:	dd05      	ble.n	8002398 <render3D+0x3c8>
    rot1 -= 360;
 800238c:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <render3D+0x3f0>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002394:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <render3D+0x3f0>)
 8002396:	6013      	str	r3, [r2, #0]
} 
 8002398:	bf00      	nop
 800239a:	3740      	adds	r7, #64	@ 0x40
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	24000028 	.word	0x24000028
 80023a4:	2400db0c 	.word	0x2400db0c
 80023a8:	2400ccd8 	.word	0x2400ccd8
 80023ac:	2400c978 	.word	0x2400c978
 80023b0:	24000034 	.word	0x24000034
 80023b4:	24000178 	.word	0x24000178
 80023b8:	24006578 	.word	0x24006578
 80023bc:	2400d2c8 	.word	0x2400d2c8
 80023c0:	2400d2cc 	.word	0x2400d2cc

080023c4 <setup>:
#include "pat8.h"
#include "gfx3d.h"

// --------------------------------------------------------------------------
void setup() 
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
  uint8_t  e;

  #ifndef osCMSIS
  Delay(300);
 80023ca:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80023ce:	f002 fced 	bl	8004dac <HAL_Delay>
  task02_run = 1; task02_count = 0;
  Delay(300);
  refcpuusage = task02_count / 300;
  #endif

  e = BSP_LCD_Init();
 80023d2:	f001 fc79 	bl	8003cc8 <BSP_LCD_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
  if(e == LCD_ERROR)
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <setup+0x20>
  {
    // printf("\r\nLcd Init Error\r\n");
    while(1);
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <setup+0x1c>
  }

  BSP_LCD_Clear(LCD_COLOR_BLACK);
 80023e4:	2000      	movs	r0, #0
 80023e6:	f001 fcd7 	bl	8003d98 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&FONTNAME);
 80023ea:	4804      	ldr	r0, [pc, #16]	@ (80023fc <setup+0x38>)
 80023ec:	f001 fcc4 	bl	8003d78 <BSP_LCD_SetFont>
  initStars();
 80023f0:	f7ff fd08 	bl	8001e04 <initStars>
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	24000000 	.word	0x24000000

08002400 <showStats>:
}
#endif

// --------------------------------------------------------------------------
void showStats()
{
 8002400:	b590      	push	{r4, r7, lr}
 8002402:	b085      	sub	sp, #20
 8002404:	af04      	add	r7, sp, #16
  snprintf(txt, 30, "cpu usage %d %%   ", (int)cu);
  BSP_LCD_SetTextColor(LCD_COLOR_CYAN);
  BSP_LCD_DisplayStringAt(0, SCR_HT - 4 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
  #endif

  if(ms < msMin) msMin = ms;
 8002406:	4b92      	ldr	r3, [pc, #584]	@ (8002650 <showStats+0x250>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	4b92      	ldr	r3, [pc, #584]	@ (8002654 <showStats+0x254>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d203      	bcs.n	800241a <showStats+0x1a>
 8002412:	4b8f      	ldr	r3, [pc, #572]	@ (8002650 <showStats+0x250>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a8f      	ldr	r2, [pc, #572]	@ (8002654 <showStats+0x254>)
 8002418:	6013      	str	r3, [r2, #0]
  if(ms > msMax) msMax = ms;
 800241a:	4b8d      	ldr	r3, [pc, #564]	@ (8002650 <showStats+0x250>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4b8e      	ldr	r3, [pc, #568]	@ (8002658 <showStats+0x258>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d903      	bls.n	800242e <showStats+0x2e>
 8002426:	4b8a      	ldr	r3, [pc, #552]	@ (8002650 <showStats+0x250>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a8b      	ldr	r2, [pc, #556]	@ (8002658 <showStats+0x258>)
 800242c:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800242e:	2000      	movs	r0, #0
 8002430:	f001 fc92 	bl	8003d58 <BSP_LCD_SetBackColor>
  if(optim == 0)
 8002434:	4b89      	ldr	r3, [pc, #548]	@ (800265c <showStats+0x25c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d157      	bne.n	80024ec <showStats+0xec>
  {
    snprintf(txt, 30, "%d ms     %d fps ", (int)ms, (int)(1000 / ms));
 800243c:	4b84      	ldr	r3, [pc, #528]	@ (8002650 <showStats+0x250>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4619      	mov	r1, r3
 8002442:	4b83      	ldr	r3, [pc, #524]	@ (8002650 <showStats+0x250>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800244a:	fbb2 f3f3 	udiv	r3, r2, r3
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	460b      	mov	r3, r1
 8002452:	4a83      	ldr	r2, [pc, #524]	@ (8002660 <showStats+0x260>)
 8002454:	211e      	movs	r1, #30
 8002456:	4883      	ldr	r0, [pc, #524]	@ (8002664 <showStats+0x264>)
 8002458:	f007 fea6 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 800245c:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002460:	f001 fc6a 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 3 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 8002464:	2303      	movs	r3, #3
 8002466:	4a7f      	ldr	r2, [pc, #508]	@ (8002664 <showStats+0x264>)
 8002468:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 800246c:	2000      	movs	r0, #0
 800246e:	f001 fcdb 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "%d-%d ms  %d-%d fps   ", msMin, msMax, 1000 / msMax, 1000 / msMin);
 8002472:	4b78      	ldr	r3, [pc, #480]	@ (8002654 <showStats+0x254>)
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	4b78      	ldr	r3, [pc, #480]	@ (8002658 <showStats+0x258>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a77      	ldr	r2, [pc, #476]	@ (8002658 <showStats+0x258>)
 800247c:	6812      	ldr	r2, [r2, #0]
 800247e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002482:	fbb1 f2f2 	udiv	r2, r1, r2
 8002486:	4973      	ldr	r1, [pc, #460]	@ (8002654 <showStats+0x254>)
 8002488:	6809      	ldr	r1, [r1, #0]
 800248a:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 800248e:	fbb4 f1f1 	udiv	r1, r4, r1
 8002492:	9102      	str	r1, [sp, #8]
 8002494:	9201      	str	r2, [sp, #4]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	4603      	mov	r3, r0
 800249a:	4a73      	ldr	r2, [pc, #460]	@ (8002668 <showStats+0x268>)
 800249c:	211e      	movs	r1, #30
 800249e:	4871      	ldr	r0, [pc, #452]	@ (8002664 <showStats+0x264>)
 80024a0:	f007 fe82 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80024a4:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80024a8:	f001 fc46 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 2 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 80024ac:	2303      	movs	r3, #3
 80024ae:	4a6d      	ldr	r2, [pc, #436]	@ (8002664 <showStats+0x264>)
 80024b0:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 80024b4:	2000      	movs	r0, #0
 80024b6:	f001 fcb7 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "total/vis %d / %d   ", numPolys, numVisible);
 80024ba:	4b6c      	ldr	r3, [pc, #432]	@ (800266c <showStats+0x26c>)
 80024bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002670 <showStats+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	4613      	mov	r3, r2
 80024ca:	4a6a      	ldr	r2, [pc, #424]	@ (8002674 <showStats+0x274>)
 80024cc:	211e      	movs	r1, #30
 80024ce:	4865      	ldr	r0, [pc, #404]	@ (8002664 <showStats+0x264>)
 80024d0:	f007 fe6a 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 80024d4:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 80024d8:	f001 fc2e 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 80024dc:	2303      	movs	r3, #3
 80024de:	4a61      	ldr	r2, [pc, #388]	@ (8002664 <showStats+0x264>)
 80024e0:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 80024e4:	2000      	movs	r0, #0
 80024e6:	f001 fc9f 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
    BSP_LCD_DisplayStringAt(10 * CHARSIZEX, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
    snprintf(txt, 30, "%3d", numVisible);
    BSP_LCD_DisplayStringAt(16 * CHARSIZEX, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
  }
}
 80024ea:	e0ac      	b.n	8002646 <showStats+0x246>
  else if(optim == 1)
 80024ec:	4b5b      	ldr	r3, [pc, #364]	@ (800265c <showStats+0x25c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d133      	bne.n	800255c <showStats+0x15c>
    optim = 2;
 80024f4:	4b59      	ldr	r3, [pc, #356]	@ (800265c <showStats+0x25c>)
 80024f6:	2202      	movs	r2, #2
 80024f8:	601a      	str	r2, [r3, #0]
    snprintf(txt, 30, "00 ms     00 fps");
 80024fa:	4a5f      	ldr	r2, [pc, #380]	@ (8002678 <showStats+0x278>)
 80024fc:	211e      	movs	r1, #30
 80024fe:	4859      	ldr	r0, [pc, #356]	@ (8002664 <showStats+0x264>)
 8002500:	f007 fe52 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8002504:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002508:	f001 fc16 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 3 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 800250c:	2303      	movs	r3, #3
 800250e:	4a55      	ldr	r2, [pc, #340]	@ (8002664 <showStats+0x264>)
 8002510:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 8002514:	2000      	movs	r0, #0
 8002516:	f001 fc87 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "00-00 ms  00-00 fps");
 800251a:	4a58      	ldr	r2, [pc, #352]	@ (800267c <showStats+0x27c>)
 800251c:	211e      	movs	r1, #30
 800251e:	4851      	ldr	r0, [pc, #324]	@ (8002664 <showStats+0x264>)
 8002520:	f007 fe42 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8002524:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8002528:	f001 fc06 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 2 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 800252c:	2303      	movs	r3, #3
 800252e:	4a4d      	ldr	r2, [pc, #308]	@ (8002664 <showStats+0x264>)
 8002530:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 8002534:	2000      	movs	r0, #0
 8002536:	f001 fc77 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "total/vis 000 / 000");
 800253a:	4a51      	ldr	r2, [pc, #324]	@ (8002680 <showStats+0x280>)
 800253c:	211e      	movs	r1, #30
 800253e:	4849      	ldr	r0, [pc, #292]	@ (8002664 <showStats+0x264>)
 8002540:	f007 fe32 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 8002544:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8002548:	f001 fbf6 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 800254c:	2303      	movs	r3, #3
 800254e:	4a45      	ldr	r2, [pc, #276]	@ (8002664 <showStats+0x264>)
 8002550:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002554:	2000      	movs	r0, #0
 8002556:	f001 fc67 	bl	8003e28 <BSP_LCD_DisplayStringAt>
}
 800255a:	e074      	b.n	8002646 <showStats+0x246>
    snprintf(txt, 30, "%2d", (int)ms);
 800255c:	4b3c      	ldr	r3, [pc, #240]	@ (8002650 <showStats+0x250>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a48      	ldr	r2, [pc, #288]	@ (8002684 <showStats+0x284>)
 8002562:	211e      	movs	r1, #30
 8002564:	483f      	ldr	r0, [pc, #252]	@ (8002664 <showStats+0x264>)
 8002566:	f007 fe1f 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 800256a:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800256e:	f001 fbe3 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 3 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 8002572:	2303      	movs	r3, #3
 8002574:	4a3b      	ldr	r2, [pc, #236]	@ (8002664 <showStats+0x264>)
 8002576:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 800257a:	2000      	movs	r0, #0
 800257c:	f001 fc54 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30,"%2d", (int)(1000 / ms));
 8002580:	4b33      	ldr	r3, [pc, #204]	@ (8002650 <showStats+0x250>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002588:	fbb2 f3f3 	udiv	r3, r2, r3
 800258c:	4a3d      	ldr	r2, [pc, #244]	@ (8002684 <showStats+0x284>)
 800258e:	211e      	movs	r1, #30
 8002590:	4834      	ldr	r0, [pc, #208]	@ (8002664 <showStats+0x264>)
 8002592:	f007 fe09 	bl	800a1a8 <sniprintf>
    BSP_LCD_DisplayStringAt(10 * CHARSIZEX, SCR_HT - 3 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 8002596:	2303      	movs	r3, #3
 8002598:	4a32      	ldr	r2, [pc, #200]	@ (8002664 <showStats+0x264>)
 800259a:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 800259e:	2064      	movs	r0, #100	@ 0x64
 80025a0:	f001 fc42 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30,"%2d-%2d", msMin, msMax);
 80025a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002654 <showStats+0x254>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002658 <showStats+0x258>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	4613      	mov	r3, r2
 80025b0:	4a35      	ldr	r2, [pc, #212]	@ (8002688 <showStats+0x288>)
 80025b2:	211e      	movs	r1, #30
 80025b4:	482b      	ldr	r0, [pc, #172]	@ (8002664 <showStats+0x264>)
 80025b6:	f007 fdf7 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80025ba:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80025be:	f001 fbbb 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, SCR_HT - 2 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 80025c2:	2303      	movs	r3, #3
 80025c4:	4a27      	ldr	r2, [pc, #156]	@ (8002664 <showStats+0x264>)
 80025c6:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 80025ca:	2000      	movs	r0, #0
 80025cc:	f001 fc2c 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "%2d-%2d", 1000 / msMax, 1000 / msMin);
 80025d0:	4b21      	ldr	r3, [pc, #132]	@ (8002658 <showStats+0x258>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <showStats+0x254>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	4613      	mov	r3, r2
 80025ec:	4a26      	ldr	r2, [pc, #152]	@ (8002688 <showStats+0x288>)
 80025ee:	211e      	movs	r1, #30
 80025f0:	481c      	ldr	r0, [pc, #112]	@ (8002664 <showStats+0x264>)
 80025f2:	f007 fdd9 	bl	800a1a8 <sniprintf>
    BSP_LCD_DisplayStringAt(10 * CHARSIZEX, SCR_HT - 2 * CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 80025f6:	2303      	movs	r3, #3
 80025f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002664 <showStats+0x264>)
 80025fa:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 80025fe:	2064      	movs	r0, #100	@ 0x64
 8002600:	f001 fc12 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "%3d", numPolys);
 8002604:	4b19      	ldr	r3, [pc, #100]	@ (800266c <showStats+0x26c>)
 8002606:	f9b3 3000 	ldrsh.w	r3, [r3]
 800260a:	4a20      	ldr	r2, [pc, #128]	@ (800268c <showStats+0x28c>)
 800260c:	211e      	movs	r1, #30
 800260e:	4815      	ldr	r0, [pc, #84]	@ (8002664 <showStats+0x264>)
 8002610:	f007 fdca 	bl	800a1a8 <sniprintf>
    BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 8002614:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8002618:	f001 fb8e 	bl	8003d38 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(10 * CHARSIZEX, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 800261c:	2303      	movs	r3, #3
 800261e:	4a11      	ldr	r2, [pc, #68]	@ (8002664 <showStats+0x264>)
 8002620:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002624:	2064      	movs	r0, #100	@ 0x64
 8002626:	f001 fbff 	bl	8003e28 <BSP_LCD_DisplayStringAt>
    snprintf(txt, 30, "%3d", numVisible);
 800262a:	4b11      	ldr	r3, [pc, #68]	@ (8002670 <showStats+0x270>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a17      	ldr	r2, [pc, #92]	@ (800268c <showStats+0x28c>)
 8002630:	211e      	movs	r1, #30
 8002632:	480c      	ldr	r0, [pc, #48]	@ (8002664 <showStats+0x264>)
 8002634:	f007 fdb8 	bl	800a1a8 <sniprintf>
    BSP_LCD_DisplayStringAt(16 * CHARSIZEX, SCR_HT - CHARSIZEY, (uint8_t *)txt, LEFT_MODE);
 8002638:	2303      	movs	r3, #3
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <showStats+0x264>)
 800263c:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002640:	20a0      	movs	r0, #160	@ 0xa0
 8002642:	f001 fbf1 	bl	8003e28 <BSP_LCD_DisplayStringAt>
}
 8002646:	bf00      	nop
 8002648:	3704      	adds	r7, #4
 800264a:	46bd      	mov	sp, r7
 800264c:	bd90      	pop	{r4, r7, pc}
 800264e:	bf00      	nop
 8002650:	2400db10 	.word	0x2400db10
 8002654:	24000040 	.word	0x24000040
 8002658:	2400db14 	.word	0x2400db14
 800265c:	2400db18 	.word	0x2400db18
 8002660:	0800b350 	.word	0x0800b350
 8002664:	24000150 	.word	0x24000150
 8002668:	0800b364 	.word	0x0800b364
 800266c:	2400c984 	.word	0x2400c984
 8002670:	2400d2d0 	.word	0x2400d2d0
 8002674:	0800b37c 	.word	0x0800b37c
 8002678:	0800b394 	.word	0x0800b394
 800267c:	0800b3a8 	.word	0x0800b3a8
 8002680:	0800b3bc 	.word	0x0800b3bc
 8002684:	0800b3d0 	.word	0x0800b3d0
 8002688:	0800b3d4 	.word	0x0800b3d4
 800268c:	0800b3dc 	.word	0x0800b3dc

08002690 <loop>:

// --------------------------------------------------------------------------
void loop()
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  handleButton();
 8002694:	f7fe f8ba 	bl	800080c <handleButton>
  if(buttonState < 0)
 8002698:	4b94      	ldr	r3, [pc, #592]	@ (80028ec <loop+0x25c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	da3b      	bge.n	8002718 <loop+0x88>
  {
    if(buttonState == -1 && prevButtonState >= 0 && ++bgMode > 4)
 80026a0:	4b92      	ldr	r3, [pc, #584]	@ (80028ec <loop+0x25c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a8:	d10f      	bne.n	80026ca <loop+0x3a>
 80026aa:	4b91      	ldr	r3, [pc, #580]	@ (80028f0 <loop+0x260>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	db0b      	blt.n	80026ca <loop+0x3a>
 80026b2:	4b90      	ldr	r3, [pc, #576]	@ (80028f4 <loop+0x264>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	4a8e      	ldr	r2, [pc, #568]	@ (80028f4 <loop+0x264>)
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	4b8d      	ldr	r3, [pc, #564]	@ (80028f4 <loop+0x264>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	dd02      	ble.n	80026ca <loop+0x3a>
      bgMode = 0;
 80026c4:	4b8b      	ldr	r3, [pc, #556]	@ (80028f4 <loop+0x264>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
    if(buttonState == -2 && prevButtonState == -1)
 80026ca:	4b88      	ldr	r3, [pc, #544]	@ (80028ec <loop+0x25c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f113 0f02 	cmn.w	r3, #2
 80026d2:	d138      	bne.n	8002746 <loop+0xb6>
 80026d4:	4b86      	ldr	r3, [pc, #536]	@ (80028f0 <loop+0x260>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d133      	bne.n	8002746 <loop+0xb6>
    {
      stats = !stats;
 80026de:	4b86      	ldr	r3, [pc, #536]	@ (80028f8 <loop+0x268>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	bf0c      	ite	eq
 80026e6:	2301      	moveq	r3, #1
 80026e8:	2300      	movne	r3, #0
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b82      	ldr	r3, [pc, #520]	@ (80028f8 <loop+0x268>)
 80026f0:	601a      	str	r2, [r3, #0]
      BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80026f2:	2000      	movs	r0, #0
 80026f4:	f001 fb20 	bl	8003d38 <BSP_LCD_SetTextColor>
      BSP_LCD_FillRect(0, HT_3D, SCR_WD, SCR_HT - HT_3D);
 80026f8:	2300      	movs	r3, #0
 80026fa:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80026fe:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002702:	2000      	movs	r0, #0
 8002704:	f001 fc20 	bl	8003f48 <BSP_LCD_FillRect>
      if(optim)
 8002708:	4b7c      	ldr	r3, [pc, #496]	@ (80028fc <loop+0x26c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d01a      	beq.n	8002746 <loop+0xb6>
        optim = 1;
 8002710:	4b7a      	ldr	r3, [pc, #488]	@ (80028fc <loop+0x26c>)
 8002712:	2201      	movs	r2, #1
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	e016      	b.n	8002746 <loop+0xb6>
    }
  }
  else if(buttonState > 0)
 8002718:	4b74      	ldr	r3, [pc, #464]	@ (80028ec <loop+0x25c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	dd12      	ble.n	8002746 <loop+0xb6>
  {
    if(++object > MAX_OBJ)
 8002720:	4b77      	ldr	r3, [pc, #476]	@ (8002900 <loop+0x270>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3301      	adds	r3, #1
 8002726:	4a76      	ldr	r2, [pc, #472]	@ (8002900 <loop+0x270>)
 8002728:	6013      	str	r3, [r2, #0]
 800272a:	4b75      	ldr	r3, [pc, #468]	@ (8002900 <loop+0x270>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b0c      	cmp	r3, #12
 8002730:	dd02      	ble.n	8002738 <loop+0xa8>
      object = 0;
 8002732:	4b73      	ldr	r3, [pc, #460]	@ (8002900 <loop+0x270>)
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
    msMin = 1000;
 8002738:	4b72      	ldr	r3, [pc, #456]	@ (8002904 <loop+0x274>)
 800273a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800273e:	601a      	str	r2, [r3, #0]
    msMax = 0;
 8002740:	4b71      	ldr	r3, [pc, #452]	@ (8002908 <loop+0x278>)
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
  }
  polyMode = 0;
 8002746:	4b71      	ldr	r3, [pc, #452]	@ (800290c <loop+0x27c>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
  orient = 0;
 800274c:	4b70      	ldr	r3, [pc, #448]	@ (8002910 <loop+0x280>)
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
  bfCull = 1;
 8002752:	4b70      	ldr	r3, [pc, #448]	@ (8002914 <loop+0x284>)
 8002754:	2201      	movs	r2, #1
 8002756:	601a      	str	r2, [r3, #0]
  lightShade = 0;
 8002758:	4b6f      	ldr	r3, [pc, #444]	@ (8002918 <loop+0x288>)
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
  switch(object)
 800275e:	4b68      	ldr	r3, [pc, #416]	@ (8002900 <loop+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2b0c      	cmp	r3, #12
 8002764:	f200 8169 	bhi.w	8002a3a <loop+0x3aa>
 8002768:	a201      	add	r2, pc, #4	@ (adr r2, 8002770 <loop+0xe0>)
 800276a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276e:	bf00      	nop
 8002770:	080027a5 	.word	0x080027a5
 8002774:	080027c5 	.word	0x080027c5
 8002778:	080027e7 	.word	0x080027e7
 800277c:	08002807 	.word	0x08002807
 8002780:	08002829 	.word	0x08002829
 8002784:	08002849 	.word	0x08002849
 8002788:	0800286b 	.word	0x0800286b
 800278c:	08002891 	.word	0x08002891
 8002790:	080028b9 	.word	0x080028b9
 8002794:	0800296d 	.word	0x0800296d
 8002798:	080029a1 	.word	0x080029a1
 800279c:	080029d3 	.word	0x080029d3
 80027a0:	08002a07 	.word	0x08002a07
  {
    case 0:
      numVerts  = numVertsCubeQ;
 80027a4:	2208      	movs	r2, #8
 80027a6:	4b5d      	ldr	r3, [pc, #372]	@ (800291c <loop+0x28c>)
 80027a8:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCubeQ;
 80027aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002920 <loop+0x290>)
 80027ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002924 <loop+0x294>)
 80027ae:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCubeQ;
 80027b0:	2206      	movs	r2, #6
 80027b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002928 <loop+0x298>)
 80027b4:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCubeQ;
 80027b6:	4b5d      	ldr	r3, [pc, #372]	@ (800292c <loop+0x29c>)
 80027b8:	4a5d      	ldr	r2, [pc, #372]	@ (8002930 <loop+0x2a0>)
 80027ba:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)colsCubeQ;
 80027bc:	4b5d      	ldr	r3, [pc, #372]	@ (8002934 <loop+0x2a4>)
 80027be:	4a5e      	ldr	r2, [pc, #376]	@ (8002938 <loop+0x2a8>)
 80027c0:	601a      	str	r2, [r3, #0]
      break;
 80027c2:	e13a      	b.n	8002a3a <loop+0x3aa>
    case 1:
      numVerts  = numVertsCubeQ;
 80027c4:	2208      	movs	r2, #8
 80027c6:	4b55      	ldr	r3, [pc, #340]	@ (800291c <loop+0x28c>)
 80027c8:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCubeQ;
 80027ca:	4b55      	ldr	r3, [pc, #340]	@ (8002920 <loop+0x290>)
 80027cc:	4a55      	ldr	r2, [pc, #340]	@ (8002924 <loop+0x294>)
 80027ce:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCubeQ;
 80027d0:	2206      	movs	r2, #6
 80027d2:	4b55      	ldr	r3, [pc, #340]	@ (8002928 <loop+0x298>)
 80027d4:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCubeQ;
 80027d6:	4b55      	ldr	r3, [pc, #340]	@ (800292c <loop+0x29c>)
 80027d8:	4a55      	ldr	r2, [pc, #340]	@ (8002930 <loop+0x2a0>)
 80027da:	601a      	str	r2, [r3, #0]
      lightShade = 44000;
 80027dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002918 <loop+0x288>)
 80027de:	f64a 32e0 	movw	r2, #44000	@ 0xabe0
 80027e2:	601a      	str	r2, [r3, #0]
      break;
 80027e4:	e129      	b.n	8002a3a <loop+0x3aa>
   case 2:
      numVerts  = numVertsCross;
 80027e6:	2218      	movs	r2, #24
 80027e8:	4b4c      	ldr	r3, [pc, #304]	@ (800291c <loop+0x28c>)
 80027ea:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCross;
 80027ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002920 <loop+0x290>)
 80027ee:	4a53      	ldr	r2, [pc, #332]	@ (800293c <loop+0x2ac>)
 80027f0:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCross;
 80027f2:	2216      	movs	r2, #22
 80027f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002928 <loop+0x298>)
 80027f6:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCross;
 80027f8:	4b4c      	ldr	r3, [pc, #304]	@ (800292c <loop+0x29c>)
 80027fa:	4a51      	ldr	r2, [pc, #324]	@ (8002940 <loop+0x2b0>)
 80027fc:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)colsCross;
 80027fe:	4b4d      	ldr	r3, [pc, #308]	@ (8002934 <loop+0x2a4>)
 8002800:	4a50      	ldr	r2, [pc, #320]	@ (8002944 <loop+0x2b4>)
 8002802:	601a      	str	r2, [r3, #0]
      break;
 8002804:	e119      	b.n	8002a3a <loop+0x3aa>
   case 3:
      numVerts  = numVertsCross;
 8002806:	2218      	movs	r2, #24
 8002808:	4b44      	ldr	r3, [pc, #272]	@ (800291c <loop+0x28c>)
 800280a:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCross;
 800280c:	4b44      	ldr	r3, [pc, #272]	@ (8002920 <loop+0x290>)
 800280e:	4a4b      	ldr	r2, [pc, #300]	@ (800293c <loop+0x2ac>)
 8002810:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCross;
 8002812:	2216      	movs	r2, #22
 8002814:	4b44      	ldr	r3, [pc, #272]	@ (8002928 <loop+0x298>)
 8002816:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCross;
 8002818:	4b44      	ldr	r3, [pc, #272]	@ (800292c <loop+0x29c>)
 800281a:	4a49      	ldr	r2, [pc, #292]	@ (8002940 <loop+0x2b0>)
 800281c:	601a      	str	r2, [r3, #0]
      lightShade = 14000;
 800281e:	4b3e      	ldr	r3, [pc, #248]	@ (8002918 <loop+0x288>)
 8002820:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8002824:	601a      	str	r2, [r3, #0]
      break;
 8002826:	e108      	b.n	8002a3a <loop+0x3aa>
   case 4:
      numVerts  = numVerts3;
 8002828:	2220      	movs	r2, #32
 800282a:	4b3c      	ldr	r3, [pc, #240]	@ (800291c <loop+0x28c>)
 800282c:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)verts3;
 800282e:	4b3c      	ldr	r3, [pc, #240]	@ (8002920 <loop+0x290>)
 8002830:	4a45      	ldr	r2, [pc, #276]	@ (8002948 <loop+0x2b8>)
 8002832:	601a      	str	r2, [r3, #0]
      numPolys  = numQuads3;
 8002834:	2218      	movs	r2, #24
 8002836:	4b3c      	ldr	r3, [pc, #240]	@ (8002928 <loop+0x298>)
 8002838:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quads3;
 800283a:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <loop+0x29c>)
 800283c:	4a43      	ldr	r2, [pc, #268]	@ (800294c <loop+0x2bc>)
 800283e:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)cols3;
 8002840:	4b3c      	ldr	r3, [pc, #240]	@ (8002934 <loop+0x2a4>)
 8002842:	4a43      	ldr	r2, [pc, #268]	@ (8002950 <loop+0x2c0>)
 8002844:	601a      	str	r2, [r3, #0]
      break;
 8002846:	e0f8      	b.n	8002a3a <loop+0x3aa>
   case 5:
      numVerts  = numVerts3;
 8002848:	2220      	movs	r2, #32
 800284a:	4b34      	ldr	r3, [pc, #208]	@ (800291c <loop+0x28c>)
 800284c:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)verts3;
 800284e:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <loop+0x290>)
 8002850:	4a3d      	ldr	r2, [pc, #244]	@ (8002948 <loop+0x2b8>)
 8002852:	601a      	str	r2, [r3, #0]
      numPolys  = numQuads3;
 8002854:	2218      	movs	r2, #24
 8002856:	4b34      	ldr	r3, [pc, #208]	@ (8002928 <loop+0x298>)
 8002858:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quads3;
 800285a:	4b34      	ldr	r3, [pc, #208]	@ (800292c <loop+0x29c>)
 800285c:	4a3b      	ldr	r2, [pc, #236]	@ (800294c <loop+0x2bc>)
 800285e:	601a      	str	r2, [r3, #0]
      lightShade = 20000;
 8002860:	4b2d      	ldr	r3, [pc, #180]	@ (8002918 <loop+0x288>)
 8002862:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002866:	601a      	str	r2, [r3, #0]
      break;
 8002868:	e0e7      	b.n	8002a3a <loop+0x3aa>
   case 6:
      numVerts  = numVertsCubes;
 800286a:	2248      	movs	r2, #72	@ 0x48
 800286c:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <loop+0x28c>)
 800286e:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCubes;
 8002870:	4b2b      	ldr	r3, [pc, #172]	@ (8002920 <loop+0x290>)
 8002872:	4a38      	ldr	r2, [pc, #224]	@ (8002954 <loop+0x2c4>)
 8002874:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCubes;
 8002876:	2236      	movs	r2, #54	@ 0x36
 8002878:	4b2b      	ldr	r3, [pc, #172]	@ (8002928 <loop+0x298>)
 800287a:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCubes;
 800287c:	4b2b      	ldr	r3, [pc, #172]	@ (800292c <loop+0x29c>)
 800287e:	4a36      	ldr	r2, [pc, #216]	@ (8002958 <loop+0x2c8>)
 8002880:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)colsCubes;
 8002882:	4b2c      	ldr	r3, [pc, #176]	@ (8002934 <loop+0x2a4>)
 8002884:	4a35      	ldr	r2, [pc, #212]	@ (800295c <loop+0x2cc>)
 8002886:	601a      	str	r2, [r3, #0]
      bfCull    = 0;
 8002888:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <loop+0x284>)
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
      break;
 800288e:	e0d4      	b.n	8002a3a <loop+0x3aa>
   case 7:
      numVerts  = numVertsCubes;
 8002890:	2248      	movs	r2, #72	@ 0x48
 8002892:	4b22      	ldr	r3, [pc, #136]	@ (800291c <loop+0x28c>)
 8002894:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCubes;
 8002896:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <loop+0x290>)
 8002898:	4a2e      	ldr	r2, [pc, #184]	@ (8002954 <loop+0x2c4>)
 800289a:	601a      	str	r2, [r3, #0]
      numPolys  = numQuadsCubes;
 800289c:	2236      	movs	r2, #54	@ 0x36
 800289e:	4b22      	ldr	r3, [pc, #136]	@ (8002928 <loop+0x298>)
 80028a0:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)quadsCubes;
 80028a2:	4b22      	ldr	r3, [pc, #136]	@ (800292c <loop+0x29c>)
 80028a4:	4a2c      	ldr	r2, [pc, #176]	@ (8002958 <loop+0x2c8>)
 80028a6:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 80028a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <loop+0x284>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	601a      	str	r2, [r3, #0]
      lightShade = 14000;
 80028ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <loop+0x288>)
 80028b0:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 80028b4:	601a      	str	r2, [r3, #0]
      break;
 80028b6:	e0c0      	b.n	8002a3a <loop+0x3aa>
   case 8:
      numVerts  = numVertsCone;
 80028b8:	4b18      	ldr	r3, [pc, #96]	@ (800291c <loop+0x28c>)
 80028ba:	220f      	movs	r2, #15
 80028bc:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsCone;
 80028be:	4b18      	ldr	r3, [pc, #96]	@ (8002920 <loop+0x290>)
 80028c0:	4a27      	ldr	r2, [pc, #156]	@ (8002960 <loop+0x2d0>)
 80028c2:	601a      	str	r2, [r3, #0]
      numPolys  = numTrisCone;
 80028c4:	4b18      	ldr	r3, [pc, #96]	@ (8002928 <loop+0x298>)
 80028c6:	221a      	movs	r2, #26
 80028c8:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)trisCone;
 80028ca:	4b18      	ldr	r3, [pc, #96]	@ (800292c <loop+0x29c>)
 80028cc:	4a25      	ldr	r2, [pc, #148]	@ (8002964 <loop+0x2d4>)
 80028ce:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)colsCone;
 80028d0:	4b18      	ldr	r3, [pc, #96]	@ (8002934 <loop+0x2a4>)
 80028d2:	4a25      	ldr	r2, [pc, #148]	@ (8002968 <loop+0x2d8>)
 80028d4:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 80028d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002914 <loop+0x284>)
 80028d8:	2201      	movs	r2, #1
 80028da:	601a      	str	r2, [r3, #0]
      orient    = 1;
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <loop+0x280>)
 80028de:	2201      	movs	r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
      polyMode  = 1;
 80028e2:	4b0a      	ldr	r3, [pc, #40]	@ (800290c <loop+0x27c>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
      break;
 80028e8:	e0a7      	b.n	8002a3a <loop+0x3aa>
 80028ea:	bf00      	nop
 80028ec:	2400013c 	.word	0x2400013c
 80028f0:	2400014c 	.word	0x2400014c
 80028f4:	24000028 	.word	0x24000028
 80028f8:	24000044 	.word	0x24000044
 80028fc:	2400db18 	.word	0x2400db18
 8002900:	2400002c 	.word	0x2400002c
 8002904:	24000040 	.word	0x24000040
 8002908:	2400db14 	.word	0x2400db14
 800290c:	24000174 	.word	0x24000174
 8002910:	24000170 	.word	0x24000170
 8002914:	24000030 	.word	0x24000030
 8002918:	2400d2d4 	.word	0x2400d2d4
 800291c:	2400c97c 	.word	0x2400c97c
 8002920:	2400c980 	.word	0x2400c980
 8002924:	0800dd00 	.word	0x0800dd00
 8002928:	2400c984 	.word	0x2400c984
 800292c:	2400c988 	.word	0x2400c988
 8002930:	0800dd30 	.word	0x0800dd30
 8002934:	2400c98c 	.word	0x2400c98c
 8002938:	0800dd48 	.word	0x0800dd48
 800293c:	0800dd54 	.word	0x0800dd54
 8002940:	0800dde4 	.word	0x0800dde4
 8002944:	0800de3c 	.word	0x0800de3c
 8002948:	0800de68 	.word	0x0800de68
 800294c:	0800df28 	.word	0x0800df28
 8002950:	0800df88 	.word	0x0800df88
 8002954:	0800dfb8 	.word	0x0800dfb8
 8002958:	0800e168 	.word	0x0800e168
 800295c:	0800e240 	.word	0x0800e240
 8002960:	0800e2ac 	.word	0x0800e2ac
 8002964:	0800e308 	.word	0x0800e308
 8002968:	0800e358 	.word	0x0800e358
   case 9:
      numVerts  = numVertsSphere;
 800296c:	2220      	movs	r2, #32
 800296e:	4b40      	ldr	r3, [pc, #256]	@ (8002a70 <loop+0x3e0>)
 8002970:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsSphere;
 8002972:	4b40      	ldr	r3, [pc, #256]	@ (8002a74 <loop+0x3e4>)
 8002974:	4a40      	ldr	r2, [pc, #256]	@ (8002a78 <loop+0x3e8>)
 8002976:	601a      	str	r2, [r3, #0]
      numPolys  = numTrisSphere;
 8002978:	223c      	movs	r2, #60	@ 0x3c
 800297a:	4b40      	ldr	r3, [pc, #256]	@ (8002a7c <loop+0x3ec>)
 800297c:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)trisSphere;
 800297e:	4b40      	ldr	r3, [pc, #256]	@ (8002a80 <loop+0x3f0>)
 8002980:	4a40      	ldr	r2, [pc, #256]	@ (8002a84 <loop+0x3f4>)
 8002982:	601a      	str	r2, [r3, #0]
      //polyColors = (uint16_t*)colsSphere;
      lightShade = 58000;
 8002984:	4b40      	ldr	r3, [pc, #256]	@ (8002a88 <loop+0x3f8>)
 8002986:	f24e 2290 	movw	r2, #58000	@ 0xe290
 800298a:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 800298c:	4b3f      	ldr	r3, [pc, #252]	@ (8002a8c <loop+0x3fc>)
 800298e:	2201      	movs	r2, #1
 8002990:	601a      	str	r2, [r3, #0]
      orient    = 1;
 8002992:	4b3f      	ldr	r3, [pc, #252]	@ (8002a90 <loop+0x400>)
 8002994:	2201      	movs	r2, #1
 8002996:	601a      	str	r2, [r3, #0]
      polyMode  = 1;
 8002998:	4b3e      	ldr	r3, [pc, #248]	@ (8002a94 <loop+0x404>)
 800299a:	2201      	movs	r2, #1
 800299c:	601a      	str	r2, [r3, #0]
      break;
 800299e:	e04c      	b.n	8002a3a <loop+0x3aa>
   case 10:
      numVerts  = numVertsTorus;
 80029a0:	2224      	movs	r2, #36	@ 0x24
 80029a2:	4b33      	ldr	r3, [pc, #204]	@ (8002a70 <loop+0x3e0>)
 80029a4:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsTorus;
 80029a6:	4b33      	ldr	r3, [pc, #204]	@ (8002a74 <loop+0x3e4>)
 80029a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002a98 <loop+0x408>)
 80029aa:	601a      	str	r2, [r3, #0]
      numPolys  = numTrisTorus;
 80029ac:	2248      	movs	r2, #72	@ 0x48
 80029ae:	4b33      	ldr	r3, [pc, #204]	@ (8002a7c <loop+0x3ec>)
 80029b0:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)trisTorus;
 80029b2:	4b33      	ldr	r3, [pc, #204]	@ (8002a80 <loop+0x3f0>)
 80029b4:	4a39      	ldr	r2, [pc, #228]	@ (8002a9c <loop+0x40c>)
 80029b6:	601a      	str	r2, [r3, #0]
      polyColors = (uint16_t*)colsTorus;
 80029b8:	4b39      	ldr	r3, [pc, #228]	@ (8002aa0 <loop+0x410>)
 80029ba:	4a3a      	ldr	r2, [pc, #232]	@ (8002aa4 <loop+0x414>)
 80029bc:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 80029be:	4b33      	ldr	r3, [pc, #204]	@ (8002a8c <loop+0x3fc>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	601a      	str	r2, [r3, #0]
      orient    = 1;
 80029c4:	4b32      	ldr	r3, [pc, #200]	@ (8002a90 <loop+0x400>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
      polyMode  = 1;
 80029ca:	4b32      	ldr	r3, [pc, #200]	@ (8002a94 <loop+0x404>)
 80029cc:	2201      	movs	r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
      break;
 80029d0:	e033      	b.n	8002a3a <loop+0x3aa>
   case 11:
      numVerts  = numVertsTorus;
 80029d2:	2224      	movs	r2, #36	@ 0x24
 80029d4:	4b26      	ldr	r3, [pc, #152]	@ (8002a70 <loop+0x3e0>)
 80029d6:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsTorus;
 80029d8:	4b26      	ldr	r3, [pc, #152]	@ (8002a74 <loop+0x3e4>)
 80029da:	4a2f      	ldr	r2, [pc, #188]	@ (8002a98 <loop+0x408>)
 80029dc:	601a      	str	r2, [r3, #0]
      numPolys  = numTrisTorus;
 80029de:	2248      	movs	r2, #72	@ 0x48
 80029e0:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <loop+0x3ec>)
 80029e2:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)trisTorus;
 80029e4:	4b26      	ldr	r3, [pc, #152]	@ (8002a80 <loop+0x3f0>)
 80029e6:	4a2d      	ldr	r2, [pc, #180]	@ (8002a9c <loop+0x40c>)
 80029e8:	601a      	str	r2, [r3, #0]
      lightShade = 20000;
 80029ea:	4b27      	ldr	r3, [pc, #156]	@ (8002a88 <loop+0x3f8>)
 80029ec:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80029f0:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 80029f2:	4b26      	ldr	r3, [pc, #152]	@ (8002a8c <loop+0x3fc>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	601a      	str	r2, [r3, #0]
      orient    = 1;
 80029f8:	4b25      	ldr	r3, [pc, #148]	@ (8002a90 <loop+0x400>)
 80029fa:	2201      	movs	r2, #1
 80029fc:	601a      	str	r2, [r3, #0]
      polyMode  = 1;
 80029fe:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <loop+0x404>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	601a      	str	r2, [r3, #0]
      break;
 8002a04:	e019      	b.n	8002a3a <loop+0x3aa>
   case 12:
      numVerts  = numVertsMonkey;
 8002a06:	227a      	movs	r2, #122	@ 0x7a
 8002a08:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <loop+0x3e0>)
 8002a0a:	801a      	strh	r2, [r3, #0]
      verts     = (int16_t*)vertsMonkey;
 8002a0c:	4b19      	ldr	r3, [pc, #100]	@ (8002a74 <loop+0x3e4>)
 8002a0e:	4a26      	ldr	r2, [pc, #152]	@ (8002aa8 <loop+0x418>)
 8002a10:	601a      	str	r2, [r3, #0]
      numPolys  = numTrisMonkey;
 8002a12:	22df      	movs	r2, #223	@ 0xdf
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <loop+0x3ec>)
 8002a16:	801a      	strh	r2, [r3, #0]
      polys     = (uint8_t*)trisMonkey;
 8002a18:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <loop+0x3f0>)
 8002a1a:	4a24      	ldr	r2, [pc, #144]	@ (8002aac <loop+0x41c>)
 8002a1c:	601a      	str	r2, [r3, #0]
      //polyColors = (uint16_t*)colsMonkey;
      lightShade = 20000;
 8002a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a88 <loop+0x3f8>)
 8002a20:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002a24:	601a      	str	r2, [r3, #0]
      bfCull    = 1;
 8002a26:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <loop+0x3fc>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]
      orient    = 1;
 8002a2c:	4b18      	ldr	r3, [pc, #96]	@ (8002a90 <loop+0x400>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	601a      	str	r2, [r3, #0]
      polyMode  = 1;
 8002a32:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <loop+0x404>)
 8002a34:	2201      	movs	r2, #1
 8002a36:	601a      	str	r2, [r3, #0]
      break;
 8002a38:	bf00      	nop
  }
  ms = GetTime();
 8002a3a:	f002 f9ab 	bl	8004d94 <HAL_GetTick>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab0 <loop+0x420>)
 8002a42:	6013      	str	r3, [r2, #0]
  render3D(polyMode);
 8002a44:	4b13      	ldr	r3, [pc, #76]	@ (8002a94 <loop+0x404>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fac1 	bl	8001fd0 <render3D>
  ms = GetTime() - ms;
 8002a4e:	f002 f9a1 	bl	8004d94 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <loop+0x420>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	4a15      	ldr	r2, [pc, #84]	@ (8002ab0 <loop+0x420>)
 8002a5c:	6013      	str	r3, [r2, #0]
  if(stats)
 8002a5e:	4b15      	ldr	r3, [pc, #84]	@ (8002ab4 <loop+0x424>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <loop+0x3da>
    showStats();
 8002a66:	f7ff fccb 	bl	8002400 <showStats>
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	2400c97c 	.word	0x2400c97c
 8002a74:	2400c980 	.word	0x2400c980
 8002a78:	0800eb48 	.word	0x0800eb48
 8002a7c:	2400c984 	.word	0x2400c984
 8002a80:	2400c988 	.word	0x2400c988
 8002a84:	0800ec08 	.word	0x0800ec08
 8002a88:	2400d2d4 	.word	0x2400d2d4
 8002a8c:	24000030 	.word	0x24000030
 8002a90:	24000170 	.word	0x24000170
 8002a94:	24000174 	.word	0x24000174
 8002a98:	0800e38c 	.word	0x0800e38c
 8002a9c:	0800e464 	.word	0x0800e464
 8002aa0:	2400c98c 	.word	0x2400c98c
 8002aa4:	0800e53c 	.word	0x0800e53c
 8002aa8:	0800e5cc 	.word	0x0800e5cc
 8002aac:	0800e8a8 	.word	0x0800e8a8
 8002ab0:	2400db10 	.word	0x2400db10
 8002ab4:	24000044 	.word	0x24000044

08002ab8 <mainApp>:

//-----------------------------------------------------------------------------
void mainApp(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  setup();
 8002abc:	f7ff fc82 	bl	80023c4 <setup>
  while(1)
    loop();
 8002ac0:	f7ff fde6 	bl	8002690 <loop>
 8002ac4:	e7fc      	b.n	8002ac0 <mainApp+0x8>

08002ac6 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6819      	ldr	r1, [r3, #0]
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	fb03 f203 	mul.w	r2, r3, r3
 8002adc:	4613      	mov	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4413      	add	r3, r2
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	ea01 0203 	and.w	r2, r1, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	fb03 f303 	mul.w	r3, r3, r3
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	431a      	orrs	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]
}
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <LcdDirRead>:
/* Half duplex and full duplex mode */

//-----------------------------------------------------------------------------
/* Switch from SPI write mode to SPI read mode, read the dummy bits, modify the SPI speed */
void LcdDirRead(uint32_t DummySize)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t RxDummy __attribute__((unused));
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);   /* stop SPI */
 8002b10:	4b1e      	ldr	r3, [pc, #120]	@ (8002b8c <LcdDirRead+0x84>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <LcdDirRead+0x84>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0201 	bic.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
  #if LCD_SPI_MODE == 1
  SPI_1LINE_RX(&LCD_SPI_HANDLE);        /* if half duplex -> change MOSI data direction */
  #endif
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_OUTPUT); /* GPIO mode = output */
 8002b20:	2201      	movs	r2, #1
 8002b22:	2180      	movs	r1, #128	@ 0x80
 8002b24:	481a      	ldr	r0, [pc, #104]	@ (8002b90 <LcdDirRead+0x88>)
 8002b26:	f7ff ffce 	bl	8002ac6 <LL_GPIO_SetPinMode>
  while(DummySize--)
 8002b2a:	e009      	b.n	8002b40 <LcdDirRead+0x38>
  { /* Dummy pulses */
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, 1 - LCD_SPI_DEFSTATE);
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	2180      	movs	r1, #128	@ 0x80
 8002b30:	4817      	ldr	r0, [pc, #92]	@ (8002b90 <LcdDirRead+0x88>)
 8002b32:	f002 fcdb 	bl	80054ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LCD_SPI_DEFSTATE);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2180      	movs	r1, #128	@ 0x80
 8002b3a:	4815      	ldr	r0, [pc, #84]	@ (8002b90 <LcdDirRead+0x88>)
 8002b3c:	f002 fcd6 	bl	80054ec <HAL_GPIO_WritePin>
  while(DummySize--)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	1e5a      	subs	r2, r3, #1
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f0      	bne.n	8002b2c <LcdDirRead+0x24>
  }
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_ALTERNATE); /* GPIO mode = alternative */
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	2180      	movs	r1, #128	@ 0x80
 8002b4e:	4810      	ldr	r0, [pc, #64]	@ (8002b90 <LcdDirRead+0x88>)
 8002b50:	f7ff ffb9 	bl	8002ac6 <LL_GPIO_SetPinMode>
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_READ);        /* speed change */
 8002b54:	4b0d      	ldr	r3, [pc, #52]	@ (8002b8c <LcdDirRead+0x84>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8002b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b8c <LcdDirRead+0x84>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b66:	609a      	str	r2, [r3, #8]
  #endif
  LCD_SPI_RXFIFOCLEAR(LCD_SPI_HANDLE, RxDummy);                 /* RX fifo clear */
 8002b68:	e003      	b.n	8002b72 <LcdDirRead+0x6a>
 8002b6a:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <LcdDirRead+0x84>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <LcdDirRead+0x84>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1f4      	bne.n	8002b6a <LcdDirRead+0x62>
}
 8002b80:	bf00      	nop
 8002b82:	bf00      	nop
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	2400de84 	.word	0x2400de84
 8002b90:	58021400 	.word	0x58021400

08002b94 <LcdDirWrite>:

//-----------------------------------------------------------------------------
/* Switch from SPI read mode to SPI write mode, modify the SPI speed */
void LcdDirWrite(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);                           /* stop SPI */
 8002b98:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc8 <LcdDirWrite+0x34>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <LcdDirWrite+0x34>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);       /* speed change */
 8002ba8:	4b07      	ldr	r3, [pc, #28]	@ (8002bc8 <LcdDirWrite+0x34>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8002bb2:	4b05      	ldr	r3, [pc, #20]	@ (8002bc8 <LcdDirWrite+0x34>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002bba:	609a      	str	r2, [r3, #8]
  #endif
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	2400de84 	.word	0x2400de84

08002bcc <LcdSpiMode8>:
#endif /* LCD_SPI_MODE */

//-----------------------------------------------------------------------------
/* Set SPI 8bit mode without HAL_SPI_Init */
static inline void LcdSpiMode8(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_8BIT(LCD_SPI_HANDLE);
 8002bd0:	4b08      	ldr	r3, [pc, #32]	@ (8002bf4 <LcdSpiMode8+0x28>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f023 021f 	bic.w	r2, r3, #31
 8002bda:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <LcdSpiMode8+0x28>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0207 	orr.w	r2, r2, #7
 8002be2:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8002be4:	4b03      	ldr	r3, [pc, #12]	@ (8002bf4 <LcdSpiMode8+0x28>)
 8002be6:	2207      	movs	r2, #7
 8002be8:	60da      	str	r2, [r3, #12]
}
 8002bea:	bf00      	nop
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	2400de84 	.word	0x2400de84

08002bf8 <LcdSpiMode16>:

/* Set SPI 16bit mode without HAL_SPI_Init */
static inline void LcdSpiMode16(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_16BIT(LCD_SPI_HANDLE);
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <LcdSpiMode16+0x28>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f023 021f 	bic.w	r2, r3, #31
 8002c06:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <LcdSpiMode16+0x28>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 020f 	orr.w	r2, r2, #15
 8002c0e:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 8002c10:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <LcdSpiMode16+0x28>)
 8002c12:	220f      	movs	r2, #15
 8002c14:	60da      	str	r2, [r3, #12]
}
 8002c16:	bf00      	nop
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	2400de84 	.word	0x2400de84

08002c24 <LCDWriteFillMultiData8and16>:
/* Wrtite fill and multi data to Lcd (8 and 16 bit mode)
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <LCDWriteFillMultiData8and16+0x1c>
    LcdSpiMode8();
 8002c3a:	f7ff ffc7 	bl	8002bcc <LcdSpiMode8>
 8002c3e:	e001      	b.n	8002c44 <LCDWriteFillMultiData8and16+0x20>
  else
    LcdSpiMode16();
 8002c40:	f7ff ffda 	bl	8002bf8 <LcdSpiMode16>
    LcdDmaWaitEnd(Mode & LCD_IO_MULTIDATA);
  }
  else
  #endif
  { /* not DMA mode */
    if(Mode & LCD_IO_FILL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d035      	beq.n	8002cba <LCDWriteFillMultiData8and16+0x96>
    { /* fill */
      while(Size--) /* fill 8 and 16bit */
 8002c4e:	e006      	b.n	8002c5e <LCDWriteFillMultiData8and16+0x3a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)pData, 1, LCD_SPI_TIMEOUT);
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295
 8002c54:	2201      	movs	r2, #1
 8002c56:	68f9      	ldr	r1, [r7, #12]
 8002c58:	481e      	ldr	r0, [pc, #120]	@ (8002cd4 <LCDWriteFillMultiData8and16+0xb0>)
 8002c5a:	f005 fae7 	bl	800822c <HAL_SPI_Transmit>
      while(Size--) /* fill 8 and 16bit */
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	1e5a      	subs	r2, r3, #1
 8002c62:	60ba      	str	r2, [r7, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1f3      	bne.n	8002c50 <LCDWriteFillMultiData8and16+0x2c>
 8002c68:	e02a      	b.n	8002cc0 <LCDWriteFillMultiData8and16+0x9c>
    else
    { /* multidata */
      uint32_t trsize;
      while(Size)
      {
        if(Size > DMA_MAXSIZE)
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d907      	bls.n	8002c84 <LCDWriteFillMultiData8and16+0x60>
        {
          trsize = DMA_MAXSIZE;
 8002c74:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002c78:	617b      	str	r3, [r7, #20]
          Size -= DMA_MAXSIZE;
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	4b16      	ldr	r3, [pc, #88]	@ (8002cd8 <LCDWriteFillMultiData8and16+0xb4>)
 8002c7e:	4413      	add	r3, r2
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	e003      	b.n	8002c8c <LCDWriteFillMultiData8and16+0x68>
        }
        else
        {
          trsize = Size;
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	617b      	str	r3, [r7, #20]
          Size = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60bb      	str	r3, [r7, #8]
        }
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	f04f 33ff 	mov.w	r3, #4294967295
 8002c94:	68f9      	ldr	r1, [r7, #12]
 8002c96:	480f      	ldr	r0, [pc, #60]	@ (8002cd4 <LCDWriteFillMultiData8and16+0xb0>)
 8002c98:	f005 fac8 	bl	800822c <HAL_SPI_Transmit>
        if(Mode & LCD_IO_DATA8)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d004      	beq.n	8002cb0 <LCDWriteFillMultiData8and16+0x8c>
          pData += trsize;
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	4413      	add	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e004      	b.n	8002cba <LCDWriteFillMultiData8and16+0x96>
        else
          pData += (trsize << 1);
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
      while(Size)
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1d4      	bne.n	8002c6a <LCDWriteFillMultiData8and16+0x46>
      }
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	2108      	movs	r1, #8
 8002cc4:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <LCDWriteFillMultiData8and16+0xb8>)
 8002cc6:	f002 fc11 	bl	80054ec <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8002cca:	bf00      	nop
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	2400de84 	.word	0x2400de84
 8002cd8:	ffff0002 	.word	0xffff0002
 8002cdc:	58021000 	.word	0x58021000

08002ce0 <LCDWriteFillMultiData16to24>:
/* Wrtite fill and multi data to Lcd (convert RGB16 bit (5-6-5) to RGB24 bit (8-8-8) mode, no dma capability)
   - pData: RGB 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData16to24(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8002cec:	f7ff ff6e 	bl	8002bcc <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    if(Mode & LCD_IO_FILL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d03b      	beq.n	8002d72 <LCDWriteFillMultiData16to24+0x92>
    { /* fill 16bit to 24bit */
      rgb888 = RGB565TO888(*(uint16_t *)pData);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	015b      	lsls	r3, r3, #5
 8002d0a:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]
      while(Size--)
 8002d1c:	e007      	b.n	8002d2e <LCDWriteFillMultiData16to24+0x4e>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8002d1e:	f107 0114 	add.w	r1, r7, #20
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295
 8002d26:	2203      	movs	r2, #3
 8002d28:	4819      	ldr	r0, [pc, #100]	@ (8002d90 <LCDWriteFillMultiData16to24+0xb0>)
 8002d2a:	f005 fa7f 	bl	800822c <HAL_SPI_Transmit>
      while(Size--)
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	1e5a      	subs	r2, r3, #1
 8002d32:	60ba      	str	r2, [r7, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1f2      	bne.n	8002d1e <LCDWriteFillMultiData16to24+0x3e>
 8002d38:	e020      	b.n	8002d7c <LCDWriteFillMultiData16to24+0x9c>
    }
    else
    { /* multidata 16bit to 24bit */
      while(Size--)
      {
        rgb888 = RGB565TO888(*(uint16_t *)pData);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	021b      	lsls	r3, r3, #8
 8002d40:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	881b      	ldrh	r3, [r3, #0]
 8002d48:	015b      	lsls	r3, r3, #5
 8002d4a:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	617b      	str	r3, [r7, #20]
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8002d5c:	f107 0114 	add.w	r1, r7, #20
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295
 8002d64:	2203      	movs	r2, #3
 8002d66:	480a      	ldr	r0, [pc, #40]	@ (8002d90 <LCDWriteFillMultiData16to24+0xb0>)
 8002d68:	f005 fa60 	bl	800822c <HAL_SPI_Transmit>
        pData+=2;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	3302      	adds	r3, #2
 8002d70:	60fb      	str	r3, [r7, #12]
      while(Size--)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	1e5a      	subs	r2, r3, #1
 8002d76:	60ba      	str	r2, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1de      	bne.n	8002d3a <LCDWriteFillMultiData16to24+0x5a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
        pData += trsize << 1;
      }
    }
    #endif /* #elif LCD_RGB24_BUFFSIZE > 0 */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	2108      	movs	r1, #8
 8002d80:	4804      	ldr	r0, [pc, #16]	@ (8002d94 <LCDWriteFillMultiData16to24+0xb4>)
 8002d82:	f002 fbb3 	bl	80054ec <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8002d86:	bf00      	nop
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	2400de84 	.word	0x2400de84
 8002d94:	58021000 	.word	0x58021000

08002d98 <LCDReadMultiData8and16>:
/* Read data from Lcd
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <LCDReadMultiData8and16+0x1c>
    LcdSpiMode8();
 8002dae:	f7ff ff0d 	bl	8002bcc <LcdSpiMode8>
 8002db2:	e02a      	b.n	8002e0a <LCDReadMultiData8and16+0x72>
  else
    LcdSpiMode16();
 8002db4:	f7ff ff20 	bl	8002bf8 <LcdSpiMode16>
  }
  else
  #endif
  { /* not DMA mode */
    uint32_t trsize;
    while(Size)
 8002db8:	e027      	b.n	8002e0a <LCDReadMultiData8and16+0x72>
    {
      if(Size > DMA_MAXSIZE)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d907      	bls.n	8002dd4 <LCDReadMultiData8and16+0x3c>
      {
        trsize = DMA_MAXSIZE;
 8002dc4:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002dc8:	617b      	str	r3, [r7, #20]
        Size -= DMA_MAXSIZE;
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <LCDReadMultiData8and16+0x90>)
 8002dce:	4413      	add	r3, r2
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	e003      	b.n	8002ddc <LCDReadMultiData8and16+0x44>
      }
      else
      {
        trsize = Size;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	617b      	str	r3, [r7, #20]
        Size = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60bb      	str	r3, [r7, #8]
      }
      HAL_SPI_Receive(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	f04f 33ff 	mov.w	r3, #4294967295
 8002de4:	68f9      	ldr	r1, [r7, #12]
 8002de6:	4811      	ldr	r0, [pc, #68]	@ (8002e2c <LCDReadMultiData8and16+0x94>)
 8002de8:	f005 fc0e 	bl	8008608 <HAL_SPI_Receive>
      if(Mode & LCD_IO_DATA8)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d004      	beq.n	8002e00 <LCDReadMultiData8and16+0x68>
        pData += trsize;
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	e004      	b.n	8002e0a <LCDReadMultiData8and16+0x72>
      else
        pData += (trsize << 1);
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4413      	add	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]
    while(Size)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1d4      	bne.n	8002dba <LCDReadMultiData8and16+0x22>
    }
    LcdDirWrite();
 8002e10:	f7ff fec0 	bl	8002b94 <LcdDirWrite>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8002e14:	2201      	movs	r2, #1
 8002e16:	2108      	movs	r1, #8
 8002e18:	4805      	ldr	r0, [pc, #20]	@ (8002e30 <LCDReadMultiData8and16+0x98>)
 8002e1a:	f002 fb67 	bl	80054ec <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8002e1e:	bf00      	nop
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	ffff0002 	.word	0xffff0002
 8002e2c:	2400de84 	.word	0x2400de84
 8002e30:	58021000 	.word	0x58021000

08002e34 <LCDReadMultiData24to16>:
/* Read 24bit (8-8-8) RGB data from LCD, and convert to 16bit (5-6-5) RGB data
   - pData: 16 bits RGB data pointer
   - Size: pixel number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData24to16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8002e40:	f7ff fec4 	bl	8002bcc <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    while(Size--)
 8002e44:	e022      	b.n	8002e8c <LCDReadMultiData24to16+0x58>
    {
      HAL_SPI_Receive(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8002e46:	f107 0114 	add.w	r1, r7, #20
 8002e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e4e:	2203      	movs	r2, #3
 8002e50:	4816      	ldr	r0, [pc, #88]	@ (8002eac <LCDReadMultiData24to16+0x78>)
 8002e52:	f005 fbd9 	bl	8008608 <HAL_SPI_Receive>
      *(uint16_t *)pData = RGB888TO565(rgb888);
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	0a1b      	lsrs	r3, r3, #8
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <LCDReadMultiData24to16+0x7c>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	095b      	lsrs	r3, r3, #5
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	08db      	lsrs	r3, r3, #3
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	801a      	strh	r2, [r3, #0]
      pData += 2;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3302      	adds	r3, #2
 8002e8a:	60fb      	str	r3, [r7, #12]
    while(Size--)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	1e5a      	subs	r2, r3, #1
 8002e90:	60ba      	str	r2, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1d7      	bne.n	8002e46 <LCDReadMultiData24to16+0x12>
      HAL_SPI_Receive(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
      BitmapConvert24to16(lcd_rgb24_buffer, (uint16_t *)pData, trsize);
      pData += (trsize << 1);
    }
    #endif
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8002e96:	2201      	movs	r2, #1
 8002e98:	2108      	movs	r1, #8
 8002e9a:	4806      	ldr	r0, [pc, #24]	@ (8002eb4 <LCDReadMultiData24to16+0x80>)
 8002e9c:	f002 fb26 	bl	80054ec <HAL_GPIO_WritePin>
    LcdDirWrite();
 8002ea0:	f7ff fe78 	bl	8002b94 <LcdDirWrite>
    LcdTransEnd();
  }
}
 8002ea4:	bf00      	nop
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	2400de84 	.word	0x2400de84
 8002eb0:	fffff800 	.word	0xfffff800
 8002eb4:	58021000 	.word	0x58021000

08002eb8 <LCD_Delay>:
//=============================================================================
/* Public functions */

/* n millisec delay */
void LCD_Delay(uint32_t Delay)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  #ifndef  osCMSIS
  HAL_Delay(Delay);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f001 ff73 	bl	8004dac <HAL_Delay>
  #else
  osDelay(Delay);
  #endif
}
 8002ec6:	bf00      	nop
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <LCD_IO_Bl_OnOff>:

/* Backlight on-off (Bl=0 -> off, Bl=1 -> on) */
//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
    #elif LCD_BLON == 1
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
    #endif
  #endif
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <LCD_IO_Init>:

//-----------------------------------------------------------------------------
/* Lcd IO init, reset, spi speed init, get the freertos task id */
void LCD_IO_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  #if defined(LCD_RST_GPIO_Port) && defined (LCD_RST_Pin)
  LCD_Delay(50);
 8002ee8:	2032      	movs	r0, #50	@ 0x32
 8002eea:	f7ff ffe5 	bl	8002eb8 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2110      	movs	r1, #16
 8002ef2:	480d      	ldr	r0, [pc, #52]	@ (8002f28 <LCD_IO_Init+0x44>)
 8002ef4:	f002 fafa 	bl	80054ec <HAL_GPIO_WritePin>
  LCD_Delay(50);
 8002ef8:	2032      	movs	r0, #50	@ 0x32
 8002efa:	f7ff ffdd 	bl	8002eb8 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8002efe:	2201      	movs	r2, #1
 8002f00:	2110      	movs	r1, #16
 8002f02:	4809      	ldr	r0, [pc, #36]	@ (8002f28 <LCD_IO_Init+0x44>)
 8002f04:	f002 faf2 	bl	80054ec <HAL_GPIO_WritePin>
  #endif
  LCD_Delay(10);
 8002f08:	200a      	movs	r0, #10
 8002f0a:	f7ff ffd5 	bl	8002eb8 <LCD_Delay>
  #if defined(LCD_SPI_SPD_WRITE)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);
 8002f0e:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <LCD_IO_Init+0x48>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <LCD_IO_Init+0x48>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002f20:	609a      	str	r2, [r3, #8]
  #endif
  LcdTransInit();
}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	58021000 	.word	0x58021000
 8002f2c:	2400de84 	.word	0x2400de84

08002f30 <LCD_IO_Transaction>:
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - DummySize: dummy byte number at read
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCD_IO_Transaction(uint16_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize, uint32_t Mode)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	81fb      	strh	r3, [r7, #14]
  if(Mode & LCD_IO_READ)
    return;
  #endif

  LcdTransStart();
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002f40:	2200      	movs	r2, #0
 8002f42:	2108      	movs	r1, #8
 8002f44:	482f      	ldr	r0, [pc, #188]	@ (8003004 <LCD_IO_Transaction+0xd4>)
 8002f46:	f002 fad1 	bl	80054ec <HAL_GPIO_WritePin>

  /* Command write */
  if(Mode & LCD_IO_CMD8)
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d002      	beq.n	8002f5a <LCD_IO_Transaction+0x2a>
    LcdSpiMode8();
 8002f54:	f7ff fe3a 	bl	8002bcc <LcdSpiMode8>
 8002f58:	e006      	b.n	8002f68 <LCD_IO_Transaction+0x38>
  else if(Mode & LCD_IO_CMD16)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <LCD_IO_Transaction+0x38>
    LcdSpiMode16();
 8002f64:	f7ff fe48 	bl	8002bf8 <LcdSpiMode16>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2120      	movs	r1, #32
 8002f6c:	4825      	ldr	r0, [pc, #148]	@ (8003004 <LCD_IO_Transaction+0xd4>)
 8002f6e:	f002 fabd 	bl	80054ec <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&Cmd, 1, LCD_SPI_TIMEOUT); /* CMD write */
 8002f72:	f107 010e 	add.w	r1, r7, #14
 8002f76:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	4822      	ldr	r0, [pc, #136]	@ (8003008 <LCD_IO_Transaction+0xd8>)
 8002f7e:	f005 f955 	bl	800822c <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8002f82:	2201      	movs	r2, #1
 8002f84:	2120      	movs	r1, #32
 8002f86:	481f      	ldr	r0, [pc, #124]	@ (8003004 <LCD_IO_Transaction+0xd4>)
 8002f88:	f002 fab0 	bl	80054ec <HAL_GPIO_WritePin>

  if(Size == 0)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d105      	bne.n	8002f9e <LCD_IO_Transaction+0x6e>
  { /* only command byte or word */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8002f92:	2201      	movs	r2, #1
 8002f94:	2108      	movs	r1, #8
 8002f96:	481b      	ldr	r0, [pc, #108]	@ (8003004 <LCD_IO_Transaction+0xd4>)
 8002f98:	f002 faa8 	bl	80054ec <HAL_GPIO_WritePin>
    LcdTransEnd();
    return;
 8002f9c:	e02f      	b.n	8002ffe <LCD_IO_Transaction+0xce>
  }

  /* Datas write or read */
  if(Mode & LCD_IO_WRITE)
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d010      	beq.n	8002fca <LCD_IO_Transaction+0x9a>
  { /* Write Lcd */
    if(Mode & LCD_IO_DATA16TO24)
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d005      	beq.n	8002fbe <LCD_IO_Transaction+0x8e>
      LCDWriteFillMultiData16to24(pData, Size, Mode);
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	68b8      	ldr	r0, [r7, #8]
 8002fb8:	f7ff fe92 	bl	8002ce0 <LCDWriteFillMultiData16to24>
 8002fbc:	e01f      	b.n	8002ffe <LCD_IO_Transaction+0xce>
    else
      LCDWriteFillMultiData8and16(pData, Size, Mode);
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	68b8      	ldr	r0, [r7, #8]
 8002fc4:	f7ff fe2e 	bl	8002c24 <LCDWriteFillMultiData8and16>
 8002fc8:	e019      	b.n	8002ffe <LCD_IO_Transaction+0xce>
  }
  #if LCD_SPI_MODE != 0
  else if(Mode & LCD_IO_READ)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d014      	beq.n	8002ffe <LCD_IO_Transaction+0xce>
  { /* Read LCD */
    LcdDirRead((DummySize << 3) + LCD_SCK_EXTRACLK);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff fd95 	bl	8002b08 <LcdDirRead>
    if(Mode & LCD_IO_DATA24TO16)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <LCD_IO_Transaction+0xc4>
      LCDReadMultiData24to16(pData, Size, Mode);
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	68b8      	ldr	r0, [r7, #8]
 8002fee:	f7ff ff21 	bl	8002e34 <LCDReadMultiData24to16>
 8002ff2:	e004      	b.n	8002ffe <LCD_IO_Transaction+0xce>
    else
      LCDReadMultiData8and16(pData, Size, Mode);
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	68b8      	ldr	r0, [r7, #8]
 8002ffa:	f7ff fecd 	bl	8002d98 <LCDReadMultiData8and16>
  }
  #endif /* #if LCD_SPI_MODE != 0 */
}
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	58021000 	.word	0x58021000
 8003008:	2400de84 	.word	0x2400de84

0800300c <st7789_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOn(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af02      	add	r7, sp, #8
  LCD_IO_Bl_OnOff(1);
 8003012:	2001      	movs	r0, #1
 8003014:	f7ff ff5b 	bl	8002ece <LCD_IO_Bl_OnOff>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);    /* Exit Sleep */
 8003018:	2395      	movs	r3, #149	@ 0x95
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	2300      	movs	r3, #0
 800301e:	2200      	movs	r2, #0
 8003020:	2100      	movs	r1, #0
 8003022:	2011      	movs	r0, #17
 8003024:	f7ff ff84 	bl	8002f30 <LCD_IO_Transaction>
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <st7789_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOff(void)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af02      	add	r7, sp, #8
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPIN, NULL, 0);     /* Sleep */
 8003034:	2395      	movs	r3, #149	@ 0x95
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	2300      	movs	r3, #0
 800303a:	2200      	movs	r2, #0
 800303c:	2100      	movs	r1, #0
 800303e:	2010      	movs	r0, #16
 8003040:	f7ff ff76 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_Bl_OnOff(0);
 8003044:	2000      	movs	r0, #0
 8003046:	f7ff ff42 	bl	8002ece <LCD_IO_Bl_OnOff>
}
 800304a:	bf00      	nop
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <st7789_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t st7789_GetLcdPixelWidth(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  return ST7789_SIZE_X;
 8003054:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8003058:	4618      	mov	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <st7789_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t st7789_GetLcdPixelHeight(void)
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0
  return ST7789_SIZE_Y;
 8003066:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
}
 800306a:	4618      	mov	r0, r3
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <st7789_ReadID>:
  * @brief  Get the ST7789 ID.
  * @param  None
  * @retval The ST7789 ID
  */
uint32_t st7789_ReadID(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af02      	add	r7, sp, #8
  uint32_t dt = 0;
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  LCD_IO_ReadCmd8MultipleData8(0xD3, (uint8_t *)&dt, 3, 1);
 800307e:	1d39      	adds	r1, r7, #4
 8003080:	2399      	movs	r3, #153	@ 0x99
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	2301      	movs	r3, #1
 8003086:	2203      	movs	r2, #3
 8003088:	20d3      	movs	r0, #211	@ 0xd3
 800308a:	f7ff ff51 	bl	8002f30 <LCD_IO_Transaction>
  return dt;
 800308e:	687b      	ldr	r3, [r7, #4]
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <st7789_Init>:

//-----------------------------------------------------------------------------
void st7789_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af02      	add	r7, sp, #8
	if ((Is_st7789_Initialized & ST7789_LCD_INITIALIZED) == 0) {
 800309e:	4b66      	ldr	r3, [pc, #408]	@ (8003238 <st7789_Init+0x1a0>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d115      	bne.n	80030d6 <st7789_Init+0x3e>
		Is_st7789_Initialized |= ST7789_LCD_INITIALIZED;
 80030aa:	4b63      	ldr	r3, [pc, #396]	@ (8003238 <st7789_Init+0x1a0>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	f043 0301 	orr.w	r3, r3, #1
 80030b2:	b2da      	uxtb	r2, r3
 80030b4:	4b60      	ldr	r3, [pc, #384]	@ (8003238 <st7789_Init+0x1a0>)
 80030b6:	701a      	strb	r2, [r3, #0]
		if ((Is_st7789_Initialized & ST7789_IO_INITIALIZED) == 0)
 80030b8:	4b5f      	ldr	r3, [pc, #380]	@ (8003238 <st7789_Init+0x1a0>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <st7789_Init+0x30>
			LCD_IO_Init();
 80030c4:	f7ff ff0e 	bl	8002ee4 <LCD_IO_Init>
		Is_st7789_Initialized |= ST7789_IO_INITIALIZED;
 80030c8:	4b5b      	ldr	r3, [pc, #364]	@ (8003238 <st7789_Init+0x1a0>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	f043 0302 	orr.w	r3, r3, #2
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	4b59      	ldr	r3, [pc, #356]	@ (8003238 <st7789_Init+0x1a0>)
 80030d4:	701a      	strb	r2, [r3, #0]
	}

	LCD_Delay(120);
 80030d6:	2078      	movs	r0, #120	@ 0x78
 80030d8:	f7ff feee 	bl	8002eb8 <LCD_Delay>

	/* software reset, 0 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_SWRESET, NULL, 0);
 80030dc:	2395      	movs	r3, #149	@ 0x95
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	2300      	movs	r3, #0
 80030e2:	2200      	movs	r2, #0
 80030e4:	2100      	movs	r1, #0
 80030e6:	2001      	movs	r0, #1
 80030e8:	f7ff ff22 	bl	8002f30 <LCD_IO_Transaction>
	LCD_Delay(120);
 80030ec:	2078      	movs	r0, #120	@ 0x78
 80030ee:	f7ff fee3 	bl	8002eb8 <LCD_Delay>

	/* color mode (16 or 24 bit) */
#if ST7789_WRITEBITDEPTH == 16
	LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t*) "\x55", 1);
 80030f2:	2395      	movs	r3, #149	@ 0x95
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	2300      	movs	r3, #0
 80030f8:	2201      	movs	r2, #1
 80030fa:	4950      	ldr	r1, [pc, #320]	@ (800323c <st7789_Init+0x1a4>)
 80030fc:	203a      	movs	r0, #58	@ 0x3a
 80030fe:	f7ff ff17 	bl	8002f30 <LCD_IO_Transaction>
#elif ST7789_WRITEBITDEPTH == 24
		LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x66", 1);
	#endif
	LCD_Delay(50);
 8003102:	2032      	movs	r0, #50	@ 0x32
 8003104:	f7ff fed8 	bl	8002eb8 <LCD_Delay>

	LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, (uint8_t*) "\x00",
 8003108:	2395      	movs	r3, #149	@ 0x95
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	2300      	movs	r3, #0
 800310e:	2201      	movs	r2, #1
 8003110:	494b      	ldr	r1, [pc, #300]	@ (8003240 <st7789_Init+0x1a8>)
 8003112:	2037      	movs	r0, #55	@ 0x37
 8003114:	f7ff ff0c 	bl	8002f30 <LCD_IO_Transaction>
			1);
	LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8003118:	2395      	movs	r3, #149	@ 0x95
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	2201      	movs	r2, #1
 8003120:	4948      	ldr	r1, [pc, #288]	@ (8003244 <st7789_Init+0x1ac>)
 8003122:	2036      	movs	r0, #54	@ 0x36
 8003124:	f7ff ff04 	bl	8002f30 <LCD_IO_Transaction>

	/* Out of sleep mode, 0 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);
 8003128:	2395      	movs	r3, #149	@ 0x95
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2300      	movs	r3, #0
 800312e:	2200      	movs	r2, #0
 8003130:	2100      	movs	r1, #0
 8003132:	2011      	movs	r0, #17
 8003134:	f7ff fefc 	bl	8002f30 <LCD_IO_Transaction>
	LCD_Delay(120);
 8003138:	2078      	movs	r0, #120	@ 0x78
 800313a:	f7ff febd 	bl	8002eb8 <LCD_Delay>

	/* Enable extension command 2, 2 arguments, no delay*/
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\xC3\x96",
 800313e:	2395      	movs	r3, #149	@ 0x95
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	2300      	movs	r3, #0
 8003144:	2202      	movs	r2, #2
 8003146:	4940      	ldr	r1, [pc, #256]	@ (8003248 <st7789_Init+0x1b0>)
 8003148:	20f0      	movs	r0, #240	@ 0xf0
 800314a:	f7ff fef1 	bl	8002f30 <LCD_IO_Transaction>

	/* Memory Data Access Control, 1 arguments, no delay  */
	/*	MX = 0, MY = 0: (0,0) is top left,  (319, 479) is bottom right
	 * RGB = 0 data is sent in RGB order
	 **/
	LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800314e:	2395      	movs	r3, #149	@ 0x95
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	2300      	movs	r3, #0
 8003154:	2201      	movs	r2, #1
 8003156:	493b      	ldr	r1, [pc, #236]	@ (8003244 <st7789_Init+0x1ac>)
 8003158:	2036      	movs	r0, #54	@ 0x36
 800315a:	f7ff fee9 	bl	8002f30 <LCD_IO_Transaction>

	/* Display Inversion Control, 1 arguments, no delay */
	/* set 1-dot inversion reduces flicker */
	LCD_IO_WriteCmd8MultipleData8(ST7789_INVCTR, (uint8_t*) "\x01", 1);
 800315e:	2395      	movs	r3, #149	@ 0x95
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	2300      	movs	r3, #0
 8003164:	2201      	movs	r2, #1
 8003166:	4939      	ldr	r1, [pc, #228]	@ (800324c <st7789_Init+0x1b4>)
 8003168:	20b4      	movs	r0, #180	@ 0xb4
 800316a:	f7ff fee1 	bl	8002f30 <LCD_IO_Transaction>

	/* Display Function Control, 3 arguments, no delay */
	// Bypass
	//Source Output Scan from S1 to S960, Gate Output scan from G1 to G480, scan cycle=2
	// LCD Drive Line = 8*(59+1)
	LCD_IO_WriteCmd8MultipleData8(ST7789_DFUNCTR,
 800316e:	2395      	movs	r3, #149	@ 0x95
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	2300      	movs	r3, #0
 8003174:	2203      	movs	r2, #3
 8003176:	4936      	ldr	r1, [pc, #216]	@ (8003250 <st7789_Init+0x1b8>)
 8003178:	20b6      	movs	r0, #182	@ 0xb6
 800317a:	f7ff fed9 	bl	8002f30 <LCD_IO_Transaction>
			(uint8_t*) "\x80\x02\x3B", 3);

	/* Display Output Control Adjust, 7 arguments, no delay*/
	LCD_IO_WriteCmd8MultipleData8(ST7789_DTCA,
 800317e:	2395      	movs	r3, #149	@ 0x95
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	2300      	movs	r3, #0
 8003184:	2208      	movs	r2, #8
 8003186:	4933      	ldr	r1, [pc, #204]	@ (8003254 <st7789_Init+0x1bc>)
 8003188:	20e8      	movs	r0, #232	@ 0xe8
 800318a:	f7ff fed1 	bl	8002f30 <LCD_IO_Transaction>
			(uint8_t*) "\x40\x8A\x00\x29\x19\xA5\x33", 8);

	/* Power Control 2, 1 arguments, no delay */
	//VAP(GVDD)=3.85+( vcom+vcom offset), VAN(GVCL)=-3.85+( vcom+vcom offset)
	LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR2, (uint8_t*) "\x06", 1);
 800318e:	2395      	movs	r3, #149	@ 0x95
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	2300      	movs	r3, #0
 8003194:	2201      	movs	r2, #1
 8003196:	4930      	ldr	r1, [pc, #192]	@ (8003258 <st7789_Init+0x1c0>)
 8003198:	20c1      	movs	r0, #193	@ 0xc1
 800319a:	f7ff fec9 	bl	8002f30 <LCD_IO_Transaction>

	/* Power Control 3, 1 arguments, no delay */
	// Source driving current level=low, Gamma driving current level=High
	LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR3, (uint8_t*) "\xA7", 1);
 800319e:	2395      	movs	r3, #149	@ 0x95
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	2300      	movs	r3, #0
 80031a4:	2201      	movs	r2, #1
 80031a6:	492d      	ldr	r1, [pc, #180]	@ (800325c <st7789_Init+0x1c4>)
 80031a8:	20c2      	movs	r0, #194	@ 0xc2
 80031aa:	f7ff fec1 	bl	8002f30 <LCD_IO_Transaction>

	/* VCOM Control 1, 1 arguments, no delay */
	// VCOM=0.9
	LCD_IO_WriteCmd8MultipleData8(ST7789_VMCTR1, (uint8_t*) "\x18",
 80031ae:	2395      	movs	r3, #149	@ 0x95
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	2300      	movs	r3, #0
 80031b4:	2201      	movs	r2, #1
 80031b6:	492a      	ldr	r1, [pc, #168]	@ (8003260 <st7789_Init+0x1c8>)
 80031b8:	20c5      	movs	r0, #197	@ 0xc5
 80031ba:	f7ff feb9 	bl	8002f30 <LCD_IO_Transaction>
			1);

	LCD_Delay(120);
 80031be:	2078      	movs	r0, #120	@ 0x78
 80031c0:	f7ff fe7a 	bl	8002eb8 <LCD_Delay>

	/* Magical unicorn dust, 14 args, no delay */
	// ST7789 Gamma Sequence
	LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRP1,
 80031c4:	2395      	movs	r3, #149	@ 0x95
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	2300      	movs	r3, #0
 80031ca:	220e      	movs	r2, #14
 80031cc:	4925      	ldr	r1, [pc, #148]	@ (8003264 <st7789_Init+0x1cc>)
 80031ce:	20e0      	movs	r0, #224	@ 0xe0
 80031d0:	f7ff feae 	bl	8002f30 <LCD_IO_Transaction>
			(uint8_t*) "\xF0\x09\x0B\x06\x04\x15\x2F\x54\x42\x3C\x17\x14\x18\x1B",
			14);
	LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRN1,
 80031d4:	2395      	movs	r3, #149	@ 0x95
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	2300      	movs	r3, #0
 80031da:	220e      	movs	r2, #14
 80031dc:	4922      	ldr	r1, [pc, #136]	@ (8003268 <st7789_Init+0x1d0>)
 80031de:	20e1      	movs	r0, #225	@ 0xe1
 80031e0:	f7ff fea6 	bl	8002f30 <LCD_IO_Transaction>
			(uint8_t*) "\xE0\x09\x0B\x06\x04\x03\x2B\x43\x42\x3B\x16\x14\x17\x1B",
			14);
	LCD_Delay(120);
 80031e4:	2078      	movs	r0, #120	@ 0x78
 80031e6:	f7ff fe67 	bl	8002eb8 <LCD_Delay>

	/* Command Set Control, 1 arguments, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\x3C", 1);
 80031ea:	2395      	movs	r3, #149	@ 0x95
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2300      	movs	r3, #0
 80031f0:	2201      	movs	r2, #1
 80031f2:	491e      	ldr	r1, [pc, #120]	@ (800326c <st7789_Init+0x1d4>)
 80031f4:	20f0      	movs	r0, #240	@ 0xf0
 80031f6:	f7ff fe9b 	bl	8002f30 <LCD_IO_Transaction>
	LCD_IO_WriteCmd8MultipleData8(ST7789_CSCOM, (uint8_t*) "\x69", 1);
 80031fa:	2395      	movs	r3, #149	@ 0x95
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	2300      	movs	r3, #0
 8003200:	2201      	movs	r2, #1
 8003202:	491b      	ldr	r1, [pc, #108]	@ (8003270 <st7789_Init+0x1d8>)
 8003204:	20f0      	movs	r0, #240	@ 0xf0
 8003206:	f7ff fe93 	bl	8002f30 <LCD_IO_Transaction>

	LCD_Delay( 120);
 800320a:	2078      	movs	r0, #120	@ 0x78
 800320c:	f7ff fe54 	bl	8002eb8 <LCD_Delay>

	/* Display On, 1 arguments, no delay */
	/* Normal display on, no args, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_NORON, NULL, 0);
 8003210:	2395      	movs	r3, #149	@ 0x95
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2300      	movs	r3, #0
 8003216:	2200      	movs	r2, #0
 8003218:	2100      	movs	r1, #0
 800321a:	2013      	movs	r0, #19
 800321c:	f7ff fe88 	bl	8002f30 <LCD_IO_Transaction>

	/* Main screen turn on, no delay */
	LCD_IO_WriteCmd8MultipleData8(ST7789_DISPON, NULL, 0);
 8003220:	2395      	movs	r3, #149	@ 0x95
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	2300      	movs	r3, #0
 8003226:	2200      	movs	r2, #0
 8003228:	2100      	movs	r1, #0
 800322a:	2029      	movs	r0, #41	@ 0x29
 800322c:	f7ff fe80 	bl	8002f30 <LCD_IO_Transaction>

#if st7789_INITCLEAR == 1
		st7789_FillRect(0, 0, ST7789_SIZE_X, ST7789_SIZE_Y, 0x0000);
		LCD_Delay(10);
	#endif
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	2400db20 	.word	0x2400db20
 800323c:	0800b3e0 	.word	0x0800b3e0
 8003240:	0800b3e4 	.word	0x0800b3e4
 8003244:	0800ecbd 	.word	0x0800ecbd
 8003248:	0800b3e8 	.word	0x0800b3e8
 800324c:	0800b3ec 	.word	0x0800b3ec
 8003250:	0800b3f0 	.word	0x0800b3f0
 8003254:	0800b3f4 	.word	0x0800b3f4
 8003258:	0800b3fc 	.word	0x0800b3fc
 800325c:	0800b400 	.word	0x0800b400
 8003260:	0800b404 	.word	0x0800b404
 8003264:	0800b408 	.word	0x0800b408
 8003268:	0800b418 	.word	0x0800b418
 800326c:	0800b428 	.word	0x0800b428
 8003270:	0800b42c 	.word	0x0800b42c

08003274 <st7789_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void st7789_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af02      	add	r7, sp, #8
 800327a:	4603      	mov	r3, r0
 800327c:	460a      	mov	r2, r1
 800327e:	80fb      	strh	r3, [r7, #6]
 8003280:	4613      	mov	r3, r2
 8003282:	80bb      	strh	r3, [r7, #4]
  ST7789_SETCURSOR(Xpos, Ypos);
 8003284:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003288:	813b      	strh	r3, [r7, #8]
  \return               Reversed value
 */
__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
  return (int16_t)__builtin_bswap16(value);
 800328a:	893b      	ldrh	r3, [r7, #8]
 800328c:	ba5b      	rev16	r3, r3
 800328e:	b29b      	uxth	r3, r3
 8003290:	b21b      	sxth	r3, r3
 8003292:	b29a      	uxth	r2, r3
 8003294:	4b19      	ldr	r3, [pc, #100]	@ (80032fc <st7789_SetCursor+0x88>)
 8003296:	801a      	strh	r2, [r3, #0]
 8003298:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800329c:	817b      	strh	r3, [r7, #10]
 800329e:	897b      	ldrh	r3, [r7, #10]
 80032a0:	ba5b      	rev16	r3, r3
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	b21b      	sxth	r3, r3
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	4b14      	ldr	r3, [pc, #80]	@ (80032fc <st7789_SetCursor+0x88>)
 80032aa:	805a      	strh	r2, [r3, #2]
 80032ac:	2395      	movs	r3, #149	@ 0x95
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	2300      	movs	r3, #0
 80032b2:	2204      	movs	r2, #4
 80032b4:	4911      	ldr	r1, [pc, #68]	@ (80032fc <st7789_SetCursor+0x88>)
 80032b6:	202a      	movs	r0, #42	@ 0x2a
 80032b8:	f7ff fe3a 	bl	8002f30 <LCD_IO_Transaction>
 80032bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032c0:	81bb      	strh	r3, [r7, #12]
 80032c2:	89bb      	ldrh	r3, [r7, #12]
 80032c4:	ba5b      	rev16	r3, r3
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	4b0b      	ldr	r3, [pc, #44]	@ (80032fc <st7789_SetCursor+0x88>)
 80032ce:	801a      	strh	r2, [r3, #0]
 80032d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032d4:	81fb      	strh	r3, [r7, #14]
 80032d6:	89fb      	ldrh	r3, [r7, #14]
 80032d8:	ba5b      	rev16	r3, r3
 80032da:	b29b      	uxth	r3, r3
 80032dc:	b21b      	sxth	r3, r3
 80032de:	b29a      	uxth	r2, r3
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <st7789_SetCursor+0x88>)
 80032e2:	805a      	strh	r2, [r3, #2]
 80032e4:	2395      	movs	r3, #149	@ 0x95
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	2300      	movs	r3, #0
 80032ea:	2204      	movs	r2, #4
 80032ec:	4903      	ldr	r1, [pc, #12]	@ (80032fc <st7789_SetCursor+0x88>)
 80032ee:	202b      	movs	r0, #43	@ 0x2b
 80032f0:	f7ff fe1e 	bl	8002f30 <LCD_IO_Transaction>
}
 80032f4:	bf00      	nop
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	2400db1c 	.word	0x2400db1c

08003300 <st7789_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void st7789_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af02      	add	r7, sp, #8
 8003306:	4603      	mov	r3, r0
 8003308:	80fb      	strh	r3, [r7, #6]
 800330a:	460b      	mov	r3, r1
 800330c:	80bb      	strh	r3, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	807b      	strh	r3, [r7, #2]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8003312:	4b31      	ldr	r3, [pc, #196]	@ (80033d8 <st7789_WritePixel+0xd8>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	2bc8      	cmp	r3, #200	@ 0xc8
 8003318:	d00a      	beq.n	8003330 <st7789_WritePixel+0x30>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 800331a:	4b2f      	ldr	r3, [pc, #188]	@ (80033d8 <st7789_WritePixel+0xd8>)
 800331c:	22c8      	movs	r2, #200	@ 0xc8
 800331e:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8003320:	2395      	movs	r3, #149	@ 0x95
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2300      	movs	r3, #0
 8003326:	2201      	movs	r2, #1
 8003328:	492c      	ldr	r1, [pc, #176]	@ (80033dc <st7789_WritePixel+0xdc>)
 800332a:	2036      	movs	r0, #54	@ 0x36
 800332c:	f7ff fe00 	bl	8002f30 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 8003330:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003334:	813b      	strh	r3, [r7, #8]
 8003336:	893b      	ldrh	r3, [r7, #8]
 8003338:	ba5b      	rev16	r3, r3
 800333a:	b29b      	uxth	r3, r3
 800333c:	b21b      	sxth	r3, r3
 800333e:	b29a      	uxth	r2, r3
 8003340:	4b27      	ldr	r3, [pc, #156]	@ (80033e0 <st7789_WritePixel+0xe0>)
 8003342:	801a      	strh	r2, [r3, #0]
 8003344:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003348:	817b      	strh	r3, [r7, #10]
 800334a:	897b      	ldrh	r3, [r7, #10]
 800334c:	ba5b      	rev16	r3, r3
 800334e:	b29b      	uxth	r3, r3
 8003350:	b21b      	sxth	r3, r3
 8003352:	b29a      	uxth	r2, r3
 8003354:	4b22      	ldr	r3, [pc, #136]	@ (80033e0 <st7789_WritePixel+0xe0>)
 8003356:	805a      	strh	r2, [r3, #2]
 8003358:	2395      	movs	r3, #149	@ 0x95
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	2300      	movs	r3, #0
 800335e:	2204      	movs	r2, #4
 8003360:	491f      	ldr	r1, [pc, #124]	@ (80033e0 <st7789_WritePixel+0xe0>)
 8003362:	202a      	movs	r0, #42	@ 0x2a
 8003364:	f7ff fde4 	bl	8002f30 <LCD_IO_Transaction>
 8003368:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800336c:	81bb      	strh	r3, [r7, #12]
 800336e:	89bb      	ldrh	r3, [r7, #12]
 8003370:	ba5b      	rev16	r3, r3
 8003372:	b29b      	uxth	r3, r3
 8003374:	b21b      	sxth	r3, r3
 8003376:	b29a      	uxth	r2, r3
 8003378:	4b19      	ldr	r3, [pc, #100]	@ (80033e0 <st7789_WritePixel+0xe0>)
 800337a:	801a      	strh	r2, [r3, #0]
 800337c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003380:	81fb      	strh	r3, [r7, #14]
 8003382:	89fb      	ldrh	r3, [r7, #14]
 8003384:	ba5b      	rev16	r3, r3
 8003386:	b29b      	uxth	r3, r3
 8003388:	b21b      	sxth	r3, r3
 800338a:	b29a      	uxth	r2, r3
 800338c:	4b14      	ldr	r3, [pc, #80]	@ (80033e0 <st7789_WritePixel+0xe0>)
 800338e:	805a      	strh	r2, [r3, #2]
 8003390:	2395      	movs	r3, #149	@ 0x95
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	2300      	movs	r3, #0
 8003396:	2204      	movs	r2, #4
 8003398:	4911      	ldr	r1, [pc, #68]	@ (80033e0 <st7789_WritePixel+0xe0>)
 800339a:	202b      	movs	r0, #43	@ 0x2b
 800339c:	f7ff fdc8 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, 1);
 80033a0:	4b10      	ldr	r3, [pc, #64]	@ (80033e4 <st7789_WritePixel+0xe4>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00a      	beq.n	80033be <st7789_WritePixel+0xbe>
 80033a8:	2395      	movs	r3, #149	@ 0x95
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	2300      	movs	r3, #0
 80033ae:	2201      	movs	r2, #1
 80033b0:	490d      	ldr	r1, [pc, #52]	@ (80033e8 <st7789_WritePixel+0xe8>)
 80033b2:	203a      	movs	r0, #58	@ 0x3a
 80033b4:	f7ff fdbc 	bl	8002f30 <LCD_IO_Transaction>
 80033b8:	4b0a      	ldr	r3, [pc, #40]	@ (80033e4 <st7789_WritePixel+0xe4>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	1cb9      	adds	r1, r7, #2
 80033c0:	f240 1325 	movw	r3, #293	@ 0x125
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	2300      	movs	r3, #0
 80033c8:	2201      	movs	r2, #1
 80033ca:	202c      	movs	r0, #44	@ 0x2c
 80033cc:	f7ff fdb0 	bl	8002f30 <LCD_IO_Transaction>
}
 80033d0:	bf00      	nop
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	24000094 	.word	0x24000094
 80033dc:	0800ecbd 	.word	0x0800ecbd
 80033e0:	2400db1c 	.word	0x2400db1c
 80033e4:	2400db26 	.word	0x2400db26
 80033e8:	0800b430 	.word	0x0800b430

080033ec <st7789_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t st7789_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af02      	add	r7, sp, #8
 80033f2:	4603      	mov	r3, r0
 80033f4:	460a      	mov	r2, r1
 80033f6:	80fb      	strh	r3, [r7, #6]
 80033f8:	4613      	mov	r3, r2
 80033fa:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80033fc:	4b31      	ldr	r3, [pc, #196]	@ (80034c4 <st7789_ReadPixel+0xd8>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2bc8      	cmp	r3, #200	@ 0xc8
 8003402:	d00a      	beq.n	800341a <st7789_ReadPixel+0x2e>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8003404:	4b2f      	ldr	r3, [pc, #188]	@ (80034c4 <st7789_ReadPixel+0xd8>)
 8003406:	22c8      	movs	r2, #200	@ 0xc8
 8003408:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800340a:	2395      	movs	r3, #149	@ 0x95
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	2300      	movs	r3, #0
 8003410:	2201      	movs	r2, #1
 8003412:	492d      	ldr	r1, [pc, #180]	@ (80034c8 <st7789_ReadPixel+0xdc>)
 8003414:	2036      	movs	r0, #54	@ 0x36
 8003416:	f7ff fd8b 	bl	8002f30 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 800341a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800341e:	823b      	strh	r3, [r7, #16]
 8003420:	8a3b      	ldrh	r3, [r7, #16]
 8003422:	ba5b      	rev16	r3, r3
 8003424:	b29b      	uxth	r3, r3
 8003426:	b21b      	sxth	r3, r3
 8003428:	b29a      	uxth	r2, r3
 800342a:	4b28      	ldr	r3, [pc, #160]	@ (80034cc <st7789_ReadPixel+0xe0>)
 800342c:	801a      	strh	r2, [r3, #0]
 800342e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003432:	827b      	strh	r3, [r7, #18]
 8003434:	8a7b      	ldrh	r3, [r7, #18]
 8003436:	ba5b      	rev16	r3, r3
 8003438:	b29b      	uxth	r3, r3
 800343a:	b21b      	sxth	r3, r3
 800343c:	b29a      	uxth	r2, r3
 800343e:	4b23      	ldr	r3, [pc, #140]	@ (80034cc <st7789_ReadPixel+0xe0>)
 8003440:	805a      	strh	r2, [r3, #2]
 8003442:	2395      	movs	r3, #149	@ 0x95
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	2300      	movs	r3, #0
 8003448:	2204      	movs	r2, #4
 800344a:	4920      	ldr	r1, [pc, #128]	@ (80034cc <st7789_ReadPixel+0xe0>)
 800344c:	202a      	movs	r0, #42	@ 0x2a
 800344e:	f7ff fd6f 	bl	8002f30 <LCD_IO_Transaction>
 8003452:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003456:	82bb      	strh	r3, [r7, #20]
 8003458:	8abb      	ldrh	r3, [r7, #20]
 800345a:	ba5b      	rev16	r3, r3
 800345c:	b29b      	uxth	r3, r3
 800345e:	b21b      	sxth	r3, r3
 8003460:	b29a      	uxth	r2, r3
 8003462:	4b1a      	ldr	r3, [pc, #104]	@ (80034cc <st7789_ReadPixel+0xe0>)
 8003464:	801a      	strh	r2, [r3, #0]
 8003466:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800346a:	82fb      	strh	r3, [r7, #22]
 800346c:	8afb      	ldrh	r3, [r7, #22]
 800346e:	ba5b      	rev16	r3, r3
 8003470:	b29b      	uxth	r3, r3
 8003472:	b21b      	sxth	r3, r3
 8003474:	b29a      	uxth	r2, r3
 8003476:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <st7789_ReadPixel+0xe0>)
 8003478:	805a      	strh	r2, [r3, #2]
 800347a:	2395      	movs	r3, #149	@ 0x95
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	2300      	movs	r3, #0
 8003480:	2204      	movs	r2, #4
 8003482:	4912      	ldr	r1, [pc, #72]	@ (80034cc <st7789_ReadPixel+0xe0>)
 8003484:	202b      	movs	r0, #43	@ 0x2b
 8003486:	f7ff fd53 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_ReadBitmap(&ret, 1);
 800348a:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <st7789_ReadPixel+0xe4>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <st7789_ReadPixel+0xbc>
 8003492:	2395      	movs	r3, #149	@ 0x95
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2300      	movs	r3, #0
 8003498:	2201      	movs	r2, #1
 800349a:	490e      	ldr	r1, [pc, #56]	@ (80034d4 <st7789_ReadPixel+0xe8>)
 800349c:	203a      	movs	r0, #58	@ 0x3a
 800349e:	f7ff fd47 	bl	8002f30 <LCD_IO_Transaction>
 80034a2:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <st7789_ReadPixel+0xe4>)
 80034a4:	2201      	movs	r2, #1
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	f107 010e 	add.w	r1, r7, #14
 80034ac:	23c9      	movs	r3, #201	@ 0xc9
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	2301      	movs	r3, #1
 80034b2:	2201      	movs	r2, #1
 80034b4:	202e      	movs	r0, #46	@ 0x2e
 80034b6:	f7ff fd3b 	bl	8002f30 <LCD_IO_Transaction>
  return(ret);
 80034ba:	89fb      	ldrh	r3, [r7, #14]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	24000094 	.word	0x24000094
 80034c8:	0800ecbd 	.word	0x0800ecbd
 80034cc:	2400db1c 	.word	0x2400db1c
 80034d0:	2400db26 	.word	0x2400db26
 80034d4:	0800b434 	.word	0x0800b434

080034d8 <st7789_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void st7789_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b087      	sub	sp, #28
 80034dc:	af02      	add	r7, sp, #8
 80034de:	4604      	mov	r4, r0
 80034e0:	4608      	mov	r0, r1
 80034e2:	4611      	mov	r1, r2
 80034e4:	461a      	mov	r2, r3
 80034e6:	4623      	mov	r3, r4
 80034e8:	80fb      	strh	r3, [r7, #6]
 80034ea:	4603      	mov	r3, r0
 80034ec:	80bb      	strh	r3, [r7, #4]
 80034ee:	460b      	mov	r3, r1
 80034f0:	807b      	strh	r3, [r7, #2]
 80034f2:	4613      	mov	r3, r2
 80034f4:	803b      	strh	r3, [r7, #0]
  yStart = Ypos; yEnd = Ypos + Height - 1;
 80034f6:	4a28      	ldr	r2, [pc, #160]	@ (8003598 <st7789_SetDisplayWindow+0xc0>)
 80034f8:	88bb      	ldrh	r3, [r7, #4]
 80034fa:	8013      	strh	r3, [r2, #0]
 80034fc:	88ba      	ldrh	r2, [r7, #4]
 80034fe:	883b      	ldrh	r3, [r7, #0]
 8003500:	4413      	add	r3, r2
 8003502:	b29b      	uxth	r3, r3
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	4b24      	ldr	r3, [pc, #144]	@ (800359c <st7789_SetDisplayWindow+0xc4>)
 800350a:	801a      	strh	r2, [r3, #0]
  ST7789_SETWINDOW(Xpos, Xpos + Width - 1, Ypos, Ypos + Height - 1);
 800350c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003510:	813b      	strh	r3, [r7, #8]
 8003512:	893b      	ldrh	r3, [r7, #8]
 8003514:	ba5b      	rev16	r3, r3
 8003516:	b29b      	uxth	r3, r3
 8003518:	b21b      	sxth	r3, r3
 800351a:	b29a      	uxth	r2, r3
 800351c:	4b20      	ldr	r3, [pc, #128]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 800351e:	801a      	strh	r2, [r3, #0]
 8003520:	88fa      	ldrh	r2, [r7, #6]
 8003522:	887b      	ldrh	r3, [r7, #2]
 8003524:	4413      	add	r3, r2
 8003526:	b29b      	uxth	r3, r3
 8003528:	3b01      	subs	r3, #1
 800352a:	b29b      	uxth	r3, r3
 800352c:	b21b      	sxth	r3, r3
 800352e:	817b      	strh	r3, [r7, #10]
 8003530:	897b      	ldrh	r3, [r7, #10]
 8003532:	ba5b      	rev16	r3, r3
 8003534:	b29b      	uxth	r3, r3
 8003536:	b21b      	sxth	r3, r3
 8003538:	b29a      	uxth	r2, r3
 800353a:	4b19      	ldr	r3, [pc, #100]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 800353c:	805a      	strh	r2, [r3, #2]
 800353e:	2395      	movs	r3, #149	@ 0x95
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	2300      	movs	r3, #0
 8003544:	2204      	movs	r2, #4
 8003546:	4916      	ldr	r1, [pc, #88]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 8003548:	202a      	movs	r0, #42	@ 0x2a
 800354a:	f7ff fcf1 	bl	8002f30 <LCD_IO_Transaction>
 800354e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003552:	81bb      	strh	r3, [r7, #12]
 8003554:	89bb      	ldrh	r3, [r7, #12]
 8003556:	ba5b      	rev16	r3, r3
 8003558:	b29b      	uxth	r3, r3
 800355a:	b21b      	sxth	r3, r3
 800355c:	b29a      	uxth	r2, r3
 800355e:	4b10      	ldr	r3, [pc, #64]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 8003560:	801a      	strh	r2, [r3, #0]
 8003562:	88ba      	ldrh	r2, [r7, #4]
 8003564:	883b      	ldrh	r3, [r7, #0]
 8003566:	4413      	add	r3, r2
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29b      	uxth	r3, r3
 800356e:	b21b      	sxth	r3, r3
 8003570:	81fb      	strh	r3, [r7, #14]
 8003572:	89fb      	ldrh	r3, [r7, #14]
 8003574:	ba5b      	rev16	r3, r3
 8003576:	b29b      	uxth	r3, r3
 8003578:	b21b      	sxth	r3, r3
 800357a:	b29a      	uxth	r2, r3
 800357c:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 800357e:	805a      	strh	r2, [r3, #2]
 8003580:	2395      	movs	r3, #149	@ 0x95
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	2300      	movs	r3, #0
 8003586:	2204      	movs	r2, #4
 8003588:	4905      	ldr	r1, [pc, #20]	@ (80035a0 <st7789_SetDisplayWindow+0xc8>)
 800358a:	202b      	movs	r0, #43	@ 0x2b
 800358c:	f7ff fcd0 	bl	8002f30 <LCD_IO_Transaction>
}
 8003590:	bf00      	nop
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	bd90      	pop	{r4, r7, pc}
 8003598:	2400db22 	.word	0x2400db22
 800359c:	2400db24 	.word	0x2400db24
 80035a0:	2400db1c 	.word	0x2400db1c

080035a4 <st7789_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80035a4:	b590      	push	{r4, r7, lr}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	4604      	mov	r4, r0
 80035ac:	4608      	mov	r0, r1
 80035ae:	4611      	mov	r1, r2
 80035b0:	461a      	mov	r2, r3
 80035b2:	4623      	mov	r3, r4
 80035b4:	80fb      	strh	r3, [r7, #6]
 80035b6:	4603      	mov	r3, r0
 80035b8:	80bb      	strh	r3, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	807b      	strh	r3, [r7, #2]
 80035be:	4613      	mov	r3, r2
 80035c0:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80035c2:	4b34      	ldr	r3, [pc, #208]	@ (8003694 <st7789_DrawHLine+0xf0>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2bc8      	cmp	r3, #200	@ 0xc8
 80035c8:	d00a      	beq.n	80035e0 <st7789_DrawHLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80035ca:	4b32      	ldr	r3, [pc, #200]	@ (8003694 <st7789_DrawHLine+0xf0>)
 80035cc:	22c8      	movs	r2, #200	@ 0xc8
 80035ce:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80035d0:	2395      	movs	r3, #149	@ 0x95
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	2300      	movs	r3, #0
 80035d6:	2201      	movs	r2, #1
 80035d8:	492f      	ldr	r1, [pc, #188]	@ (8003698 <st7789_DrawHLine+0xf4>)
 80035da:	2036      	movs	r0, #54	@ 0x36
 80035dc:	f7ff fca8 	bl	8002f30 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Length - 1, Ypos, Ypos);
 80035e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035e4:	813b      	strh	r3, [r7, #8]
 80035e6:	893b      	ldrh	r3, [r7, #8]
 80035e8:	ba5b      	rev16	r3, r3
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	b21b      	sxth	r3, r3
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <st7789_DrawHLine+0xf8>)
 80035f2:	801a      	strh	r2, [r3, #0]
 80035f4:	88ba      	ldrh	r2, [r7, #4]
 80035f6:	883b      	ldrh	r3, [r7, #0]
 80035f8:	4413      	add	r3, r2
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29b      	uxth	r3, r3
 8003600:	b21b      	sxth	r3, r3
 8003602:	817b      	strh	r3, [r7, #10]
 8003604:	897b      	ldrh	r3, [r7, #10]
 8003606:	ba5b      	rev16	r3, r3
 8003608:	b29b      	uxth	r3, r3
 800360a:	b21b      	sxth	r3, r3
 800360c:	b29a      	uxth	r2, r3
 800360e:	4b23      	ldr	r3, [pc, #140]	@ (800369c <st7789_DrawHLine+0xf8>)
 8003610:	805a      	strh	r2, [r3, #2]
 8003612:	2395      	movs	r3, #149	@ 0x95
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	2300      	movs	r3, #0
 8003618:	2204      	movs	r2, #4
 800361a:	4920      	ldr	r1, [pc, #128]	@ (800369c <st7789_DrawHLine+0xf8>)
 800361c:	202a      	movs	r0, #42	@ 0x2a
 800361e:	f7ff fc87 	bl	8002f30 <LCD_IO_Transaction>
 8003622:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003626:	81bb      	strh	r3, [r7, #12]
 8003628:	89bb      	ldrh	r3, [r7, #12]
 800362a:	ba5b      	rev16	r3, r3
 800362c:	b29b      	uxth	r3, r3
 800362e:	b21b      	sxth	r3, r3
 8003630:	b29a      	uxth	r2, r3
 8003632:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <st7789_DrawHLine+0xf8>)
 8003634:	801a      	strh	r2, [r3, #0]
 8003636:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800363a:	81fb      	strh	r3, [r7, #14]
 800363c:	89fb      	ldrh	r3, [r7, #14]
 800363e:	ba5b      	rev16	r3, r3
 8003640:	b29b      	uxth	r3, r3
 8003642:	b21b      	sxth	r3, r3
 8003644:	b29a      	uxth	r2, r3
 8003646:	4b15      	ldr	r3, [pc, #84]	@ (800369c <st7789_DrawHLine+0xf8>)
 8003648:	805a      	strh	r2, [r3, #2]
 800364a:	2395      	movs	r3, #149	@ 0x95
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	2300      	movs	r3, #0
 8003650:	2204      	movs	r2, #4
 8003652:	4912      	ldr	r1, [pc, #72]	@ (800369c <st7789_DrawHLine+0xf8>)
 8003654:	202b      	movs	r0, #43	@ 0x2b
 8003656:	f7ff fc6b 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 800365a:	4b11      	ldr	r3, [pc, #68]	@ (80036a0 <st7789_DrawHLine+0xfc>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <st7789_DrawHLine+0xd4>
 8003662:	2395      	movs	r3, #149	@ 0x95
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	2300      	movs	r3, #0
 8003668:	2201      	movs	r2, #1
 800366a:	490e      	ldr	r1, [pc, #56]	@ (80036a4 <st7789_DrawHLine+0x100>)
 800366c:	203a      	movs	r0, #58	@ 0x3a
 800366e:	f7ff fc5f 	bl	8002f30 <LCD_IO_Transaction>
 8003672:	4b0b      	ldr	r3, [pc, #44]	@ (80036a0 <st7789_DrawHLine+0xfc>)
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]
 8003678:	883a      	ldrh	r2, [r7, #0]
 800367a:	1db9      	adds	r1, r7, #6
 800367c:	f240 1325 	movw	r3, #293	@ 0x125
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	2300      	movs	r3, #0
 8003684:	202c      	movs	r0, #44	@ 0x2c
 8003686:	f7ff fc53 	bl	8002f30 <LCD_IO_Transaction>
}
 800368a:	bf00      	nop
 800368c:	3714      	adds	r7, #20
 800368e:	46bd      	mov	sp, r7
 8003690:	bd90      	pop	{r4, r7, pc}
 8003692:	bf00      	nop
 8003694:	24000094 	.word	0x24000094
 8003698:	0800ecbd 	.word	0x0800ecbd
 800369c:	2400db1c 	.word	0x2400db1c
 80036a0:	2400db26 	.word	0x2400db26
 80036a4:	0800b430 	.word	0x0800b430

080036a8 <st7789_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80036a8:	b590      	push	{r4, r7, lr}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	4604      	mov	r4, r0
 80036b0:	4608      	mov	r0, r1
 80036b2:	4611      	mov	r1, r2
 80036b4:	461a      	mov	r2, r3
 80036b6:	4623      	mov	r3, r4
 80036b8:	80fb      	strh	r3, [r7, #6]
 80036ba:	4603      	mov	r3, r0
 80036bc:	80bb      	strh	r3, [r7, #4]
 80036be:	460b      	mov	r3, r1
 80036c0:	807b      	strh	r3, [r7, #2]
 80036c2:	4613      	mov	r3, r2
 80036c4:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80036c6:	4b34      	ldr	r3, [pc, #208]	@ (8003798 <st7789_DrawVLine+0xf0>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2bc8      	cmp	r3, #200	@ 0xc8
 80036cc:	d00a      	beq.n	80036e4 <st7789_DrawVLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80036ce:	4b32      	ldr	r3, [pc, #200]	@ (8003798 <st7789_DrawVLine+0xf0>)
 80036d0:	22c8      	movs	r2, #200	@ 0xc8
 80036d2:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80036d4:	2395      	movs	r3, #149	@ 0x95
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	2300      	movs	r3, #0
 80036da:	2201      	movs	r2, #1
 80036dc:	492f      	ldr	r1, [pc, #188]	@ (800379c <st7789_DrawVLine+0xf4>)
 80036de:	2036      	movs	r0, #54	@ 0x36
 80036e0:	f7ff fc26 	bl	8002f30 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos, Ypos, Ypos + Length - 1);
 80036e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036e8:	813b      	strh	r3, [r7, #8]
 80036ea:	893b      	ldrh	r3, [r7, #8]
 80036ec:	ba5b      	rev16	r3, r3
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	b21b      	sxth	r3, r3
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	4b2a      	ldr	r3, [pc, #168]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 80036f6:	801a      	strh	r2, [r3, #0]
 80036f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036fc:	817b      	strh	r3, [r7, #10]
 80036fe:	897b      	ldrh	r3, [r7, #10]
 8003700:	ba5b      	rev16	r3, r3
 8003702:	b29b      	uxth	r3, r3
 8003704:	b21b      	sxth	r3, r3
 8003706:	b29a      	uxth	r2, r3
 8003708:	4b25      	ldr	r3, [pc, #148]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 800370a:	805a      	strh	r2, [r3, #2]
 800370c:	2395      	movs	r3, #149	@ 0x95
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2300      	movs	r3, #0
 8003712:	2204      	movs	r2, #4
 8003714:	4922      	ldr	r1, [pc, #136]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 8003716:	202a      	movs	r0, #42	@ 0x2a
 8003718:	f7ff fc0a 	bl	8002f30 <LCD_IO_Transaction>
 800371c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003720:	81bb      	strh	r3, [r7, #12]
 8003722:	89bb      	ldrh	r3, [r7, #12]
 8003724:	ba5b      	rev16	r3, r3
 8003726:	b29b      	uxth	r3, r3
 8003728:	b21b      	sxth	r3, r3
 800372a:	b29a      	uxth	r2, r3
 800372c:	4b1c      	ldr	r3, [pc, #112]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 800372e:	801a      	strh	r2, [r3, #0]
 8003730:	887a      	ldrh	r2, [r7, #2]
 8003732:	883b      	ldrh	r3, [r7, #0]
 8003734:	4413      	add	r3, r2
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29b      	uxth	r3, r3
 800373c:	b21b      	sxth	r3, r3
 800373e:	81fb      	strh	r3, [r7, #14]
 8003740:	89fb      	ldrh	r3, [r7, #14]
 8003742:	ba5b      	rev16	r3, r3
 8003744:	b29b      	uxth	r3, r3
 8003746:	b21b      	sxth	r3, r3
 8003748:	b29a      	uxth	r2, r3
 800374a:	4b15      	ldr	r3, [pc, #84]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 800374c:	805a      	strh	r2, [r3, #2]
 800374e:	2395      	movs	r3, #149	@ 0x95
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	2300      	movs	r3, #0
 8003754:	2204      	movs	r2, #4
 8003756:	4912      	ldr	r1, [pc, #72]	@ (80037a0 <st7789_DrawVLine+0xf8>)
 8003758:	202b      	movs	r0, #43	@ 0x2b
 800375a:	f7ff fbe9 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 800375e:	4b11      	ldr	r3, [pc, #68]	@ (80037a4 <st7789_DrawVLine+0xfc>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <st7789_DrawVLine+0xd4>
 8003766:	2395      	movs	r3, #149	@ 0x95
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	2300      	movs	r3, #0
 800376c:	2201      	movs	r2, #1
 800376e:	490e      	ldr	r1, [pc, #56]	@ (80037a8 <st7789_DrawVLine+0x100>)
 8003770:	203a      	movs	r0, #58	@ 0x3a
 8003772:	f7ff fbdd 	bl	8002f30 <LCD_IO_Transaction>
 8003776:	4b0b      	ldr	r3, [pc, #44]	@ (80037a4 <st7789_DrawVLine+0xfc>)
 8003778:	2200      	movs	r2, #0
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	883a      	ldrh	r2, [r7, #0]
 800377e:	1db9      	adds	r1, r7, #6
 8003780:	f240 1325 	movw	r3, #293	@ 0x125
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	2300      	movs	r3, #0
 8003788:	202c      	movs	r0, #44	@ 0x2c
 800378a:	f7ff fbd1 	bl	8002f30 <LCD_IO_Transaction>
}
 800378e:	bf00      	nop
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop
 8003798:	24000094 	.word	0x24000094
 800379c:	0800ecbd 	.word	0x0800ecbd
 80037a0:	2400db1c 	.word	0x2400db1c
 80037a4:	2400db26 	.word	0x2400db26
 80037a8:	0800b430 	.word	0x0800b430

080037ac <st7789_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void st7789_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	4604      	mov	r4, r0
 80037b4:	4608      	mov	r0, r1
 80037b6:	4611      	mov	r1, r2
 80037b8:	461a      	mov	r2, r3
 80037ba:	4623      	mov	r3, r4
 80037bc:	80fb      	strh	r3, [r7, #6]
 80037be:	4603      	mov	r3, r0
 80037c0:	80bb      	strh	r3, [r7, #4]
 80037c2:	460b      	mov	r3, r1
 80037c4:	807b      	strh	r3, [r7, #2]
 80037c6:	4613      	mov	r3, r2
 80037c8:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80037ca:	4b39      	ldr	r3, [pc, #228]	@ (80038b0 <st7789_FillRect+0x104>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80037d0:	d00a      	beq.n	80037e8 <st7789_FillRect+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80037d2:	4b37      	ldr	r3, [pc, #220]	@ (80038b0 <st7789_FillRect+0x104>)
 80037d4:	22c8      	movs	r2, #200	@ 0xc8
 80037d6:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80037d8:	2395      	movs	r3, #149	@ 0x95
 80037da:	9300      	str	r3, [sp, #0]
 80037dc:	2300      	movs	r3, #0
 80037de:	2201      	movs	r2, #1
 80037e0:	4934      	ldr	r1, [pc, #208]	@ (80038b4 <st7789_FillRect+0x108>)
 80037e2:	2036      	movs	r0, #54	@ 0x36
 80037e4:	f7ff fba4 	bl	8002f30 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Xsize - 1, Ypos, Ypos + Ysize - 1);
 80037e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037ec:	813b      	strh	r3, [r7, #8]
 80037ee:	893b      	ldrh	r3, [r7, #8]
 80037f0:	ba5b      	rev16	r3, r3
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	4b2f      	ldr	r3, [pc, #188]	@ (80038b8 <st7789_FillRect+0x10c>)
 80037fa:	801a      	strh	r2, [r3, #0]
 80037fc:	88fa      	ldrh	r2, [r7, #6]
 80037fe:	887b      	ldrh	r3, [r7, #2]
 8003800:	4413      	add	r3, r2
 8003802:	b29b      	uxth	r3, r3
 8003804:	3b01      	subs	r3, #1
 8003806:	b29b      	uxth	r3, r3
 8003808:	b21b      	sxth	r3, r3
 800380a:	817b      	strh	r3, [r7, #10]
 800380c:	897b      	ldrh	r3, [r7, #10]
 800380e:	ba5b      	rev16	r3, r3
 8003810:	b29b      	uxth	r3, r3
 8003812:	b21b      	sxth	r3, r3
 8003814:	b29a      	uxth	r2, r3
 8003816:	4b28      	ldr	r3, [pc, #160]	@ (80038b8 <st7789_FillRect+0x10c>)
 8003818:	805a      	strh	r2, [r3, #2]
 800381a:	2395      	movs	r3, #149	@ 0x95
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2300      	movs	r3, #0
 8003820:	2204      	movs	r2, #4
 8003822:	4925      	ldr	r1, [pc, #148]	@ (80038b8 <st7789_FillRect+0x10c>)
 8003824:	202a      	movs	r0, #42	@ 0x2a
 8003826:	f7ff fb83 	bl	8002f30 <LCD_IO_Transaction>
 800382a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800382e:	81bb      	strh	r3, [r7, #12]
 8003830:	89bb      	ldrh	r3, [r7, #12]
 8003832:	ba5b      	rev16	r3, r3
 8003834:	b29b      	uxth	r3, r3
 8003836:	b21b      	sxth	r3, r3
 8003838:	b29a      	uxth	r2, r3
 800383a:	4b1f      	ldr	r3, [pc, #124]	@ (80038b8 <st7789_FillRect+0x10c>)
 800383c:	801a      	strh	r2, [r3, #0]
 800383e:	88ba      	ldrh	r2, [r7, #4]
 8003840:	883b      	ldrh	r3, [r7, #0]
 8003842:	4413      	add	r3, r2
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29b      	uxth	r3, r3
 800384a:	b21b      	sxth	r3, r3
 800384c:	81fb      	strh	r3, [r7, #14]
 800384e:	89fb      	ldrh	r3, [r7, #14]
 8003850:	ba5b      	rev16	r3, r3
 8003852:	b29b      	uxth	r3, r3
 8003854:	b21b      	sxth	r3, r3
 8003856:	b29a      	uxth	r2, r3
 8003858:	4b17      	ldr	r3, [pc, #92]	@ (80038b8 <st7789_FillRect+0x10c>)
 800385a:	805a      	strh	r2, [r3, #2]
 800385c:	2395      	movs	r3, #149	@ 0x95
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	2300      	movs	r3, #0
 8003862:	2204      	movs	r2, #4
 8003864:	4914      	ldr	r1, [pc, #80]	@ (80038b8 <st7789_FillRect+0x10c>)
 8003866:	202b      	movs	r0, #43	@ 0x2b
 8003868:	f7ff fb62 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Xsize * Ysize);
 800386c:	4b13      	ldr	r3, [pc, #76]	@ (80038bc <st7789_FillRect+0x110>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <st7789_FillRect+0xde>
 8003874:	2395      	movs	r3, #149	@ 0x95
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	2300      	movs	r3, #0
 800387a:	2201      	movs	r2, #1
 800387c:	4910      	ldr	r1, [pc, #64]	@ (80038c0 <st7789_FillRect+0x114>)
 800387e:	203a      	movs	r0, #58	@ 0x3a
 8003880:	f7ff fb56 	bl	8002f30 <LCD_IO_Transaction>
 8003884:	4b0d      	ldr	r3, [pc, #52]	@ (80038bc <st7789_FillRect+0x110>)
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]
 800388a:	887b      	ldrh	r3, [r7, #2]
 800388c:	883a      	ldrh	r2, [r7, #0]
 800388e:	fb02 f303 	mul.w	r3, r2, r3
 8003892:	461a      	mov	r2, r3
 8003894:	f240 1325 	movw	r3, #293	@ 0x125
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2300      	movs	r3, #0
 800389c:	f107 0120 	add.w	r1, r7, #32
 80038a0:	202c      	movs	r0, #44	@ 0x2c
 80038a2:	f7ff fb45 	bl	8002f30 <LCD_IO_Transaction>
}
 80038a6:	bf00      	nop
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd90      	pop	{r4, r7, pc}
 80038ae:	bf00      	nop
 80038b0:	24000094 	.word	0x24000094
 80038b4:	0800ecbd 	.word	0x0800ecbd
 80038b8:	2400db1c 	.word	0x2400db1c
 80038bc:	2400db26 	.word	0x2400db26
 80038c0:	0800b430 	.word	0x0800b430

080038c4 <st7789_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void st7789_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b088      	sub	sp, #32
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	4603      	mov	r3, r0
 80038cc:	603a      	str	r2, [r7, #0]
 80038ce:	80fb      	strh	r3, [r7, #6]
 80038d0:	460b      	mov	r3, r1
 80038d2:	80bb      	strh	r3, [r7, #4]
  uint32_t index, size;
  /* Read bitmap size */
  size = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfSize;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80038da:	617b      	str	r3, [r7, #20]
  /* Get bitmap data address offset */
  index = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfOffBits;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80038e2:	613b      	str	r3, [r7, #16]
  size = (size - index) / 2;
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	085b      	lsrs	r3, r3, #1
 80038ec:	617b      	str	r3, [r7, #20]
  pbmp += index;
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	4413      	add	r3, r2
 80038f4:	603b      	str	r3, [r7, #0]

  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_UP)
 80038f6:	4b28      	ldr	r3, [pc, #160]	@ (8003998 <st7789_DrawBitmap+0xd4>)
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	2b48      	cmp	r3, #72	@ 0x48
 80038fc:	d00a      	beq.n	8003914 <st7789_DrawBitmap+0x50>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_UP;
 80038fe:	4b26      	ldr	r3, [pc, #152]	@ (8003998 <st7789_DrawBitmap+0xd4>)
 8003900:	2248      	movs	r2, #72	@ 0x48
 8003902:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenUp, 1);
 8003904:	2395      	movs	r3, #149	@ 0x95
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	2300      	movs	r3, #0
 800390a:	2201      	movs	r2, #1
 800390c:	4923      	ldr	r1, [pc, #140]	@ (800399c <st7789_DrawBitmap+0xd8>)
 800390e:	2036      	movs	r0, #54	@ 0x36
 8003910:	f7ff fb0e 	bl	8002f30 <LCD_IO_Transaction>
  }
  transdata.d16[0] = __REVSH(ST7789_SIZE_Y - 1 - yEnd);
 8003914:	4b22      	ldr	r3, [pc, #136]	@ (80039a0 <st7789_DrawBitmap+0xdc>)
 8003916:	881a      	ldrh	r2, [r3, #0]
 8003918:	f240 13df 	movw	r3, #479	@ 0x1df
 800391c:	1a9b      	subs	r3, r3, r2
 800391e:	b29b      	uxth	r3, r3
 8003920:	b21b      	sxth	r3, r3
 8003922:	81bb      	strh	r3, [r7, #12]
 8003924:	89bb      	ldrh	r3, [r7, #12]
 8003926:	ba5b      	rev16	r3, r3
 8003928:	b29b      	uxth	r3, r3
 800392a:	b21b      	sxth	r3, r3
 800392c:	b29a      	uxth	r2, r3
 800392e:	4b1d      	ldr	r3, [pc, #116]	@ (80039a4 <st7789_DrawBitmap+0xe0>)
 8003930:	801a      	strh	r2, [r3, #0]
  transdata.d16[1] = __REVSH(ST7789_SIZE_Y - 1 - yStart);
 8003932:	4b1d      	ldr	r3, [pc, #116]	@ (80039a8 <st7789_DrawBitmap+0xe4>)
 8003934:	881a      	ldrh	r2, [r3, #0]
 8003936:	f240 13df 	movw	r3, #479	@ 0x1df
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	b29b      	uxth	r3, r3
 800393e:	b21b      	sxth	r3, r3
 8003940:	81fb      	strh	r3, [r7, #14]
 8003942:	89fb      	ldrh	r3, [r7, #14]
 8003944:	ba5b      	rev16	r3, r3
 8003946:	b29b      	uxth	r3, r3
 8003948:	b21b      	sxth	r3, r3
 800394a:	b29a      	uxth	r2, r3
 800394c:	4b15      	ldr	r3, [pc, #84]	@ (80039a4 <st7789_DrawBitmap+0xe0>)
 800394e:	805a      	strh	r2, [r3, #2]
  LCD_IO_WriteCmd8MultipleData8(ST7789_PASET, &transdata, 4);
 8003950:	2395      	movs	r3, #149	@ 0x95
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	2300      	movs	r3, #0
 8003956:	2204      	movs	r2, #4
 8003958:	4912      	ldr	r1, [pc, #72]	@ (80039a4 <st7789_DrawBitmap+0xe0>)
 800395a:	202b      	movs	r0, #43	@ 0x2b
 800395c:	f7ff fae8 	bl	8002f30 <LCD_IO_Transaction>
  LCD_IO_DrawBitmap(pbmp, size);
 8003960:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <st7789_DrawBitmap+0xe8>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <st7789_DrawBitmap+0xba>
 8003968:	2395      	movs	r3, #149	@ 0x95
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	2300      	movs	r3, #0
 800396e:	2201      	movs	r2, #1
 8003970:	490f      	ldr	r1, [pc, #60]	@ (80039b0 <st7789_DrawBitmap+0xec>)
 8003972:	203a      	movs	r0, #58	@ 0x3a
 8003974:	f7ff fadc 	bl	8002f30 <LCD_IO_Transaction>
 8003978:	4b0c      	ldr	r3, [pc, #48]	@ (80039ac <st7789_DrawBitmap+0xe8>)
 800397a:	2200      	movs	r2, #0
 800397c:	701a      	strb	r2, [r3, #0]
 800397e:	23a5      	movs	r3, #165	@ 0xa5
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2300      	movs	r3, #0
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	6839      	ldr	r1, [r7, #0]
 8003988:	202c      	movs	r0, #44	@ 0x2c
 800398a:	f7ff fad1 	bl	8002f30 <LCD_IO_Transaction>
}
 800398e:	bf00      	nop
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	24000094 	.word	0x24000094
 800399c:	0800ecbc 	.word	0x0800ecbc
 80039a0:	2400db24 	.word	0x2400db24
 80039a4:	2400db1c 	.word	0x2400db1c
 80039a8:	2400db22 	.word	0x2400db22
 80039ac:	2400db26 	.word	0x2400db26
 80039b0:	0800b430 	.word	0x0800b430

080039b4 <st7789_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af02      	add	r7, sp, #8
 80039ba:	4604      	mov	r4, r0
 80039bc:	4608      	mov	r0, r1
 80039be:	4611      	mov	r1, r2
 80039c0:	461a      	mov	r2, r3
 80039c2:	4623      	mov	r3, r4
 80039c4:	80fb      	strh	r3, [r7, #6]
 80039c6:	4603      	mov	r3, r0
 80039c8:	80bb      	strh	r3, [r7, #4]
 80039ca:	460b      	mov	r3, r1
 80039cc:	807b      	strh	r3, [r7, #2]
 80039ce:	4613      	mov	r3, r2
 80039d0:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80039d2:	4b1a      	ldr	r3, [pc, #104]	@ (8003a3c <st7789_DrawRGBImage+0x88>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2bc8      	cmp	r3, #200	@ 0xc8
 80039d8:	d00a      	beq.n	80039f0 <st7789_DrawRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80039da:	4b18      	ldr	r3, [pc, #96]	@ (8003a3c <st7789_DrawRGBImage+0x88>)
 80039dc:	22c8      	movs	r2, #200	@ 0xc8
 80039de:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80039e0:	2395      	movs	r3, #149	@ 0x95
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2300      	movs	r3, #0
 80039e6:	2201      	movs	r2, #1
 80039e8:	4915      	ldr	r1, [pc, #84]	@ (8003a40 <st7789_DrawRGBImage+0x8c>)
 80039ea:	2036      	movs	r0, #54	@ 0x36
 80039ec:	f7ff faa0 	bl	8002f30 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80039f0:	883b      	ldrh	r3, [r7, #0]
 80039f2:	887a      	ldrh	r2, [r7, #2]
 80039f4:	88b9      	ldrh	r1, [r7, #4]
 80039f6:	88f8      	ldrh	r0, [r7, #6]
 80039f8:	f7ff fd6e 	bl	80034d8 <st7789_SetDisplayWindow>
  LCD_IO_DrawBitmap(pData, Xsize * Ysize);
 80039fc:	4b11      	ldr	r3, [pc, #68]	@ (8003a44 <st7789_DrawRGBImage+0x90>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00a      	beq.n	8003a1a <st7789_DrawRGBImage+0x66>
 8003a04:	2395      	movs	r3, #149	@ 0x95
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	490e      	ldr	r1, [pc, #56]	@ (8003a48 <st7789_DrawRGBImage+0x94>)
 8003a0e:	203a      	movs	r0, #58	@ 0x3a
 8003a10:	f7ff fa8e 	bl	8002f30 <LCD_IO_Transaction>
 8003a14:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <st7789_DrawRGBImage+0x90>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
 8003a1a:	887b      	ldrh	r3, [r7, #2]
 8003a1c:	883a      	ldrh	r2, [r7, #0]
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	461a      	mov	r2, r3
 8003a24:	23a5      	movs	r3, #165	@ 0xa5
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	69b9      	ldr	r1, [r7, #24]
 8003a2c:	202c      	movs	r0, #44	@ 0x2c
 8003a2e:	f7ff fa7f 	bl	8002f30 <LCD_IO_Transaction>
}
 8003a32:	bf00      	nop
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd90      	pop	{r4, r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	24000094 	.word	0x24000094
 8003a40:	0800ecbd 	.word	0x0800ecbd
 8003a44:	2400db26 	.word	0x2400db26
 8003a48:	0800b430 	.word	0x0800b430

08003a4c <st7789_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 8003a4c:	b590      	push	{r4, r7, lr}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	4604      	mov	r4, r0
 8003a54:	4608      	mov	r0, r1
 8003a56:	4611      	mov	r1, r2
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4623      	mov	r3, r4
 8003a5c:	80fb      	strh	r3, [r7, #6]
 8003a5e:	4603      	mov	r3, r0
 8003a60:	80bb      	strh	r3, [r7, #4]
 8003a62:	460b      	mov	r3, r1
 8003a64:	807b      	strh	r3, [r7, #2]
 8003a66:	4613      	mov	r3, r2
 8003a68:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8003a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad4 <st7789_ReadRGBImage+0x88>)
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a70:	d00a      	beq.n	8003a88 <st7789_ReadRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8003a72:	4b18      	ldr	r3, [pc, #96]	@ (8003ad4 <st7789_ReadRGBImage+0x88>)
 8003a74:	22c8      	movs	r2, #200	@ 0xc8
 8003a76:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8003a78:	2395      	movs	r3, #149	@ 0x95
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	2201      	movs	r2, #1
 8003a80:	4915      	ldr	r1, [pc, #84]	@ (8003ad8 <st7789_ReadRGBImage+0x8c>)
 8003a82:	2036      	movs	r0, #54	@ 0x36
 8003a84:	f7ff fa54 	bl	8002f30 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8003a88:	883b      	ldrh	r3, [r7, #0]
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	88b9      	ldrh	r1, [r7, #4]
 8003a8e:	88f8      	ldrh	r0, [r7, #6]
 8003a90:	f7ff fd22 	bl	80034d8 <st7789_SetDisplayWindow>
  LCD_IO_ReadBitmap(pData, Xsize * Ysize);
 8003a94:	4b11      	ldr	r3, [pc, #68]	@ (8003adc <st7789_ReadRGBImage+0x90>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10a      	bne.n	8003ab2 <st7789_ReadRGBImage+0x66>
 8003a9c:	2395      	movs	r3, #149	@ 0x95
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	490e      	ldr	r1, [pc, #56]	@ (8003ae0 <st7789_ReadRGBImage+0x94>)
 8003aa6:	203a      	movs	r0, #58	@ 0x3a
 8003aa8:	f7ff fa42 	bl	8002f30 <LCD_IO_Transaction>
 8003aac:	4b0b      	ldr	r3, [pc, #44]	@ (8003adc <st7789_ReadRGBImage+0x90>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	887b      	ldrh	r3, [r7, #2]
 8003ab4:	883a      	ldrh	r2, [r7, #0]
 8003ab6:	fb02 f303 	mul.w	r3, r2, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	23c9      	movs	r3, #201	@ 0xc9
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	69b9      	ldr	r1, [r7, #24]
 8003ac4:	202e      	movs	r0, #46	@ 0x2e
 8003ac6:	f7ff fa33 	bl	8002f30 <LCD_IO_Transaction>
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd90      	pop	{r4, r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	24000094 	.word	0x24000094
 8003ad8:	0800ecbd 	.word	0x0800ecbd
 8003adc:	2400db26 	.word	0x2400db26
 8003ae0:	0800b434 	.word	0x0800b434

08003ae4 <st7789_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void st7789_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b08a      	sub	sp, #40	@ 0x28
 8003ae8:	af02      	add	r7, sp, #8
 8003aea:	4603      	mov	r3, r0
 8003aec:	80fb      	strh	r3, [r7, #6]
 8003aee:	460b      	mov	r3, r1
 8003af0:	80bb      	strh	r3, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	807b      	strh	r3, [r7, #2]
  static uint16_t scrparam[4] = {0, 0, 0, 0};
  #if (ST7789_ORIENTATION == 0)
  if((TopFix != __REVSH(scrparam[1])) || (BottonFix != __REVSH(scrparam[3])))
 8003af6:	88bb      	ldrh	r3, [r7, #4]
 8003af8:	4a4e      	ldr	r2, [pc, #312]	@ (8003c34 <st7789_Scroll+0x150>)
 8003afa:	8852      	ldrh	r2, [r2, #2]
 8003afc:	b212      	sxth	r2, r2
 8003afe:	83fa      	strh	r2, [r7, #30]
 8003b00:	8bfa      	ldrh	r2, [r7, #30]
 8003b02:	ba52      	rev16	r2, r2
 8003b04:	b292      	uxth	r2, r2
 8003b06:	b212      	sxth	r2, r2
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d10a      	bne.n	8003b22 <st7789_Scroll+0x3e>
 8003b0c:	887b      	ldrh	r3, [r7, #2]
 8003b0e:	4a49      	ldr	r2, [pc, #292]	@ (8003c34 <st7789_Scroll+0x150>)
 8003b10:	88d2      	ldrh	r2, [r2, #6]
 8003b12:	b212      	sxth	r2, r2
 8003b14:	83ba      	strh	r2, [r7, #28]
 8003b16:	8bba      	ldrh	r2, [r7, #28]
 8003b18:	ba52      	rev16	r2, r2
 8003b1a:	b292      	uxth	r2, r2
 8003b1c:	b212      	sxth	r2, r2
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d02b      	beq.n	8003b7a <st7789_Scroll+0x96>
  {
    scrparam[3] = __REVSH(TopFix);
 8003b22:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003b26:	82fb      	strh	r3, [r7, #22]
 8003b28:	8afb      	ldrh	r3, [r7, #22]
 8003b2a:	ba5b      	rev16	r3, r3
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	b21b      	sxth	r3, r3
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	4b40      	ldr	r3, [pc, #256]	@ (8003c34 <st7789_Scroll+0x150>)
 8003b34:	80da      	strh	r2, [r3, #6]
    scrparam[1] = __REVSH(BottonFix);
 8003b36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b3a:	833b      	strh	r3, [r7, #24]
 8003b3c:	8b3b      	ldrh	r3, [r7, #24]
 8003b3e:	ba5b      	rev16	r3, r3
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	b21b      	sxth	r3, r3
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	4b3b      	ldr	r3, [pc, #236]	@ (8003c34 <st7789_Scroll+0x150>)
 8003b48:	805a      	strh	r2, [r3, #2]
    scrparam[2] = __REVSH(ST7789_LCD_PIXEL_HEIGHT - TopFix - BottonFix);
 8003b4a:	88ba      	ldrh	r2, [r7, #4]
 8003b4c:	887b      	ldrh	r3, [r7, #2]
 8003b4e:	4413      	add	r3, r2
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	b21b      	sxth	r3, r3
 8003b5a:	837b      	strh	r3, [r7, #26]
 8003b5c:	8b7b      	ldrh	r3, [r7, #26]
 8003b5e:	ba5b      	rev16	r3, r3
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	b21b      	sxth	r3, r3
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	4b33      	ldr	r3, [pc, #204]	@ (8003c34 <st7789_Scroll+0x150>)
 8003b68:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRDEF, &scrparam[1], 6);
 8003b6a:	2395      	movs	r3, #149	@ 0x95
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	2206      	movs	r2, #6
 8003b72:	4931      	ldr	r1, [pc, #196]	@ (8003c38 <st7789_Scroll+0x154>)
 8003b74:	2033      	movs	r0, #51	@ 0x33
 8003b76:	f7ff f9db 	bl	8002f30 <LCD_IO_Transaction>
  }
  Scroll = (0 - Scroll) % __REVSH(scrparam[2]);
 8003b7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b7e:	425b      	negs	r3, r3
 8003b80:	4a2c      	ldr	r2, [pc, #176]	@ (8003c34 <st7789_Scroll+0x150>)
 8003b82:	8892      	ldrh	r2, [r2, #4]
 8003b84:	b212      	sxth	r2, r2
 8003b86:	82ba      	strh	r2, [r7, #20]
 8003b88:	8aba      	ldrh	r2, [r7, #20]
 8003b8a:	ba52      	rev16	r2, r2
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	b212      	sxth	r2, r2
 8003b90:	fb93 f1f2 	sdiv	r1, r3, r2
 8003b94:	fb01 f202 	mul.w	r2, r1, r2
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 8003b9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	da18      	bge.n	8003bd6 <st7789_Scroll+0xf2>
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
 8003ba4:	4b23      	ldr	r3, [pc, #140]	@ (8003c34 <st7789_Scroll+0x150>)
 8003ba6:	889b      	ldrh	r3, [r3, #4]
 8003ba8:	b21b      	sxth	r3, r3
 8003baa:	823b      	strh	r3, [r7, #16]
 8003bac:	8a3b      	ldrh	r3, [r7, #16]
 8003bae:	ba5b      	rev16	r3, r3
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	b21b      	sxth	r3, r3
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	88fb      	ldrh	r3, [r7, #6]
 8003bb8:	4413      	add	r3, r2
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c34 <st7789_Scroll+0x150>)
 8003bbe:	885b      	ldrh	r3, [r3, #2]
 8003bc0:	b21b      	sxth	r3, r3
 8003bc2:	827b      	strh	r3, [r7, #18]
 8003bc4:	8a7b      	ldrh	r3, [r7, #18]
 8003bc6:	ba5b      	rev16	r3, r3
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	b21b      	sxth	r3, r3
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	4413      	add	r3, r2
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	80fb      	strh	r3, [r7, #6]
 8003bd4:	e00c      	b.n	8003bf0 <st7789_Scroll+0x10c>
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
 8003bd6:	4b17      	ldr	r3, [pc, #92]	@ (8003c34 <st7789_Scroll+0x150>)
 8003bd8:	885b      	ldrh	r3, [r3, #2]
 8003bda:	b21b      	sxth	r3, r3
 8003bdc:	81fb      	strh	r3, [r7, #14]
 8003bde:	89fb      	ldrh	r3, [r7, #14]
 8003be0:	ba5b      	rev16	r3, r3
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	b21b      	sxth	r3, r3
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	88fb      	ldrh	r3, [r7, #6]
 8003bea:	4413      	add	r3, r2
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
  #endif
  if(Scroll != __REVSH(scrparam[0]))
 8003bf0:	4b10      	ldr	r3, [pc, #64]	@ (8003c34 <st7789_Scroll+0x150>)
 8003bf2:	881b      	ldrh	r3, [r3, #0]
 8003bf4:	b21b      	sxth	r3, r3
 8003bf6:	81bb      	strh	r3, [r7, #12]
 8003bf8:	89bb      	ldrh	r3, [r7, #12]
 8003bfa:	ba5b      	rev16	r3, r3
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	b21b      	sxth	r3, r3
 8003c00:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d010      	beq.n	8003c2a <st7789_Scroll+0x146>
 8003c08:	88fb      	ldrh	r3, [r7, #6]
 8003c0a:	817b      	strh	r3, [r7, #10]
 8003c0c:	897b      	ldrh	r3, [r7, #10]
 8003c0e:	ba5b      	rev16	r3, r3
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	b21b      	sxth	r3, r3
  {
    scrparam[0] = __REVSH(Scroll);
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	4b07      	ldr	r3, [pc, #28]	@ (8003c34 <st7789_Scroll+0x150>)
 8003c18:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, &scrparam[0], 2);
 8003c1a:	2395      	movs	r3, #149	@ 0x95
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	2202      	movs	r2, #2
 8003c22:	4904      	ldr	r1, [pc, #16]	@ (8003c34 <st7789_Scroll+0x150>)
 8003c24:	2037      	movs	r0, #55	@ 0x37
 8003c26:	f7ff f983 	bl	8002f30 <LCD_IO_Transaction>
  }
}
 8003c2a:	bf00      	nop
 8003c2c:	3720      	adds	r7, #32
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	2400db28 	.word	0x2400db28
 8003c38:	2400db2a 	.word	0x2400db2a

08003c3c <st7789_UserCommand>:
  * @param  Size      : data number
  * @param  Mode      : 0=write 8bits datas, 1=0=write 16bits datas, 2=read 8bits datas, 3=read 16bits datas
  * @retval None
  */
void st7789_UserCommand(uint16_t Command, uint8_t* pData, uint32_t Size, uint8_t Mode)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af02      	add	r7, sp, #8
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
 8003c46:	461a      	mov	r2, r3
 8003c48:	4603      	mov	r3, r0
 8003c4a:	81fb      	strh	r3, [r7, #14]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	737b      	strb	r3, [r7, #13]
  if(Mode == 0)
 8003c50:	7b7b      	ldrb	r3, [r7, #13]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10a      	bne.n	8003c6c <st7789_UserCommand+0x30>
    LCD_IO_WriteCmd8MultipleData8((uint8_t)Command, pData, Size);
 8003c56:	89fb      	ldrh	r3, [r7, #14]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	2395      	movs	r3, #149	@ 0x95
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	2300      	movs	r3, #0
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	f7ff f963 	bl	8002f30 <LCD_IO_Transaction>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
  else if(Mode == 2)
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
  else if(Mode == 3)
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
}
 8003c6a:	e028      	b.n	8003cbe <st7789_UserCommand+0x82>
  else if(Mode == 1)
 8003c6c:	7b7b      	ldrb	r3, [r7, #13]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d10a      	bne.n	8003c88 <st7789_UserCommand+0x4c>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
 8003c72:	89fb      	ldrh	r3, [r7, #14]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	4618      	mov	r0, r3
 8003c78:	23a5      	movs	r3, #165	@ 0xa5
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	f7ff f955 	bl	8002f30 <LCD_IO_Transaction>
}
 8003c86:	e01a      	b.n	8003cbe <st7789_UserCommand+0x82>
  else if(Mode == 2)
 8003c88:	7b7b      	ldrb	r3, [r7, #13]
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d10a      	bne.n	8003ca4 <st7789_UserCommand+0x68>
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
 8003c8e:	89fb      	ldrh	r3, [r7, #14]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	4618      	mov	r0, r3
 8003c94:	2399      	movs	r3, #153	@ 0x99
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	2301      	movs	r3, #1
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	f7ff f947 	bl	8002f30 <LCD_IO_Transaction>
}
 8003ca2:	e00c      	b.n	8003cbe <st7789_UserCommand+0x82>
  else if(Mode == 3)
 8003ca4:	7b7b      	ldrb	r3, [r7, #13]
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	d109      	bne.n	8003cbe <st7789_UserCommand+0x82>
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
 8003caa:	89fb      	ldrh	r3, [r7, #14]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	4618      	mov	r0, r3
 8003cb0:	23a9      	movs	r3, #169	@ 0xa9
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	68b9      	ldr	r1, [r7, #8]
 8003cba:	f7ff f939 	bl	8002f30 <LCD_IO_Transaction>
}
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 8003cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cfc <BSP_LCD_Init+0x34>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 8003cda:	4b09      	ldr	r3, [pc, #36]	@ (8003d00 <BSP_LCD_Init+0x38>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 8003ce0:	4b07      	ldr	r3, [pc, #28]	@ (8003d00 <BSP_LCD_Init+0x38>)
 8003ce2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ce6:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <BSP_LCD_Init+0x38>)
 8003cea:	4a06      	ldr	r2, [pc, #24]	@ (8003d04 <BSP_LCD_Init+0x3c>)
 8003cec:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	24000090 	.word	0x24000090
 8003d00:	2400db30 	.word	0x2400db30
 8003d04:	24000008 	.word	0x24000008

08003d08 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8003d0c:	4b03      	ldr	r3, [pc, #12]	@ (8003d1c <BSP_LCD_GetXSize+0x14>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d12:	4798      	blx	r3
 8003d14:	4603      	mov	r3, r0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	24000090 	.word	0x24000090

08003d20 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8003d24:	4b03      	ldr	r3, [pc, #12]	@ (8003d34 <BSP_LCD_GetYSize+0x14>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2a:	4798      	blx	r3
 8003d2c:	4603      	mov	r3, r0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	24000090 	.word	0x24000090

08003d38 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	4a03      	ldr	r2, [pc, #12]	@ (8003d54 <BSP_LCD_SetTextColor+0x1c>)
 8003d46:	6013      	str	r3, [r2, #0]
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	2400db30 	.word	0x2400db30

08003d58 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8003d62:	88fb      	ldrh	r3, [r7, #6]
 8003d64:	4a03      	ldr	r2, [pc, #12]	@ (8003d74 <BSP_LCD_SetBackColor+0x1c>)
 8003d66:	6053      	str	r3, [r2, #4]
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	2400db30 	.word	0x2400db30

08003d78 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 8003d80:	4a04      	ldr	r2, [pc, #16]	@ (8003d94 <BSP_LCD_SetFont+0x1c>)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6093      	str	r3, [r2, #8]
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	2400db30 	.word	0x2400db30

08003d98 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 8003d98:	b5b0      	push	{r4, r5, r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	4603      	mov	r3, r0
 8003da0:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 8003da2:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd0 <BSP_LCD_Clear+0x38>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8003da8:	f7ff ffae 	bl	8003d08 <BSP_LCD_GetXSize>
 8003dac:	4603      	mov	r3, r0
 8003dae:	461d      	mov	r5, r3
 8003db0:	f7ff ffb6 	bl	8003d20 <BSP_LCD_GetYSize>
 8003db4:	4603      	mov	r3, r0
 8003db6:	461a      	mov	r2, r3
 8003db8:	88fb      	ldrh	r3, [r7, #6]
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	462a      	mov	r2, r5
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	47a0      	blx	r4
}
 8003dc6:	bf00      	nop
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	24000090 	.word	0x24000090

08003dd4 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	80fb      	strh	r3, [r7, #6]
 8003dde:	460b      	mov	r3, r1
 8003de0:	80bb      	strh	r3, [r7, #4]
 8003de2:	4613      	mov	r3, r2
 8003de4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003de6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e24 <BSP_LCD_DisplayChar+0x50>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	78fb      	ldrb	r3, [r7, #3]
 8003dee:	3b20      	subs	r3, #32
                        DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8003df0:	490c      	ldr	r1, [pc, #48]	@ (8003e24 <BSP_LCD_DisplayChar+0x50>)
 8003df2:	6889      	ldr	r1, [r1, #8]
 8003df4:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003df6:	fb03 f101 	mul.w	r1, r3, r1
                        DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <BSP_LCD_DisplayChar+0x50>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	889b      	ldrh	r3, [r3, #4]
 8003e00:	3307      	adds	r3, #7
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	da00      	bge.n	8003e08 <BSP_LCD_DisplayChar+0x34>
 8003e06:	3307      	adds	r3, #7
 8003e08:	10db      	asrs	r3, r3, #3
 8003e0a:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003e0e:	441a      	add	r2, r3
 8003e10:	88b9      	ldrh	r1, [r7, #4]
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 f8bb 	bl	8003f90 <DrawChar>
}
 8003e1a:	bf00      	nop
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	2400db30 	.word	0x2400db30

08003e28 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8003e28:	b590      	push	{r4, r7, lr}
 8003e2a:	b089      	sub	sp, #36	@ 0x24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60ba      	str	r2, [r7, #8]
 8003e30:	461a      	mov	r2, r3
 8003e32:	4603      	mov	r3, r0
 8003e34:	81fb      	strh	r3, [r7, #14]
 8003e36:	460b      	mov	r3, r1
 8003e38:	81bb      	strh	r3, [r7, #12]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	83fb      	strh	r3, [r7, #30]
 8003e42:	2300      	movs	r3, #0
 8003e44:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003e46:	2300      	movs	r3, #0
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8003e52:	e002      	b.n	8003e5a <BSP_LCD_DisplayStringAt+0x32>
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	3301      	adds	r3, #1
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	617a      	str	r2, [r7, #20]
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f6      	bne.n	8003e54 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8003e66:	f7ff ff4f 	bl	8003d08 <BSP_LCD_GetXSize>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	4b35      	ldr	r3, [pc, #212]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	889b      	ldrh	r3, [r3, #4]
 8003e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d014      	beq.n	8003eac <BSP_LCD_DisplayStringAt+0x84>
 8003e82:	2b03      	cmp	r3, #3
 8003e84:	dc23      	bgt.n	8003ece <BSP_LCD_DisplayStringAt+0xa6>
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d002      	beq.n	8003e90 <BSP_LCD_DisplayStringAt+0x68>
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d011      	beq.n	8003eb2 <BSP_LCD_DisplayStringAt+0x8a>
 8003e8e:	e01e      	b.n	8003ece <BSP_LCD_DisplayStringAt+0xa6>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003e98:	6892      	ldr	r2, [r2, #8]
 8003e9a:	8892      	ldrh	r2, [r2, #4]
 8003e9c:	fb02 f303 	mul.w	r3, r2, r3
 8003ea0:	085b      	lsrs	r3, r3, #1
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	89fb      	ldrh	r3, [r7, #14]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	83fb      	strh	r3, [r7, #30]
      break;
 8003eaa:	e013      	b.n	8003ed4 <BSP_LCD_DisplayStringAt+0xac>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8003eac:	89fb      	ldrh	r3, [r7, #14]
 8003eae:	83fb      	strh	r3, [r7, #30]
      break;
 8003eb0:	e010      	b.n	8003ed4 <BSP_LCD_DisplayStringAt+0xac>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	4b22      	ldr	r3, [pc, #136]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	889b      	ldrh	r3, [r3, #4]
 8003ec0:	fb12 f303 	smulbb	r3, r2, r3
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	89fb      	ldrh	r3, [r7, #14]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	83fb      	strh	r3, [r7, #30]
      break;
 8003ecc:	e002      	b.n	8003ed4 <BSP_LCD_DisplayStringAt+0xac>
    }    
  default:
    {
      refcolumn = Xpos;
 8003ece:	89fb      	ldrh	r3, [r7, #14]
 8003ed0:	83fb      	strh	r3, [r7, #30]
      break;
 8003ed2:	bf00      	nop
    }
  }
  
  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003ed4:	e012      	b.n	8003efc <BSP_LCD_DisplayStringAt+0xd4>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	781a      	ldrb	r2, [r3, #0]
 8003eda:	89b9      	ldrh	r1, [r7, #12]
 8003edc:	8bfb      	ldrh	r3, [r7, #30]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff ff78 	bl	8003dd4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 8003ee4:	4b17      	ldr	r3, [pc, #92]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	889a      	ldrh	r2, [r3, #4]
 8003eea:	8bfb      	ldrh	r3, [r7, #30]
 8003eec:	4413      	add	r3, r2
 8003eee:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]
    i++;
 8003ef6:	8bbb      	ldrh	r3, [r7, #28]
 8003ef8:	3301      	adds	r3, #1
 8003efa:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf14      	ite	ne
 8003f04:	2301      	movne	r3, #1
 8003f06:	2300      	moveq	r3, #0
 8003f08:	b2dc      	uxtb	r4, r3
 8003f0a:	f7ff fefd 	bl	8003d08 <BSP_LCD_GetXSize>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	4619      	mov	r1, r3
 8003f12:	8bbb      	ldrh	r3, [r7, #28]
 8003f14:	4a0b      	ldr	r2, [pc, #44]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003f16:	6892      	ldr	r2, [r2, #8]
 8003f18:	8892      	ldrh	r2, [r2, #4]
 8003f1a:	fb02 f303 	mul.w	r3, r2, r3
 8003f1e:	1acb      	subs	r3, r1, r3
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <BSP_LCD_DisplayStringAt+0x11c>)
 8003f24:	6892      	ldr	r2, [r2, #8]
 8003f26:	8892      	ldrh	r2, [r2, #4]
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	bfac      	ite	ge
 8003f2c:	2301      	movge	r3, #1
 8003f2e:	2300      	movlt	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	4023      	ands	r3, r4
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1cd      	bne.n	8003ed6 <BSP_LCD_DisplayStringAt+0xae>
  }
}
 8003f3a:	bf00      	nop
 8003f3c:	bf00      	nop
 8003f3e:	3724      	adds	r7, #36	@ 0x24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd90      	pop	{r4, r7, pc}
 8003f44:	2400db30 	.word	0x2400db30

08003f48 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003f48:	b5b0      	push	{r4, r5, r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af02      	add	r7, sp, #8
 8003f4e:	4604      	mov	r4, r0
 8003f50:	4608      	mov	r0, r1
 8003f52:	4611      	mov	r1, r2
 8003f54:	461a      	mov	r2, r3
 8003f56:	4623      	mov	r3, r4
 8003f58:	80fb      	strh	r3, [r7, #6]
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	80bb      	strh	r3, [r7, #4]
 8003f5e:	460b      	mov	r3, r1
 8003f60:	807b      	strh	r3, [r7, #2]
 8003f62:	4613      	mov	r3, r2
 8003f64:	803b      	strh	r3, [r7, #0]
  lcd_drv->FillRect(Xpos, Ypos, Width, Height, DrawProp.TextColor);
 8003f66:	4b08      	ldr	r3, [pc, #32]	@ (8003f88 <BSP_LCD_FillRect+0x40>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8003f6c:	4b07      	ldr	r3, [pc, #28]	@ (8003f8c <BSP_LCD_FillRect+0x44>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	883d      	ldrh	r5, [r7, #0]
 8003f74:	887a      	ldrh	r2, [r7, #2]
 8003f76:	88b9      	ldrh	r1, [r7, #4]
 8003f78:	88f8      	ldrh	r0, [r7, #6]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	462b      	mov	r3, r5
 8003f7e:	47a0      	blx	r4
}
 8003f80:	bf00      	nop
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bdb0      	pop	{r4, r5, r7, pc}
 8003f88:	24000090 	.word	0x24000090
 8003f8c:	2400db30 	.word	0x2400db30

08003f90 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 8003f90:	b590      	push	{r4, r7, lr}
 8003f92:	b08b      	sub	sp, #44	@ 0x2c
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	4603      	mov	r3, r0
 8003f98:	603a      	str	r2, [r7, #0]
 8003f9a:	80fb      	strh	r3, [r7, #6]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	80bb      	strh	r3, [r7, #4]
  uint32_t x, y, ay = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
  uint16_t *pb;                         /* bitmap pointer */
  uint32_t bmsy;                        /* bitmap buffer y size */
  uint8_t  c;                           /* character set actual byte */
  uint8_t  cbm;                         /* character set bitmap mask */

  bmsy = (sizeof(bitmap) >> 1) / DrawProp.pFont->Width;
 8003fa4:	4b46      	ldr	r3, [pc, #280]	@ (80040c0 <DrawChar+0x130>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	889b      	ldrh	r3, [r3, #4]
 8003faa:	f240 129b 	movw	r2, #411	@ 0x19b
 8003fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	60bb      	str	r3, [r7, #8]
  if(!bmsy)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d07c      	beq.n	80040b6 <DrawChar+0x126>
    return;

  cbm = 0x80;
 8003fbc:	2380      	movs	r3, #128	@ 0x80
 8003fbe:	73bb      	strb	r3, [r7, #14]
  pb = (uint16_t *)bitmap;
 8003fc0:	4b40      	ldr	r3, [pc, #256]	@ (80040c4 <DrawChar+0x134>)
 8003fc2:	613b      	str	r3, [r7, #16]
  c = *pChar;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	73fb      	strb	r3, [r7, #15]

  for(y = 0; y < DrawProp.pFont->Height; y++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
 8003fce:	e054      	b.n	800407a <DrawChar+0xea>
  {
    for(x = 0; x < DrawProp.pFont->Width; x++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	61fb      	str	r3, [r7, #28]
 8003fd4:	e024      	b.n	8004020 <DrawChar+0x90>
    {
      if(!cbm)
 8003fd6:	7bbb      	ldrb	r3, [r7, #14]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d107      	bne.n	8003fec <DrawChar+0x5c>
      { /* byte step */
        cbm = 0x80;
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	73bb      	strb	r3, [r7, #14]
        pChar++;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	603b      	str	r3, [r7, #0]
        c = *pChar;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	73fb      	strb	r3, [r7, #15]
      }

      if(c & cbm)
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	7bbb      	ldrb	r3, [r7, #14]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d005      	beq.n	8004004 <DrawChar+0x74>
        *pb = DrawProp.TextColor;
 8003ff8:	4b31      	ldr	r3, [pc, #196]	@ (80040c0 <DrawChar+0x130>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	801a      	strh	r2, [r3, #0]
 8004002:	e004      	b.n	800400e <DrawChar+0x7e>
      else
        *pb = DrawProp.BackColor;
 8004004:	4b2e      	ldr	r3, [pc, #184]	@ (80040c0 <DrawChar+0x130>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	b29a      	uxth	r2, r3
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	801a      	strh	r2, [r3, #0]
      pb++;
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	3302      	adds	r3, #2
 8004012:	613b      	str	r3, [r7, #16]
      cbm >>= 1;
 8004014:	7bbb      	ldrb	r3, [r7, #14]
 8004016:	085b      	lsrs	r3, r3, #1
 8004018:	73bb      	strb	r3, [r7, #14]
    for(x = 0; x < DrawProp.pFont->Width; x++)
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	3301      	adds	r3, #1
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	4b27      	ldr	r3, [pc, #156]	@ (80040c0 <DrawChar+0x130>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	889b      	ldrh	r3, [r3, #4]
 8004026:	461a      	mov	r2, r3
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	4293      	cmp	r3, r2
 800402c:	d3d3      	bcc.n	8003fd6 <DrawChar+0x46>
    }
    cbm = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	73bb      	strb	r3, [r7, #14]
    ay++;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	3301      	adds	r3, #1
 8004036:	617b      	str	r3, [r7, #20]
    if(ay >= bmsy - 1)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	3b01      	subs	r3, #1
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	429a      	cmp	r2, r3
 8004040:	d318      	bcc.n	8004074 <DrawChar+0xe4>
    {
      BSP_LCD_DrawRGB16Image(Xpos, Ypos + y + 1 - ay, DrawProp.pFont->Width, ay, (uint16_t *)bitmap);
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	b29a      	uxth	r2, r3
 8004046:	88bb      	ldrh	r3, [r7, #4]
 8004048:	4413      	add	r3, r2
 800404a:	b29a      	uxth	r2, r3
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	b29b      	uxth	r3, r3
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	b29b      	uxth	r3, r3
 8004054:	3301      	adds	r3, #1
 8004056:	b299      	uxth	r1, r3
 8004058:	4b19      	ldr	r3, [pc, #100]	@ (80040c0 <DrawChar+0x130>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	889a      	ldrh	r2, [r3, #4]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	b29b      	uxth	r3, r3
 8004062:	88f8      	ldrh	r0, [r7, #6]
 8004064:	4c17      	ldr	r4, [pc, #92]	@ (80040c4 <DrawChar+0x134>)
 8004066:	9400      	str	r4, [sp, #0]
 8004068:	f000 f82e 	bl	80040c8 <BSP_LCD_DrawRGB16Image>
      ay = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
      pb = (uint16_t *)bitmap;
 8004070:	4b14      	ldr	r3, [pc, #80]	@ (80040c4 <DrawChar+0x134>)
 8004072:	613b      	str	r3, [r7, #16]
  for(y = 0; y < DrawProp.pFont->Height; y++)
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	3301      	adds	r3, #1
 8004078:	61bb      	str	r3, [r7, #24]
 800407a:	4b11      	ldr	r3, [pc, #68]	@ (80040c0 <DrawChar+0x130>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	88db      	ldrh	r3, [r3, #6]
 8004080:	461a      	mov	r2, r3
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	4293      	cmp	r3, r2
 8004086:	d3a3      	bcc.n	8003fd0 <DrawChar+0x40>
    }
  }
  if(ay)
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d014      	beq.n	80040b8 <DrawChar+0x128>
  {
    BSP_LCD_DrawRGB16Image(Xpos, Ypos + y - ay, DrawProp.pFont->Width, ay, (uint16_t *)bitmap);
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	b29a      	uxth	r2, r3
 8004092:	88bb      	ldrh	r3, [r7, #4]
 8004094:	4413      	add	r3, r2
 8004096:	b29a      	uxth	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	b29b      	uxth	r3, r3
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	b299      	uxth	r1, r3
 80040a0:	4b07      	ldr	r3, [pc, #28]	@ (80040c0 <DrawChar+0x130>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	889a      	ldrh	r2, [r3, #4]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	88f8      	ldrh	r0, [r7, #6]
 80040ac:	4c05      	ldr	r4, [pc, #20]	@ (80040c4 <DrawChar+0x134>)
 80040ae:	9400      	str	r4, [sp, #0]
 80040b0:	f000 f80a 	bl	80040c8 <BSP_LCD_DrawRGB16Image>
 80040b4:	e000      	b.n	80040b8 <DrawChar+0x128>
    return;
 80040b6:	bf00      	nop
  }
}
 80040b8:	3724      	adds	r7, #36	@ 0x24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd90      	pop	{r4, r7, pc}
 80040be:	bf00      	nop
 80040c0:	2400db30 	.word	0x2400db30
 80040c4:	2400db3c 	.word	0x2400db3c

080040c8 <BSP_LCD_DrawRGB16Image>:
  * @param  Height: image height
  * @param  *pData: image data pointer
  * @retval None
  */
void BSP_LCD_DrawRGB16Image(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80040c8:	b5b0      	push	{r4, r5, r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	4604      	mov	r4, r0
 80040d0:	4608      	mov	r0, r1
 80040d2:	4611      	mov	r1, r2
 80040d4:	461a      	mov	r2, r3
 80040d6:	4623      	mov	r3, r4
 80040d8:	80fb      	strh	r3, [r7, #6]
 80040da:	4603      	mov	r3, r0
 80040dc:	80bb      	strh	r3, [r7, #4]
 80040de:	460b      	mov	r3, r1
 80040e0:	807b      	strh	r3, [r7, #2]
 80040e2:	4613      	mov	r3, r2
 80040e4:	803b      	strh	r3, [r7, #0]
  lcd_drv->DrawRGBImage(Xpos, Ypos, Xsize, Ysize, pData);
 80040e6:	4b07      	ldr	r3, [pc, #28]	@ (8004104 <BSP_LCD_DrawRGB16Image+0x3c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80040ec:	883d      	ldrh	r5, [r7, #0]
 80040ee:	887a      	ldrh	r2, [r7, #2]
 80040f0:	88b9      	ldrh	r1, [r7, #4]
 80040f2:	88f8      	ldrh	r0, [r7, #6]
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	462b      	mov	r3, r5
 80040fa:	47a0      	blx	r4
}
 80040fc:	bf00      	nop
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bdb0      	pop	{r4, r5, r7, pc}
 8004104:	24000090 	.word	0x24000090

08004108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800410c:	f000 f96c 	bl	80043e8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004110:	f000 fdba 	bl	8004c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004114:	f000 f830 	bl	8004178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004118:	f000 f8f4 	bl	8004304 <MX_GPIO_Init>
  MX_SPI5_Init();
 800411c:	f000 f89c 	bl	8004258 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8004120:	2000      	movs	r0, #0
 8004122:	f000 fbdf 	bl	80048e4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8004126:	2001      	movs	r0, #1
 8004128:	f000 fbdc 	bl	80048e4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800412c:	2002      	movs	r0, #2
 800412e:	f000 fbd9 	bl	80048e4 <BSP_LED_Init>

  /* Initialize User push-button without interrupt mode. */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8004132:	2100      	movs	r1, #0
 8004134:	2000      	movs	r0, #0
 8004136:	f000 fc4b 	bl	80049d0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800413a:	4b0e      	ldr	r3, [pc, #56]	@ (8004174 <main+0x6c>)
 800413c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004140:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8004142:	4b0c      	ldr	r3, [pc, #48]	@ (8004174 <main+0x6c>)
 8004144:	2200      	movs	r2, #0
 8004146:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8004148:	4b0a      	ldr	r3, [pc, #40]	@ (8004174 <main+0x6c>)
 800414a:	2200      	movs	r2, #0
 800414c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800414e:	4b09      	ldr	r3, [pc, #36]	@ (8004174 <main+0x6c>)
 8004150:	2200      	movs	r2, #0
 8004152:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8004154:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <main+0x6c>)
 8004156:	2200      	movs	r2, #0
 8004158:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800415a:	4906      	ldr	r1, [pc, #24]	@ (8004174 <main+0x6c>)
 800415c:	2000      	movs	r0, #0
 800415e:	f000 fcb5 	bl	8004acc <BSP_COM_Init>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <main+0x64>
  {
    Error_Handler();
 8004168:	f000 f96a 	bl	8004440 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  mainApp();
 800416c:	f7fe fca4 	bl	8002ab8 <mainApp>
  while (1)
 8004170:	bf00      	nop
 8004172:	e7fd      	b.n	8004170 <main+0x68>
 8004174:	2400de74 	.word	0x2400de74

08004178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b09c      	sub	sp, #112	@ 0x70
 800417c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800417e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004182:	224c      	movs	r2, #76	@ 0x4c
 8004184:	2100      	movs	r1, #0
 8004186:	4618      	mov	r0, r3
 8004188:	f006 f887 	bl	800a29a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800418c:	1d3b      	adds	r3, r7, #4
 800418e:	2220      	movs	r2, #32
 8004190:	2100      	movs	r1, #0
 8004192:	4618      	mov	r0, r3
 8004194:	f006 f881 	bl	800a29a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004198:	2002      	movs	r0, #2
 800419a:	f001 f9c1 	bl	8005520 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800419e:	2300      	movs	r3, #0
 80041a0:	603b      	str	r3, [r7, #0]
 80041a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004254 <SystemClock_Config+0xdc>)
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80041aa:	4a2a      	ldr	r2, [pc, #168]	@ (8004254 <SystemClock_Config+0xdc>)
 80041ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041b0:	6193      	str	r3, [r2, #24]
 80041b2:	4b28      	ldr	r3, [pc, #160]	@ (8004254 <SystemClock_Config+0xdc>)
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80041be:	bf00      	nop
 80041c0:	4b24      	ldr	r3, [pc, #144]	@ (8004254 <SystemClock_Config+0xdc>)
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041cc:	d1f8      	bne.n	80041c0 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80041ce:	2302      	movs	r3, #2
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80041d2:	2301      	movs	r3, #1
 80041d4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80041d6:	2340      	movs	r3, #64	@ 0x40
 80041d8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041da:	2302      	movs	r3, #2
 80041dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80041de:	2300      	movs	r3, #0
 80041e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80041e2:	2304      	movs	r3, #4
 80041e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80041e6:	230c      	movs	r3, #12
 80041e8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80041ea:	2301      	movs	r3, #1
 80041ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80041ee:	2304      	movs	r3, #4
 80041f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80041f2:	2302      	movs	r3, #2
 80041f4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80041f6:	230c      	movs	r3, #12
 80041f8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80041fa:	2300      	movs	r3, #0
 80041fc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004206:	4618      	mov	r0, r3
 8004208:	f001 f9c4 	bl	8005594 <HAL_RCC_OscConfig>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004212:	f000 f915 	bl	8004440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004216:	233f      	movs	r3, #63	@ 0x3f
 8004218:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800421a:	2303      	movs	r3, #3
 800421c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800421e:	2300      	movs	r3, #0
 8004220:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8004222:	2308      	movs	r3, #8
 8004224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8004226:	2340      	movs	r3, #64	@ 0x40
 8004228:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800422a:	2340      	movs	r3, #64	@ 0x40
 800422c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800422e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004232:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004234:	2340      	movs	r3, #64	@ 0x40
 8004236:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004238:	1d3b      	adds	r3, r7, #4
 800423a:	2101      	movs	r1, #1
 800423c:	4618      	mov	r0, r3
 800423e:	f001 fd83 	bl	8005d48 <HAL_RCC_ClockConfig>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004248:	f000 f8fa 	bl	8004440 <Error_Handler>
  }
}
 800424c:	bf00      	nop
 800424e:	3770      	adds	r7, #112	@ 0x70
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	58024800 	.word	0x58024800

08004258 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 800425c:	4b27      	ldr	r3, [pc, #156]	@ (80042fc <MX_SPI5_Init+0xa4>)
 800425e:	4a28      	ldr	r2, [pc, #160]	@ (8004300 <MX_SPI5_Init+0xa8>)
 8004260:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8004262:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004264:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004268:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800426a:	4b24      	ldr	r3, [pc, #144]	@ (80042fc <MX_SPI5_Init+0xa4>)
 800426c:	2200      	movs	r2, #0
 800426e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 8004270:	4b22      	ldr	r3, [pc, #136]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004272:	220f      	movs	r2, #15
 8004274:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004276:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004278:	2200      	movs	r2, #0
 800427a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800427c:	4b1f      	ldr	r3, [pc, #124]	@ (80042fc <MX_SPI5_Init+0xa4>)
 800427e:	2200      	movs	r2, #0
 8004280:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8004282:	4b1e      	ldr	r3, [pc, #120]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004284:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004288:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800428a:	4b1c      	ldr	r3, [pc, #112]	@ (80042fc <MX_SPI5_Init+0xa4>)
 800428c:	2200      	movs	r2, #0
 800428e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004290:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004292:	2200      	movs	r2, #0
 8004294:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8004296:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <MX_SPI5_Init+0xa4>)
 8004298:	2200      	movs	r2, #0
 800429a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800429c:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <MX_SPI5_Init+0xa4>)
 800429e:	2200      	movs	r2, #0
 80042a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80042a2:	4b16      	ldr	r3, [pc, #88]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80042a8:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80042ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80042b0:	4b12      	ldr	r3, [pc, #72]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80042b6:	4b11      	ldr	r3, [pc, #68]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80042bc:	4b0f      	ldr	r3, [pc, #60]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042be:	2200      	movs	r2, #0
 80042c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80042c2:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80042c8:	4b0c      	ldr	r3, [pc, #48]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80042ce:	4b0b      	ldr	r3, [pc, #44]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80042d4:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80042da:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042dc:	2200      	movs	r2, #0
 80042de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80042e0:	4b06      	ldr	r3, [pc, #24]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80042e6:	4805      	ldr	r0, [pc, #20]	@ (80042fc <MX_SPI5_Init+0xa4>)
 80042e8:	f003 fe7c 	bl	8007fe4 <HAL_SPI_Init>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
 80042f2:	f000 f8a5 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80042f6:	bf00      	nop
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	2400de84 	.word	0x2400de84
 8004300:	40015000 	.word	0x40015000

08004304 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	@ 0x28
 8004308:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800430a:	f107 0314 	add.w	r3, r7, #20
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
 8004314:	609a      	str	r2, [r3, #8]
 8004316:	60da      	str	r2, [r3, #12]
 8004318:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800431a:	4b30      	ldr	r3, [pc, #192]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800431c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004320:	4a2e      	ldr	r2, [pc, #184]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004322:	f043 0310 	orr.w	r3, r3, #16
 8004326:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800432a:	4b2c      	ldr	r3, [pc, #176]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800432c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004338:	4b28      	ldr	r3, [pc, #160]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800433a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800433e:	4a27      	ldr	r2, [pc, #156]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004340:	f043 0304 	orr.w	r3, r3, #4
 8004344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004348:	4b24      	ldr	r3, [pc, #144]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800434a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004356:	4b21      	ldr	r3, [pc, #132]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800435c:	4a1f      	ldr	r2, [pc, #124]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800435e:	f043 0320 	orr.w	r3, r3, #32
 8004362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004366:	4b1d      	ldr	r3, [pc, #116]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800436c:	f003 0320 	and.w	r3, r3, #32
 8004370:	60bb      	str	r3, [r7, #8]
 8004372:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004374:	4b19      	ldr	r3, [pc, #100]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800437a:	4a18      	ldr	r2, [pc, #96]	@ (80043dc <MX_GPIO_Init+0xd8>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004384:	4b15      	ldr	r3, [pc, #84]	@ (80043dc <MX_GPIO_Init+0xd8>)
 8004386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	607b      	str	r3, [r7, #4]
 8004390:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_RST_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 8004392:	2200      	movs	r2, #0
 8004394:	2138      	movs	r1, #56	@ 0x38
 8004396:	4812      	ldr	r0, [pc, #72]	@ (80043e0 <MX_GPIO_Init+0xdc>)
 8004398:	f001 f8a8 	bl	80054ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RST_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RST_Pin|LCD_RS_Pin;
 800439c:	2338      	movs	r3, #56	@ 0x38
 800439e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043a0:	2301      	movs	r3, #1
 80043a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a8:	2300      	movs	r3, #0
 80043aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043ac:	f107 0314 	add.w	r3, r7, #20
 80043b0:	4619      	mov	r1, r3
 80043b2:	480b      	ldr	r0, [pc, #44]	@ (80043e0 <MX_GPIO_Init+0xdc>)
 80043b4:	f000 feda 	bl	800516c <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_K0_Pin */
  GPIO_InitStruct.Pin = BT_K0_Pin;
 80043b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043be:	2300      	movs	r3, #0
 80043c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_K0_GPIO_Port, &GPIO_InitStruct);
 80043c6:	f107 0314 	add.w	r3, r7, #20
 80043ca:	4619      	mov	r1, r3
 80043cc:	4805      	ldr	r0, [pc, #20]	@ (80043e4 <MX_GPIO_Init+0xe0>)
 80043ce:	f000 fecd 	bl	800516c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80043d2:	bf00      	nop
 80043d4:	3728      	adds	r7, #40	@ 0x28
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	58024400 	.word	0x58024400
 80043e0:	58021000 	.word	0x58021000
 80043e4:	58020800 	.word	0x58020800

080043e8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80043ee:	463b      	mov	r3, r7
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	609a      	str	r2, [r3, #8]
 80043f8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80043fa:	f000 fe0b 	bl	8005014 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80043fe:	2301      	movs	r3, #1
 8004400:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8004402:	2300      	movs	r3, #0
 8004404:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8004406:	2300      	movs	r3, #0
 8004408:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800440a:	231f      	movs	r3, #31
 800440c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800440e:	2387      	movs	r3, #135	@ 0x87
 8004410:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8004412:	2300      	movs	r3, #0
 8004414:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004416:	2300      	movs	r3, #0
 8004418:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800441a:	2301      	movs	r3, #1
 800441c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800441e:	2301      	movs	r3, #1
 8004420:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8004422:	2300      	movs	r3, #0
 8004424:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8004426:	2300      	movs	r3, #0
 8004428:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800442a:	463b      	mov	r3, r7
 800442c:	4618      	mov	r0, r3
 800442e:	f000 fe29 	bl	8005084 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004432:	2004      	movs	r0, #4
 8004434:	f000 fe06 	bl	8005044 <HAL_MPU_Enable>

}
 8004438:	bf00      	nop
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004444:	b672      	cpsid	i
}
 8004446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004448:	bf00      	nop
 800444a:	e7fd      	b.n	8004448 <Error_Handler+0x8>

0800444c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004452:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <HAL_MspInit+0x30>)
 8004454:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004458:	4a08      	ldr	r2, [pc, #32]	@ (800447c <HAL_MspInit+0x30>)
 800445a:	f043 0302 	orr.w	r3, r3, #2
 800445e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004462:	4b06      	ldr	r3, [pc, #24]	@ (800447c <HAL_MspInit+0x30>)
 8004464:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	607b      	str	r3, [r7, #4]
 800446e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	58024400 	.word	0x58024400

08004480 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b0b8      	sub	sp, #224	@ 0xe0
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	609a      	str	r2, [r3, #8]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004498:	f107 0310 	add.w	r3, r7, #16
 800449c:	22b8      	movs	r2, #184	@ 0xb8
 800449e:	2100      	movs	r1, #0
 80044a0:	4618      	mov	r0, r3
 80044a2:	f005 fefa 	bl	800a29a <memset>
  if(hspi->Instance==SPI5)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a26      	ldr	r2, [pc, #152]	@ (8004544 <HAL_SPI_MspInit+0xc4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d145      	bne.n	800453c <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80044b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044b4:	f04f 0300 	mov.w	r3, #0
 80044b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80044bc:	2300      	movs	r3, #0
 80044be:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044c0:	f107 0310 	add.w	r3, r7, #16
 80044c4:	4618      	mov	r0, r3
 80044c6:	f001 ffcb 	bl	8006460 <HAL_RCCEx_PeriphCLKConfig>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d001      	beq.n	80044d4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80044d0:	f7ff ffb6 	bl	8004440 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80044d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 80044d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044da:	4a1b      	ldr	r2, [pc, #108]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 80044dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044e4:	4b18      	ldr	r3, [pc, #96]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 80044e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80044f2:	4b15      	ldr	r3, [pc, #84]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 80044f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044f8:	4a13      	ldr	r2, [pc, #76]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 80044fa:	f043 0320 	orr.w	r3, r3, #32
 80044fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004502:	4b11      	ldr	r3, [pc, #68]	@ (8004548 <HAL_SPI_MspInit+0xc8>)
 8004504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8004510:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8004514:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004518:	2302      	movs	r3, #2
 800451a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451e:	2300      	movs	r3, #0
 8004520:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004524:	2300      	movs	r3, #0
 8004526:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800452a:	2305      	movs	r3, #5
 800452c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004530:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004534:	4619      	mov	r1, r3
 8004536:	4805      	ldr	r0, [pc, #20]	@ (800454c <HAL_SPI_MspInit+0xcc>)
 8004538:	f000 fe18 	bl	800516c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 800453c:	bf00      	nop
 800453e:	37e0      	adds	r7, #224	@ 0xe0
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40015000 	.word	0x40015000
 8004548:	58024400 	.word	0x58024400
 800454c:	58021400 	.word	0x58021400

08004550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <NMI_Handler+0x4>

08004558 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800455c:	bf00      	nop
 800455e:	e7fd      	b.n	800455c <HardFault_Handler+0x4>

08004560 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004564:	bf00      	nop
 8004566:	e7fd      	b.n	8004564 <MemManage_Handler+0x4>

08004568 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800456c:	bf00      	nop
 800456e:	e7fd      	b.n	800456c <BusFault_Handler+0x4>

08004570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004574:	bf00      	nop
 8004576:	e7fd      	b.n	8004574 <UsageFault_Handler+0x4>

08004578 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800457c:	bf00      	nop
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004586:	b480      	push	{r7}
 8004588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800458a:	bf00      	nop
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004598:	bf00      	nop
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045a6:	f000 fbe1 	bl	8004d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}

080045ae <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045ae:	b480      	push	{r7}
 80045b0:	af00      	add	r7, sp, #0
  return 1;
 80045b2:	2301      	movs	r3, #1
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <_kill>:

int _kill(int pid, int sig)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b082      	sub	sp, #8
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045c8:	f005 feb6 	bl	800a338 <__errno>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2216      	movs	r2, #22
 80045d0:	601a      	str	r2, [r3, #0]
  return -1;
 80045d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <_exit>:

void _exit (int status)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80045e6:	f04f 31ff 	mov.w	r1, #4294967295
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7ff ffe7 	bl	80045be <_kill>
  while (1) {}    /* Make sure we hang here */
 80045f0:	bf00      	nop
 80045f2:	e7fd      	b.n	80045f0 <_exit+0x12>

080045f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
 8004604:	e00a      	b.n	800461c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004606:	f3af 8000 	nop.w
 800460a:	4601      	mov	r1, r0
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	1c5a      	adds	r2, r3, #1
 8004610:	60ba      	str	r2, [r7, #8]
 8004612:	b2ca      	uxtb	r2, r1
 8004614:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	3301      	adds	r3, #1
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	429a      	cmp	r2, r3
 8004622:	dbf0      	blt.n	8004606 <_read+0x12>
  }

  return len;
 8004624:	687b      	ldr	r3, [r7, #4]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b086      	sub	sp, #24
 8004632:	af00      	add	r7, sp, #0
 8004634:	60f8      	str	r0, [r7, #12]
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800463a:	2300      	movs	r3, #0
 800463c:	617b      	str	r3, [r7, #20]
 800463e:	e009      	b.n	8004654 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	60ba      	str	r2, [r7, #8]
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f000 faa1 	bl	8004b90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	3301      	adds	r3, #1
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	429a      	cmp	r2, r3
 800465a:	dbf1      	blt.n	8004640 <_write+0x12>
  }
  return len;
 800465c:	687b      	ldr	r3, [r7, #4]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <_close>:

int _close(int file)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800466e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004672:	4618      	mov	r0, r3
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800468e:	605a      	str	r2, [r3, #4]
  return 0;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <_isatty>:

int _isatty(int file)
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046a6:	2301      	movs	r3, #1
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
	...

080046d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b086      	sub	sp, #24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046d8:	4a14      	ldr	r2, [pc, #80]	@ (800472c <_sbrk+0x5c>)
 80046da:	4b15      	ldr	r3, [pc, #84]	@ (8004730 <_sbrk+0x60>)
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046e4:	4b13      	ldr	r3, [pc, #76]	@ (8004734 <_sbrk+0x64>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d102      	bne.n	80046f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046ec:	4b11      	ldr	r3, [pc, #68]	@ (8004734 <_sbrk+0x64>)
 80046ee:	4a12      	ldr	r2, [pc, #72]	@ (8004738 <_sbrk+0x68>)
 80046f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046f2:	4b10      	ldr	r3, [pc, #64]	@ (8004734 <_sbrk+0x64>)
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4413      	add	r3, r2
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d207      	bcs.n	8004710 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004700:	f005 fe1a 	bl	800a338 <__errno>
 8004704:	4603      	mov	r3, r0
 8004706:	220c      	movs	r2, #12
 8004708:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800470a:	f04f 33ff 	mov.w	r3, #4294967295
 800470e:	e009      	b.n	8004724 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004710:	4b08      	ldr	r3, [pc, #32]	@ (8004734 <_sbrk+0x64>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004716:	4b07      	ldr	r3, [pc, #28]	@ (8004734 <_sbrk+0x64>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4413      	add	r3, r2
 800471e:	4a05      	ldr	r2, [pc, #20]	@ (8004734 <_sbrk+0x64>)
 8004720:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004722:	68fb      	ldr	r3, [r7, #12]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	24050000 	.word	0x24050000
 8004730:	00000400 	.word	0x00000400
 8004734:	2400df0c 	.word	0x2400df0c
 8004738:	2400e100 	.word	0x2400e100

0800473c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004740:	4b3e      	ldr	r3, [pc, #248]	@ (800483c <SystemInit+0x100>)
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004746:	4a3d      	ldr	r2, [pc, #244]	@ (800483c <SystemInit+0x100>)
 8004748:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800474c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004750:	4b3b      	ldr	r3, [pc, #236]	@ (8004840 <SystemInit+0x104>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 030f 	and.w	r3, r3, #15
 8004758:	2b06      	cmp	r3, #6
 800475a:	d807      	bhi.n	800476c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800475c:	4b38      	ldr	r3, [pc, #224]	@ (8004840 <SystemInit+0x104>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f023 030f 	bic.w	r3, r3, #15
 8004764:	4a36      	ldr	r2, [pc, #216]	@ (8004840 <SystemInit+0x104>)
 8004766:	f043 0307 	orr.w	r3, r3, #7
 800476a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800476c:	4b35      	ldr	r3, [pc, #212]	@ (8004844 <SystemInit+0x108>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a34      	ldr	r2, [pc, #208]	@ (8004844 <SystemInit+0x108>)
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004778:	4b32      	ldr	r3, [pc, #200]	@ (8004844 <SystemInit+0x108>)
 800477a:	2200      	movs	r2, #0
 800477c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800477e:	4b31      	ldr	r3, [pc, #196]	@ (8004844 <SystemInit+0x108>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	4930      	ldr	r1, [pc, #192]	@ (8004844 <SystemInit+0x108>)
 8004784:	4b30      	ldr	r3, [pc, #192]	@ (8004848 <SystemInit+0x10c>)
 8004786:	4013      	ands	r3, r2
 8004788:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800478a:	4b2d      	ldr	r3, [pc, #180]	@ (8004840 <SystemInit+0x104>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d007      	beq.n	80047a6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004796:	4b2a      	ldr	r3, [pc, #168]	@ (8004840 <SystemInit+0x104>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f023 030f 	bic.w	r3, r3, #15
 800479e:	4a28      	ldr	r2, [pc, #160]	@ (8004840 <SystemInit+0x104>)
 80047a0:	f043 0307 	orr.w	r3, r3, #7
 80047a4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80047a6:	4b27      	ldr	r3, [pc, #156]	@ (8004844 <SystemInit+0x108>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80047ac:	4b25      	ldr	r3, [pc, #148]	@ (8004844 <SystemInit+0x108>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80047b2:	4b24      	ldr	r3, [pc, #144]	@ (8004844 <SystemInit+0x108>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80047b8:	4b22      	ldr	r3, [pc, #136]	@ (8004844 <SystemInit+0x108>)
 80047ba:	4a24      	ldr	r2, [pc, #144]	@ (800484c <SystemInit+0x110>)
 80047bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80047be:	4b21      	ldr	r3, [pc, #132]	@ (8004844 <SystemInit+0x108>)
 80047c0:	4a23      	ldr	r2, [pc, #140]	@ (8004850 <SystemInit+0x114>)
 80047c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80047c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004844 <SystemInit+0x108>)
 80047c6:	4a23      	ldr	r2, [pc, #140]	@ (8004854 <SystemInit+0x118>)
 80047c8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80047ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004844 <SystemInit+0x108>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80047d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004844 <SystemInit+0x108>)
 80047d2:	4a20      	ldr	r2, [pc, #128]	@ (8004854 <SystemInit+0x118>)
 80047d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80047d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004844 <SystemInit+0x108>)
 80047d8:	2200      	movs	r2, #0
 80047da:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80047dc:	4b19      	ldr	r3, [pc, #100]	@ (8004844 <SystemInit+0x108>)
 80047de:	4a1d      	ldr	r2, [pc, #116]	@ (8004854 <SystemInit+0x118>)
 80047e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80047e2:	4b18      	ldr	r3, [pc, #96]	@ (8004844 <SystemInit+0x108>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047e8:	4b16      	ldr	r3, [pc, #88]	@ (8004844 <SystemInit+0x108>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a15      	ldr	r2, [pc, #84]	@ (8004844 <SystemInit+0x108>)
 80047ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80047f4:	4b13      	ldr	r3, [pc, #76]	@ (8004844 <SystemInit+0x108>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80047fa:	4b12      	ldr	r3, [pc, #72]	@ (8004844 <SystemInit+0x108>)
 80047fc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004800:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d113      	bne.n	8004830 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004808:	4b0e      	ldr	r3, [pc, #56]	@ (8004844 <SystemInit+0x108>)
 800480a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800480e:	4a0d      	ldr	r2, [pc, #52]	@ (8004844 <SystemInit+0x108>)
 8004810:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004814:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004818:	4b0f      	ldr	r3, [pc, #60]	@ (8004858 <SystemInit+0x11c>)
 800481a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800481e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004820:	4b08      	ldr	r3, [pc, #32]	@ (8004844 <SystemInit+0x108>)
 8004822:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004826:	4a07      	ldr	r2, [pc, #28]	@ (8004844 <SystemInit+0x108>)
 8004828:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800482c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004830:	bf00      	nop
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	e000ed00 	.word	0xe000ed00
 8004840:	52002000 	.word	0x52002000
 8004844:	58024400 	.word	0x58024400
 8004848:	eaf6ed7f 	.word	0xeaf6ed7f
 800484c:	02020200 	.word	0x02020200
 8004850:	01ff0000 	.word	0x01ff0000
 8004854:	01010280 	.word	0x01010280
 8004858:	52004000 	.word	0x52004000

0800485c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004860:	4b09      	ldr	r3, [pc, #36]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	4a08      	ldr	r2, [pc, #32]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004866:	f043 0302 	orr.w	r3, r3, #2
 800486a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800486c:	bf00      	nop
 800486e:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0f9      	beq.n	800486e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800487a:	bf00      	nop
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	58024800 	.word	0x58024800

0800488c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800488c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80048c8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004890:	f7ff ffe4 	bl	800485c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004894:	f7ff ff52 	bl	800473c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004898:	480c      	ldr	r0, [pc, #48]	@ (80048cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800489a:	490d      	ldr	r1, [pc, #52]	@ (80048d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800489c:	4a0d      	ldr	r2, [pc, #52]	@ (80048d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800489e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048a0:	e002      	b.n	80048a8 <LoopCopyDataInit>

080048a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048a6:	3304      	adds	r3, #4

080048a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048ac:	d3f9      	bcc.n	80048a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048ae:	4a0a      	ldr	r2, [pc, #40]	@ (80048d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048b0:	4c0a      	ldr	r4, [pc, #40]	@ (80048dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80048b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048b4:	e001      	b.n	80048ba <LoopFillZerobss>

080048b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048b8:	3204      	adds	r2, #4

080048ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048bc:	d3fb      	bcc.n	80048b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048be:	f005 fd41 	bl	800a344 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048c2:	f7ff fc21 	bl	8004108 <main>
  bx  lr
 80048c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80048c8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80048cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80048d0:	24000120 	.word	0x24000120
  ldr r2, =_sidata
 80048d4:	0800ede4 	.word	0x0800ede4
  ldr r2, =_sbss
 80048d8:	24000120 	.word	0x24000120
  ldr r4, =_ebss
 80048dc:	2400e100 	.word	0x2400e100

080048e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048e0:	e7fe      	b.n	80048e0 <ADC3_IRQHandler>
	...

080048e4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b08c      	sub	sp, #48	@ 0x30
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	4603      	mov	r3, r0
 80048ec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80048ee:	2300      	movs	r3, #0
 80048f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80048f2:	79fb      	ldrb	r3, [r7, #7]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d009      	beq.n	800490c <BSP_LED_Init+0x28>
 80048f8:	79fb      	ldrb	r3, [r7, #7]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d006      	beq.n	800490c <BSP_LED_Init+0x28>
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	2b02      	cmp	r3, #2
 8004902:	d003      	beq.n	800490c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004904:	f06f 0301 	mvn.w	r3, #1
 8004908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800490a:	e055      	b.n	80049b8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800490c:	79fb      	ldrb	r3, [r7, #7]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10f      	bne.n	8004932 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8004912:	4b2c      	ldr	r3, [pc, #176]	@ (80049c4 <BSP_LED_Init+0xe0>)
 8004914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004918:	4a2a      	ldr	r2, [pc, #168]	@ (80049c4 <BSP_LED_Init+0xe0>)
 800491a:	f043 0302 	orr.w	r3, r3, #2
 800491e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004922:	4b28      	ldr	r3, [pc, #160]	@ (80049c4 <BSP_LED_Init+0xe0>)
 8004924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	e021      	b.n	8004976 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d10f      	bne.n	8004958 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8004938:	4b22      	ldr	r3, [pc, #136]	@ (80049c4 <BSP_LED_Init+0xe0>)
 800493a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800493e:	4a21      	ldr	r2, [pc, #132]	@ (80049c4 <BSP_LED_Init+0xe0>)
 8004940:	f043 0310 	orr.w	r3, r3, #16
 8004944:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004948:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <BSP_LED_Init+0xe0>)
 800494a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800494e:	f003 0310 	and.w	r3, r3, #16
 8004952:	613b      	str	r3, [r7, #16]
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	e00e      	b.n	8004976 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8004958:	4b1a      	ldr	r3, [pc, #104]	@ (80049c4 <BSP_LED_Init+0xe0>)
 800495a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800495e:	4a19      	ldr	r2, [pc, #100]	@ (80049c4 <BSP_LED_Init+0xe0>)
 8004960:	f043 0302 	orr.w	r3, r3, #2
 8004964:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004968:	4b16      	ldr	r3, [pc, #88]	@ (80049c4 <BSP_LED_Init+0xe0>)
 800496a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	60fb      	str	r3, [r7, #12]
 8004974:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	4a13      	ldr	r2, [pc, #76]	@ (80049c8 <BSP_LED_Init+0xe4>)
 800497a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800497e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004980:	2301      	movs	r3, #1
 8004982:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8004984:	2300      	movs	r3, #0
 8004986:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004988:	2303      	movs	r3, #3
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	4a0f      	ldr	r2, [pc, #60]	@ (80049cc <BSP_LED_Init+0xe8>)
 8004990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004994:	f107 0218 	add.w	r2, r7, #24
 8004998:	4611      	mov	r1, r2
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fbe6 	bl	800516c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	4a0a      	ldr	r2, [pc, #40]	@ (80049cc <BSP_LED_Init+0xe8>)
 80049a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80049a8:	79fb      	ldrb	r3, [r7, #7]
 80049aa:	4a07      	ldr	r2, [pc, #28]	@ (80049c8 <BSP_LED_Init+0xe4>)
 80049ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049b0:	2200      	movs	r2, #0
 80049b2:	4619      	mov	r1, r3
 80049b4:	f000 fd9a 	bl	80054ec <HAL_GPIO_WritePin>
  }

  return ret;
 80049b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3730      	adds	r7, #48	@ 0x30
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	58024400 	.word	0x58024400
 80049c8:	0800ecd0 	.word	0x0800ecd0
 80049cc:	240000a4 	.word	0x240000a4

080049d0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b088      	sub	sp, #32
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	4603      	mov	r3, r0
 80049d8:	460a      	mov	r2, r1
 80049da:	71fb      	strb	r3, [r7, #7]
 80049dc:	4613      	mov	r3, r2
 80049de:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80049e0:	4b2e      	ldr	r3, [pc, #184]	@ (8004a9c <BSP_PB_Init+0xcc>)
 80049e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049e6:	4a2d      	ldr	r2, [pc, #180]	@ (8004a9c <BSP_PB_Init+0xcc>)
 80049e8:	f043 0304 	orr.w	r3, r3, #4
 80049ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80049f0:	4b2a      	ldr	r3, [pc, #168]	@ (8004a9c <BSP_PB_Init+0xcc>)
 80049f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80049fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a02:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8004a04:	2302      	movs	r3, #2
 8004a06:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a08:	2302      	movs	r3, #2
 8004a0a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8004a0c:	79bb      	ldrb	r3, [r7, #6]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10c      	bne.n	8004a2c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004a12:	2300      	movs	r3, #0
 8004a14:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8004a16:	79fb      	ldrb	r3, [r7, #7]
 8004a18:	4a21      	ldr	r2, [pc, #132]	@ (8004aa0 <BSP_PB_Init+0xd0>)
 8004a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a1e:	f107 020c 	add.w	r2, r7, #12
 8004a22:	4611      	mov	r1, r2
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fba1 	bl	800516c <HAL_GPIO_Init>
 8004a2a:	e031      	b.n	8004a90 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004a2c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004a30:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8004a32:	79fb      	ldrb	r3, [r7, #7]
 8004a34:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa0 <BSP_PB_Init+0xd0>)
 8004a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a3a:	f107 020c 	add.w	r2, r7, #12
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 fb93 	bl	800516c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8004a46:	79fb      	ldrb	r3, [r7, #7]
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	4a16      	ldr	r2, [pc, #88]	@ (8004aa4 <BSP_PB_Init+0xd4>)
 8004a4c:	441a      	add	r2, r3
 8004a4e:	79fb      	ldrb	r3, [r7, #7]
 8004a50:	4915      	ldr	r1, [pc, #84]	@ (8004aa8 <BSP_PB_Init+0xd8>)
 8004a52:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004a56:	4619      	mov	r1, r3
 8004a58:	4610      	mov	r0, r2
 8004a5a:	f000 fb72 	bl	8005142 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004a5e:	79fb      	ldrb	r3, [r7, #7]
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	4a10      	ldr	r2, [pc, #64]	@ (8004aa4 <BSP_PB_Init+0xd4>)
 8004a64:	1898      	adds	r0, r3, r2
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	4a10      	ldr	r2, [pc, #64]	@ (8004aac <BSP_PB_Init+0xdc>)
 8004a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	2100      	movs	r1, #0
 8004a72:	f000 fb47 	bl	8005104 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004a76:	2028      	movs	r0, #40	@ 0x28
 8004a78:	79fb      	ldrb	r3, [r7, #7]
 8004a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab0 <BSP_PB_Init+0xe0>)
 8004a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a80:	2200      	movs	r2, #0
 8004a82:	4619      	mov	r1, r3
 8004a84:	f000 fa91 	bl	8004faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004a88:	2328      	movs	r3, #40	@ 0x28
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 faa7 	bl	8004fde <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3720      	adds	r7, #32
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	58024400 	.word	0x58024400
 8004aa0:	240000b0 	.word	0x240000b0
 8004aa4:	2400df10 	.word	0x2400df10
 8004aa8:	0800ecd8 	.word	0x0800ecd8
 8004aac:	240000b4 	.word	0x240000b4
 8004ab0:	240000b8 	.word	0x240000b8

08004ab4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
	...

08004acc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	6039      	str	r1, [r7, #0]
 8004ad6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004ae2:	f06f 0301 	mvn.w	r3, #1
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	e018      	b.n	8004b1c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	2294      	movs	r2, #148	@ 0x94
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	4a0d      	ldr	r2, [pc, #52]	@ (8004b28 <BSP_COM_Init+0x5c>)
 8004af4:	4413      	add	r3, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 f86e 	bl	8004bd8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	2294      	movs	r2, #148	@ 0x94
 8004b00:	fb02 f303 	mul.w	r3, r2, r3
 8004b04:	4a08      	ldr	r2, [pc, #32]	@ (8004b28 <BSP_COM_Init+0x5c>)
 8004b06:	4413      	add	r3, r2
 8004b08:	6839      	ldr	r1, [r7, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 f80e 	bl	8004b2c <MX_USART3_Init>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004b16:	f06f 0303 	mvn.w	r3, #3
 8004b1a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	2400df18 	.word	0x2400df18

08004b2c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8004b36:	4b15      	ldr	r3, [pc, #84]	@ (8004b8c <MX_USART3_Init+0x60>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	220c      	movs	r2, #12
 8004b4a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	895b      	ldrh	r3, [r3, #10]
 8004b50:	461a      	mov	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685a      	ldr	r2, [r3, #4]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	891b      	ldrh	r3, [r3, #8]
 8004b62:	461a      	mov	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	899b      	ldrh	r3, [r3, #12]
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004b78:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f004 f89f 	bl	8008cbe <HAL_UART_Init>
 8004b80:	4603      	mov	r3, r0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	240000a0 	.word	0x240000a0

08004b90 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8004b98:	4b09      	ldr	r3, [pc, #36]	@ (8004bc0 <__io_putchar+0x30>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	2394      	movs	r3, #148	@ 0x94
 8004ba0:	fb02 f303 	mul.w	r3, r2, r3
 8004ba4:	4a07      	ldr	r2, [pc, #28]	@ (8004bc4 <__io_putchar+0x34>)
 8004ba6:	1898      	adds	r0, r3, r2
 8004ba8:	1d39      	adds	r1, r7, #4
 8004baa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f004 f8df 	bl	8008d72 <HAL_UART_Transmit>
  return ch;
 8004bb4:	687b      	ldr	r3, [r7, #4]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2400dfac 	.word	0x2400dfac
 8004bc4:	2400df18 	.word	0x2400df18

08004bc8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004bcc:	2000      	movs	r0, #0
 8004bce:	f7ff ff71 	bl	8004ab4 <BSP_PB_Callback>
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
	...

08004bd8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b08a      	sub	sp, #40	@ 0x28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8004be0:	4b27      	ldr	r3, [pc, #156]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004be6:	4a26      	ldr	r2, [pc, #152]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004be8:	f043 0308 	orr.w	r3, r3, #8
 8004bec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004bf0:	4b23      	ldr	r3, [pc, #140]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	613b      	str	r3, [r7, #16]
 8004bfc:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8004bfe:	4b20      	ldr	r3, [pc, #128]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c04:	4a1e      	ldr	r2, [pc, #120]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c06:	f043 0308 	orr.w	r3, r3, #8
 8004c0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8004c1c:	4b18      	ldr	r3, [pc, #96]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c22:	4a17      	ldr	r2, [pc, #92]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c28:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c2c:	4b14      	ldr	r3, [pc, #80]	@ (8004c80 <COM1_MspInit+0xa8>)
 8004c2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8004c3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c3e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004c40:	2302      	movs	r3, #2
 8004c42:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c44:	2302      	movs	r3, #2
 8004c46:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8004c4c:	2307      	movs	r3, #7
 8004c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8004c50:	f107 0314 	add.w	r3, r7, #20
 8004c54:	4619      	mov	r1, r3
 8004c56:	480b      	ldr	r0, [pc, #44]	@ (8004c84 <COM1_MspInit+0xac>)
 8004c58:	f000 fa88 	bl	800516c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8004c5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c60:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004c62:	2302      	movs	r3, #2
 8004c64:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8004c66:	2307      	movs	r3, #7
 8004c68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8004c6a:	f107 0314 	add.w	r3, r7, #20
 8004c6e:	4619      	mov	r1, r3
 8004c70:	4804      	ldr	r0, [pc, #16]	@ (8004c84 <COM1_MspInit+0xac>)
 8004c72:	f000 fa7b 	bl	800516c <HAL_GPIO_Init>
}
 8004c76:	bf00      	nop
 8004c78:	3728      	adds	r7, #40	@ 0x28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	58024400 	.word	0x58024400
 8004c84:	58020c00 	.word	0x58020c00

08004c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c8e:	2003      	movs	r0, #3
 8004c90:	f000 f980 	bl	8004f94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c94:	f001 fa0e 	bl	80060b4 <HAL_RCC_GetSysClockFreq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4b15      	ldr	r3, [pc, #84]	@ (8004cf0 <HAL_Init+0x68>)
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	0a1b      	lsrs	r3, r3, #8
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	4913      	ldr	r1, [pc, #76]	@ (8004cf4 <HAL_Init+0x6c>)
 8004ca6:	5ccb      	ldrb	r3, [r1, r3]
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8004cf0 <HAL_Init+0x68>)
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	4a0e      	ldr	r2, [pc, #56]	@ (8004cf4 <HAL_Init+0x6c>)
 8004cbc:	5cd3      	ldrb	r3, [r2, r3]
 8004cbe:	f003 031f 	and.w	r3, r3, #31
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8004cf8 <HAL_Init+0x70>)
 8004cca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8004cfc <HAL_Init+0x74>)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	f000 f814 	bl	8004d00 <HAL_InitTick>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e002      	b.n	8004ce8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004ce2:	f7ff fbb3 	bl	800444c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	58024400 	.word	0x58024400
 8004cf4:	0800ecc0 	.word	0x0800ecc0
 8004cf8:	2400009c 	.word	0x2400009c
 8004cfc:	24000098 	.word	0x24000098

08004d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004d08:	4b15      	ldr	r3, [pc, #84]	@ (8004d60 <HAL_InitTick+0x60>)
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e021      	b.n	8004d58 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004d14:	4b13      	ldr	r3, [pc, #76]	@ (8004d64 <HAL_InitTick+0x64>)
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	4b11      	ldr	r3, [pc, #68]	@ (8004d60 <HAL_InitTick+0x60>)
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d22:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 f965 	bl	8004ffa <HAL_SYSTICK_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e00e      	b.n	8004d58 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2b0f      	cmp	r3, #15
 8004d3e:	d80a      	bhi.n	8004d56 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d40:	2200      	movs	r2, #0
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	f04f 30ff 	mov.w	r0, #4294967295
 8004d48:	f000 f92f 	bl	8004faa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d4c:	4a06      	ldr	r2, [pc, #24]	@ (8004d68 <HAL_InitTick+0x68>)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	e000      	b.n	8004d58 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3708      	adds	r7, #8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	240000c0 	.word	0x240000c0
 8004d64:	24000098 	.word	0x24000098
 8004d68:	240000bc 	.word	0x240000bc

08004d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004d70:	4b06      	ldr	r3, [pc, #24]	@ (8004d8c <HAL_IncTick+0x20>)
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	4b06      	ldr	r3, [pc, #24]	@ (8004d90 <HAL_IncTick+0x24>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	4a04      	ldr	r2, [pc, #16]	@ (8004d90 <HAL_IncTick+0x24>)
 8004d7e:	6013      	str	r3, [r2, #0]
}
 8004d80:	bf00      	nop
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	240000c0 	.word	0x240000c0
 8004d90:	2400dfb0 	.word	0x2400dfb0

08004d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  return uwTick;
 8004d98:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <HAL_GetTick+0x14>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	2400dfb0 	.word	0x2400dfb0

08004dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004db4:	f7ff ffee 	bl	8004d94 <HAL_GetTick>
 8004db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d005      	beq.n	8004dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8004df0 <HAL_Delay+0x44>)
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004dd2:	bf00      	nop
 8004dd4:	f7ff ffde 	bl	8004d94 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d8f7      	bhi.n	8004dd4 <HAL_Delay+0x28>
  {
  }
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	240000c0 	.word	0x240000c0

08004df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e04:	4b0b      	ldr	r3, [pc, #44]	@ (8004e34 <__NVIC_SetPriorityGrouping+0x40>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e10:	4013      	ands	r3, r2
 8004e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004e1c:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <__NVIC_SetPriorityGrouping+0x44>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e22:	4a04      	ldr	r2, [pc, #16]	@ (8004e34 <__NVIC_SetPriorityGrouping+0x40>)
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	60d3      	str	r3, [r2, #12]
}
 8004e28:	bf00      	nop
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	e000ed00 	.word	0xe000ed00
 8004e38:	05fa0000 	.word	0x05fa0000

08004e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e40:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <__NVIC_GetPriorityGrouping+0x18>)
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	f003 0307 	and.w	r3, r3, #7
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	e000ed00 	.word	0xe000ed00

08004e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004e62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	db0b      	blt.n	8004e82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e6a:	88fb      	ldrh	r3, [r7, #6]
 8004e6c:	f003 021f 	and.w	r2, r3, #31
 8004e70:	4907      	ldr	r1, [pc, #28]	@ (8004e90 <__NVIC_EnableIRQ+0x38>)
 8004e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	2001      	movs	r0, #1
 8004e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	e000e100 	.word	0xe000e100

08004e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	6039      	str	r1, [r7, #0]
 8004e9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004ea0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	db0a      	blt.n	8004ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	490c      	ldr	r1, [pc, #48]	@ (8004ee0 <__NVIC_SetPriority+0x4c>)
 8004eae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004eb2:	0112      	lsls	r2, r2, #4
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	440b      	add	r3, r1
 8004eb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ebc:	e00a      	b.n	8004ed4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	4908      	ldr	r1, [pc, #32]	@ (8004ee4 <__NVIC_SetPriority+0x50>)
 8004ec4:	88fb      	ldrh	r3, [r7, #6]
 8004ec6:	f003 030f 	and.w	r3, r3, #15
 8004eca:	3b04      	subs	r3, #4
 8004ecc:	0112      	lsls	r2, r2, #4
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	761a      	strb	r2, [r3, #24]
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	e000e100 	.word	0xe000e100
 8004ee4:	e000ed00 	.word	0xe000ed00

08004ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b089      	sub	sp, #36	@ 0x24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f1c3 0307 	rsb	r3, r3, #7
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	bf28      	it	cs
 8004f06:	2304      	movcs	r3, #4
 8004f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	3304      	adds	r3, #4
 8004f0e:	2b06      	cmp	r3, #6
 8004f10:	d902      	bls.n	8004f18 <NVIC_EncodePriority+0x30>
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	3b03      	subs	r3, #3
 8004f16:	e000      	b.n	8004f1a <NVIC_EncodePriority+0x32>
 8004f18:	2300      	movs	r3, #0
 8004f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43da      	mvns	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	401a      	ands	r2, r3
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f30:	f04f 31ff 	mov.w	r1, #4294967295
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	fa01 f303 	lsl.w	r3, r1, r3
 8004f3a:	43d9      	mvns	r1, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f40:	4313      	orrs	r3, r2
         );
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3724      	adds	r7, #36	@ 0x24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f60:	d301      	bcc.n	8004f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f62:	2301      	movs	r3, #1
 8004f64:	e00f      	b.n	8004f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f66:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <SysTick_Config+0x40>)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f6e:	210f      	movs	r1, #15
 8004f70:	f04f 30ff 	mov.w	r0, #4294967295
 8004f74:	f7ff ff8e 	bl	8004e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f78:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <SysTick_Config+0x40>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f7e:	4b04      	ldr	r3, [pc, #16]	@ (8004f90 <SysTick_Config+0x40>)
 8004f80:	2207      	movs	r2, #7
 8004f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	e000e010 	.word	0xe000e010

08004f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff ff29 	bl	8004df4 <__NVIC_SetPriorityGrouping>
}
 8004fa2:	bf00      	nop
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b086      	sub	sp, #24
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	607a      	str	r2, [r7, #4]
 8004fb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004fb8:	f7ff ff40 	bl	8004e3c <__NVIC_GetPriorityGrouping>
 8004fbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f7ff ff90 	bl	8004ee8 <NVIC_EncodePriority>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7ff ff5f 	bl	8004e94 <__NVIC_SetPriority>
}
 8004fd6:	bf00      	nop
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fe8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff ff33 	bl	8004e58 <__NVIC_EnableIRQ>
}
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b082      	sub	sp, #8
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7ff ffa4 	bl	8004f50 <SysTick_Config>
 8005008:	4603      	mov	r3, r0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005018:	f3bf 8f5f 	dmb	sy
}
 800501c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800501e:	4b07      	ldr	r3, [pc, #28]	@ (800503c <HAL_MPU_Disable+0x28>)
 8005020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005022:	4a06      	ldr	r2, [pc, #24]	@ (800503c <HAL_MPU_Disable+0x28>)
 8005024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005028:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800502a:	4b05      	ldr	r3, [pc, #20]	@ (8005040 <HAL_MPU_Disable+0x2c>)
 800502c:	2200      	movs	r2, #0
 800502e:	605a      	str	r2, [r3, #4]
}
 8005030:	bf00      	nop
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	e000ed00 	.word	0xe000ed00
 8005040:	e000ed90 	.word	0xe000ed90

08005044 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800504c:	4a0b      	ldr	r2, [pc, #44]	@ (800507c <HAL_MPU_Enable+0x38>)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f043 0301 	orr.w	r3, r3, #1
 8005054:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005056:	4b0a      	ldr	r3, [pc, #40]	@ (8005080 <HAL_MPU_Enable+0x3c>)
 8005058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505a:	4a09      	ldr	r2, [pc, #36]	@ (8005080 <HAL_MPU_Enable+0x3c>)
 800505c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005060:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005062:	f3bf 8f4f 	dsb	sy
}
 8005066:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005068:	f3bf 8f6f 	isb	sy
}
 800506c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	e000ed90 	.word	0xe000ed90
 8005080:	e000ed00 	.word	0xe000ed00

08005084 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	785a      	ldrb	r2, [r3, #1]
 8005090:	4b1b      	ldr	r3, [pc, #108]	@ (8005100 <HAL_MPU_ConfigRegion+0x7c>)
 8005092:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <HAL_MPU_ConfigRegion+0x7c>)
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	4a19      	ldr	r2, [pc, #100]	@ (8005100 <HAL_MPU_ConfigRegion+0x7c>)
 800509a:	f023 0301 	bic.w	r3, r3, #1
 800509e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80050a0:	4a17      	ldr	r2, [pc, #92]	@ (8005100 <HAL_MPU_ConfigRegion+0x7c>)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	7b1b      	ldrb	r3, [r3, #12]
 80050ac:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	7adb      	ldrb	r3, [r3, #11]
 80050b2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80050b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	7a9b      	ldrb	r3, [r3, #10]
 80050ba:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80050bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	7b5b      	ldrb	r3, [r3, #13]
 80050c2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80050c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	7b9b      	ldrb	r3, [r3, #14]
 80050ca:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80050cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	7bdb      	ldrb	r3, [r3, #15]
 80050d2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80050d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	7a5b      	ldrb	r3, [r3, #9]
 80050da:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80050dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	7a1b      	ldrb	r3, [r3, #8]
 80050e2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80050e4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	7812      	ldrb	r2, [r2, #0]
 80050ea:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80050ec:	4a04      	ldr	r2, [pc, #16]	@ (8005100 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80050ee:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80050f0:	6113      	str	r3, [r2, #16]
}
 80050f2:	bf00      	nop
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	e000ed90 	.word	0xe000ed90

08005104 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	460b      	mov	r3, r1
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e00a      	b.n	8005136 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8005120:	7afb      	ldrb	r3, [r7, #11]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d103      	bne.n	800512e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	605a      	str	r2, [r3, #4]
      break;
 800512c:	e002      	b.n	8005134 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	75fb      	strb	r3, [r7, #23]
      break;
 8005132:	bf00      	nop
  }

  return status;
 8005134:	7dfb      	ldrb	r3, [r7, #23]
}
 8005136:	4618      	mov	r0, r3
 8005138:	371c      	adds	r7, #28
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e003      	b.n	800515e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	683a      	ldr	r2, [r7, #0]
 800515a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800515c:	2300      	movs	r3, #0
  }
}
 800515e:	4618      	mov	r0, r3
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
	...

0800516c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800516c:	b480      	push	{r7}
 800516e:	b089      	sub	sp, #36	@ 0x24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005176:	2300      	movs	r3, #0
 8005178:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800517a:	4b86      	ldr	r3, [pc, #536]	@ (8005394 <HAL_GPIO_Init+0x228>)
 800517c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800517e:	e18c      	b.n	800549a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	2101      	movs	r1, #1
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	fa01 f303 	lsl.w	r3, r1, r3
 800518c:	4013      	ands	r3, r2
 800518e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	2b00      	cmp	r3, #0
 8005194:	f000 817e 	beq.w	8005494 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f003 0303 	and.w	r3, r3, #3
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d005      	beq.n	80051b0 <HAL_GPIO_Init+0x44>
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d130      	bne.n	8005212 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	2203      	movs	r2, #3
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	43db      	mvns	r3, r3
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	4013      	ands	r3, r2
 80051c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	68da      	ldr	r2, [r3, #12]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80051e6:	2201      	movs	r2, #1
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	43db      	mvns	r3, r3
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4013      	ands	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	091b      	lsrs	r3, r3, #4
 80051fc:	f003 0201 	and.w	r2, r3, #1
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	fa02 f303 	lsl.w	r3, r2, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4313      	orrs	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	2b03      	cmp	r3, #3
 800521c:	d017      	beq.n	800524e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	2203      	movs	r2, #3
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43db      	mvns	r3, r3
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	4013      	ands	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	4313      	orrs	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d123      	bne.n	80052a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	08da      	lsrs	r2, r3, #3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	3208      	adds	r2, #8
 8005262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005266:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	f003 0307 	and.w	r3, r3, #7
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	220f      	movs	r2, #15
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	43db      	mvns	r3, r3
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	4013      	ands	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	691a      	ldr	r2, [r3, #16]
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	4313      	orrs	r3, r2
 8005292:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	08da      	lsrs	r2, r3, #3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3208      	adds	r2, #8
 800529c:	69b9      	ldr	r1, [r7, #24]
 800529e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	2203      	movs	r2, #3
 80052ae:	fa02 f303 	lsl.w	r3, r2, r3
 80052b2:	43db      	mvns	r3, r3
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	4013      	ands	r3, r2
 80052b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f003 0203 	and.w	r2, r3, #3
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 80d8 	beq.w	8005494 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005398 <HAL_GPIO_Init+0x22c>)
 80052e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052ea:	4a2b      	ldr	r2, [pc, #172]	@ (8005398 <HAL_GPIO_Init+0x22c>)
 80052ec:	f043 0302 	orr.w	r3, r3, #2
 80052f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80052f4:	4b28      	ldr	r3, [pc, #160]	@ (8005398 <HAL_GPIO_Init+0x22c>)
 80052f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005302:	4a26      	ldr	r2, [pc, #152]	@ (800539c <HAL_GPIO_Init+0x230>)
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	089b      	lsrs	r3, r3, #2
 8005308:	3302      	adds	r3, #2
 800530a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800530e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	220f      	movs	r2, #15
 800531a:	fa02 f303 	lsl.w	r3, r2, r3
 800531e:	43db      	mvns	r3, r3
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	4013      	ands	r3, r2
 8005324:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a1d      	ldr	r2, [pc, #116]	@ (80053a0 <HAL_GPIO_Init+0x234>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d04a      	beq.n	80053c4 <HAL_GPIO_Init+0x258>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a1c      	ldr	r2, [pc, #112]	@ (80053a4 <HAL_GPIO_Init+0x238>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d02b      	beq.n	800538e <HAL_GPIO_Init+0x222>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a1b      	ldr	r2, [pc, #108]	@ (80053a8 <HAL_GPIO_Init+0x23c>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d025      	beq.n	800538a <HAL_GPIO_Init+0x21e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a1a      	ldr	r2, [pc, #104]	@ (80053ac <HAL_GPIO_Init+0x240>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d01f      	beq.n	8005386 <HAL_GPIO_Init+0x21a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a19      	ldr	r2, [pc, #100]	@ (80053b0 <HAL_GPIO_Init+0x244>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d019      	beq.n	8005382 <HAL_GPIO_Init+0x216>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a18      	ldr	r2, [pc, #96]	@ (80053b4 <HAL_GPIO_Init+0x248>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d013      	beq.n	800537e <HAL_GPIO_Init+0x212>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a17      	ldr	r2, [pc, #92]	@ (80053b8 <HAL_GPIO_Init+0x24c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00d      	beq.n	800537a <HAL_GPIO_Init+0x20e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a16      	ldr	r2, [pc, #88]	@ (80053bc <HAL_GPIO_Init+0x250>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d007      	beq.n	8005376 <HAL_GPIO_Init+0x20a>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a15      	ldr	r2, [pc, #84]	@ (80053c0 <HAL_GPIO_Init+0x254>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d101      	bne.n	8005372 <HAL_GPIO_Init+0x206>
 800536e:	2309      	movs	r3, #9
 8005370:	e029      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 8005372:	230a      	movs	r3, #10
 8005374:	e027      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 8005376:	2307      	movs	r3, #7
 8005378:	e025      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 800537a:	2306      	movs	r3, #6
 800537c:	e023      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 800537e:	2305      	movs	r3, #5
 8005380:	e021      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 8005382:	2304      	movs	r3, #4
 8005384:	e01f      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 8005386:	2303      	movs	r3, #3
 8005388:	e01d      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 800538a:	2302      	movs	r3, #2
 800538c:	e01b      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 800538e:	2301      	movs	r3, #1
 8005390:	e019      	b.n	80053c6 <HAL_GPIO_Init+0x25a>
 8005392:	bf00      	nop
 8005394:	58000080 	.word	0x58000080
 8005398:	58024400 	.word	0x58024400
 800539c:	58000400 	.word	0x58000400
 80053a0:	58020000 	.word	0x58020000
 80053a4:	58020400 	.word	0x58020400
 80053a8:	58020800 	.word	0x58020800
 80053ac:	58020c00 	.word	0x58020c00
 80053b0:	58021000 	.word	0x58021000
 80053b4:	58021400 	.word	0x58021400
 80053b8:	58021800 	.word	0x58021800
 80053bc:	58021c00 	.word	0x58021c00
 80053c0:	58022400 	.word	0x58022400
 80053c4:	2300      	movs	r3, #0
 80053c6:	69fa      	ldr	r2, [r7, #28]
 80053c8:	f002 0203 	and.w	r2, r2, #3
 80053cc:	0092      	lsls	r2, r2, #2
 80053ce:	4093      	lsls	r3, r2
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053d6:	4938      	ldr	r1, [pc, #224]	@ (80054b8 <HAL_GPIO_Init+0x34c>)
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	089b      	lsrs	r3, r3, #2
 80053dc:	3302      	adds	r3, #2
 80053de:	69ba      	ldr	r2, [r7, #24]
 80053e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	43db      	mvns	r3, r3
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	4013      	ands	r3, r2
 80053f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4313      	orrs	r3, r2
 8005408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800540a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005412:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	43db      	mvns	r3, r3
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	4013      	ands	r3, r2
 8005422:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005438:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	43db      	mvns	r3, r3
 800544a:	69ba      	ldr	r2, [r7, #24]
 800544c:	4013      	ands	r3, r2
 800544e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	43db      	mvns	r3, r3
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4013      	ands	r3, r2
 8005478:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	3301      	adds	r3, #1
 8005498:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	fa22 f303 	lsr.w	r3, r2, r3
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f47f ae6b 	bne.w	8005180 <HAL_GPIO_Init+0x14>
  }
}
 80054aa:	bf00      	nop
 80054ac:	bf00      	nop
 80054ae:	3724      	adds	r7, #36	@ 0x24
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	58000400 	.word	0x58000400

080054bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691a      	ldr	r2, [r3, #16]
 80054cc:	887b      	ldrh	r3, [r7, #2]
 80054ce:	4013      	ands	r3, r2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054d4:	2301      	movs	r3, #1
 80054d6:	73fb      	strb	r3, [r7, #15]
 80054d8:	e001      	b.n	80054de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054da:	2300      	movs	r3, #0
 80054dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054de:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	807b      	strh	r3, [r7, #2]
 80054f8:	4613      	mov	r3, r2
 80054fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054fc:	787b      	ldrb	r3, [r7, #1]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005502:	887a      	ldrh	r2, [r7, #2]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005508:	e003      	b.n	8005512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800550a:	887b      	ldrh	r3, [r7, #2]
 800550c:	041a      	lsls	r2, r3, #16
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	619a      	str	r2, [r3, #24]
}
 8005512:	bf00      	nop
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
	...

08005520 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005528:	4b19      	ldr	r3, [pc, #100]	@ (8005590 <HAL_PWREx_ConfigSupply+0x70>)
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b04      	cmp	r3, #4
 8005532:	d00a      	beq.n	800554a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005534:	4b16      	ldr	r3, [pc, #88]	@ (8005590 <HAL_PWREx_ConfigSupply+0x70>)
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	429a      	cmp	r2, r3
 8005540:	d001      	beq.n	8005546 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e01f      	b.n	8005586 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	e01d      	b.n	8005586 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800554a:	4b11      	ldr	r3, [pc, #68]	@ (8005590 <HAL_PWREx_ConfigSupply+0x70>)
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	f023 0207 	bic.w	r2, r3, #7
 8005552:	490f      	ldr	r1, [pc, #60]	@ (8005590 <HAL_PWREx_ConfigSupply+0x70>)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4313      	orrs	r3, r2
 8005558:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800555a:	f7ff fc1b 	bl	8004d94 <HAL_GetTick>
 800555e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005560:	e009      	b.n	8005576 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005562:	f7ff fc17 	bl	8004d94 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005570:	d901      	bls.n	8005576 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e007      	b.n	8005586 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005576:	4b06      	ldr	r3, [pc, #24]	@ (8005590 <HAL_PWREx_ConfigSupply+0x70>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800557e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005582:	d1ee      	bne.n	8005562 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	58024800 	.word	0x58024800

08005594 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08c      	sub	sp, #48	@ 0x30
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e3c8      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8087 	beq.w	80056c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b4:	4b88      	ldr	r3, [pc, #544]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055be:	4b86      	ldr	r3, [pc, #536]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80055c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c6:	2b10      	cmp	r3, #16
 80055c8:	d007      	beq.n	80055da <HAL_RCC_OscConfig+0x46>
 80055ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055cc:	2b18      	cmp	r3, #24
 80055ce:	d110      	bne.n	80055f2 <HAL_RCC_OscConfig+0x5e>
 80055d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d10b      	bne.n	80055f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055da:	4b7f      	ldr	r3, [pc, #508]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d06c      	beq.n	80056c0 <HAL_RCC_OscConfig+0x12c>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d168      	bne.n	80056c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e3a2      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fa:	d106      	bne.n	800560a <HAL_RCC_OscConfig+0x76>
 80055fc:	4b76      	ldr	r3, [pc, #472]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a75      	ldr	r2, [pc, #468]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	e02e      	b.n	8005668 <HAL_RCC_OscConfig+0xd4>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10c      	bne.n	800562c <HAL_RCC_OscConfig+0x98>
 8005612:	4b71      	ldr	r3, [pc, #452]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a70      	ldr	r2, [pc, #448]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005618:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800561c:	6013      	str	r3, [r2, #0]
 800561e:	4b6e      	ldr	r3, [pc, #440]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a6d      	ldr	r2, [pc, #436]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005624:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005628:	6013      	str	r3, [r2, #0]
 800562a:	e01d      	b.n	8005668 <HAL_RCC_OscConfig+0xd4>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005634:	d10c      	bne.n	8005650 <HAL_RCC_OscConfig+0xbc>
 8005636:	4b68      	ldr	r3, [pc, #416]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a67      	ldr	r2, [pc, #412]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800563c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005640:	6013      	str	r3, [r2, #0]
 8005642:	4b65      	ldr	r3, [pc, #404]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a64      	ldr	r2, [pc, #400]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800564c:	6013      	str	r3, [r2, #0]
 800564e:	e00b      	b.n	8005668 <HAL_RCC_OscConfig+0xd4>
 8005650:	4b61      	ldr	r3, [pc, #388]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a60      	ldr	r2, [pc, #384]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005656:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800565a:	6013      	str	r3, [r2, #0]
 800565c:	4b5e      	ldr	r3, [pc, #376]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a5d      	ldr	r2, [pc, #372]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d013      	beq.n	8005698 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005670:	f7ff fb90 	bl	8004d94 <HAL_GetTick>
 8005674:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005676:	e008      	b.n	800568a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005678:	f7ff fb8c 	bl	8004d94 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b64      	cmp	r3, #100	@ 0x64
 8005684:	d901      	bls.n	800568a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e356      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800568a:	4b53      	ldr	r3, [pc, #332]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d0f0      	beq.n	8005678 <HAL_RCC_OscConfig+0xe4>
 8005696:	e014      	b.n	80056c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7ff fb7c 	bl	8004d94 <HAL_GetTick>
 800569c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056a0:	f7ff fb78 	bl	8004d94 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b64      	cmp	r3, #100	@ 0x64
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e342      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056b2:	4b49      	ldr	r3, [pc, #292]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1f0      	bne.n	80056a0 <HAL_RCC_OscConfig+0x10c>
 80056be:	e000      	b.n	80056c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 808c 	beq.w	80057e8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056d0:	4b41      	ldr	r3, [pc, #260]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056d8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056da:	4b3f      	ldr	r3, [pc, #252]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80056dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056de:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d007      	beq.n	80056f6 <HAL_RCC_OscConfig+0x162>
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	2b18      	cmp	r3, #24
 80056ea:	d137      	bne.n	800575c <HAL_RCC_OscConfig+0x1c8>
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d132      	bne.n	800575c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056f6:	4b38      	ldr	r3, [pc, #224]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d005      	beq.n	800570e <HAL_RCC_OscConfig+0x17a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e314      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800570e:	4b32      	ldr	r3, [pc, #200]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f023 0219 	bic.w	r2, r3, #25
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	492f      	ldr	r1, [pc, #188]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800571c:	4313      	orrs	r3, r2
 800571e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005720:	f7ff fb38 	bl	8004d94 <HAL_GetTick>
 8005724:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005728:	f7ff fb34 	bl	8004d94 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e2fe      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800573a:	4b27      	ldr	r3, [pc, #156]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0f0      	beq.n	8005728 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005746:	4b24      	ldr	r3, [pc, #144]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	061b      	lsls	r3, r3, #24
 8005754:	4920      	ldr	r1, [pc, #128]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005756:	4313      	orrs	r3, r2
 8005758:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800575a:	e045      	b.n	80057e8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d026      	beq.n	80057b2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005764:	4b1c      	ldr	r3, [pc, #112]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f023 0219 	bic.w	r2, r3, #25
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	4919      	ldr	r1, [pc, #100]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005772:	4313      	orrs	r3, r2
 8005774:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005776:	f7ff fb0d 	bl	8004d94 <HAL_GetTick>
 800577a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800577e:	f7ff fb09 	bl	8004d94 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e2d3      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005790:	4b11      	ldr	r3, [pc, #68]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0f0      	beq.n	800577e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800579c:	4b0e      	ldr	r3, [pc, #56]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	490b      	ldr	r1, [pc, #44]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	604b      	str	r3, [r1, #4]
 80057b0:	e01a      	b.n	80057e8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057b2:	4b09      	ldr	r3, [pc, #36]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a08      	ldr	r2, [pc, #32]	@ (80057d8 <HAL_RCC_OscConfig+0x244>)
 80057b8:	f023 0301 	bic.w	r3, r3, #1
 80057bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057be:	f7ff fae9 	bl	8004d94 <HAL_GetTick>
 80057c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057c4:	e00a      	b.n	80057dc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c6:	f7ff fae5 	bl	8004d94 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d903      	bls.n	80057dc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e2af      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
 80057d8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057dc:	4b96      	ldr	r3, [pc, #600]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1ee      	bne.n	80057c6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d06a      	beq.n	80058ca <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057f4:	4b90      	ldr	r3, [pc, #576]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057fc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057fe:	4b8e      	ldr	r3, [pc, #568]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	2b08      	cmp	r3, #8
 8005808:	d007      	beq.n	800581a <HAL_RCC_OscConfig+0x286>
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	2b18      	cmp	r3, #24
 800580e:	d11b      	bne.n	8005848 <HAL_RCC_OscConfig+0x2b4>
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f003 0303 	and.w	r3, r3, #3
 8005816:	2b01      	cmp	r3, #1
 8005818:	d116      	bne.n	8005848 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800581a:	4b87      	ldr	r3, [pc, #540]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005822:	2b00      	cmp	r3, #0
 8005824:	d005      	beq.n	8005832 <HAL_RCC_OscConfig+0x29e>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	2b80      	cmp	r3, #128	@ 0x80
 800582c:	d001      	beq.n	8005832 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e282      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005832:	4b81      	ldr	r3, [pc, #516]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	061b      	lsls	r3, r3, #24
 8005840:	497d      	ldr	r1, [pc, #500]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005842:	4313      	orrs	r3, r2
 8005844:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005846:	e040      	b.n	80058ca <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d023      	beq.n	8005898 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005850:	4b79      	ldr	r3, [pc, #484]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a78      	ldr	r2, [pc, #480]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800585a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585c:	f7ff fa9a 	bl	8004d94 <HAL_GetTick>
 8005860:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005864:	f7ff fa96 	bl	8004d94 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e260      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005876:	4b70      	ldr	r3, [pc, #448]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0f0      	beq.n	8005864 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005882:	4b6d      	ldr	r3, [pc, #436]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	061b      	lsls	r3, r3, #24
 8005890:	4969      	ldr	r1, [pc, #420]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005892:	4313      	orrs	r3, r2
 8005894:	60cb      	str	r3, [r1, #12]
 8005896:	e018      	b.n	80058ca <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005898:	4b67      	ldr	r3, [pc, #412]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a66      	ldr	r2, [pc, #408]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800589e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7ff fa76 	bl	8004d94 <HAL_GetTick>
 80058a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80058ac:	f7ff fa72 	bl	8004d94 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e23c      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80058be:	4b5e      	ldr	r3, [pc, #376]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1f0      	bne.n	80058ac <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d036      	beq.n	8005944 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d019      	beq.n	8005912 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058de:	4b56      	ldr	r3, [pc, #344]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80058e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058e2:	4a55      	ldr	r2, [pc, #340]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80058e4:	f043 0301 	orr.w	r3, r3, #1
 80058e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ea:	f7ff fa53 	bl	8004d94 <HAL_GetTick>
 80058ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80058f0:	e008      	b.n	8005904 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058f2:	f7ff fa4f 	bl	8004d94 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e219      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005904:	4b4c      	ldr	r3, [pc, #304]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005906:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0f0      	beq.n	80058f2 <HAL_RCC_OscConfig+0x35e>
 8005910:	e018      	b.n	8005944 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005912:	4b49      	ldr	r3, [pc, #292]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005916:	4a48      	ldr	r2, [pc, #288]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005918:	f023 0301 	bic.w	r3, r3, #1
 800591c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591e:	f7ff fa39 	bl	8004d94 <HAL_GetTick>
 8005922:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005924:	e008      	b.n	8005938 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005926:	f7ff fa35 	bl	8004d94 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d901      	bls.n	8005938 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e1ff      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005938:	4b3f      	ldr	r3, [pc, #252]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800593a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1f0      	bne.n	8005926 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b00      	cmp	r3, #0
 800594e:	d036      	beq.n	80059be <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d019      	beq.n	800598c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005958:	4b37      	ldr	r3, [pc, #220]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a36      	ldr	r2, [pc, #216]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800595e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005962:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005964:	f7ff fa16 	bl	8004d94 <HAL_GetTick>
 8005968:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800596c:	f7ff fa12 	bl	8004d94 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e1dc      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800597e:	4b2e      	ldr	r3, [pc, #184]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0f0      	beq.n	800596c <HAL_RCC_OscConfig+0x3d8>
 800598a:	e018      	b.n	80059be <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800598c:	4b2a      	ldr	r3, [pc, #168]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a29      	ldr	r2, [pc, #164]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005992:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005996:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005998:	f7ff f9fc 	bl	8004d94 <HAL_GetTick>
 800599c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800599e:	e008      	b.n	80059b2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059a0:	f7ff f9f8 	bl	8004d94 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e1c2      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059b2:	4b21      	ldr	r3, [pc, #132]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1f0      	bne.n	80059a0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 8086 	beq.w	8005ad8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059cc:	4b1b      	ldr	r3, [pc, #108]	@ (8005a3c <HAL_RCC_OscConfig+0x4a8>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a1a      	ldr	r2, [pc, #104]	@ (8005a3c <HAL_RCC_OscConfig+0x4a8>)
 80059d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059d8:	f7ff f9dc 	bl	8004d94 <HAL_GetTick>
 80059dc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059e0:	f7ff f9d8 	bl	8004d94 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b64      	cmp	r3, #100	@ 0x64
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e1a2      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059f2:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <HAL_RCC_OscConfig+0x4a8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0f0      	beq.n	80059e0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d106      	bne.n	8005a14 <HAL_RCC_OscConfig+0x480>
 8005a06:	4b0c      	ldr	r3, [pc, #48]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a12:	e032      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e6>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d111      	bne.n	8005a40 <HAL_RCC_OscConfig+0x4ac>
 8005a1c:	4b06      	ldr	r3, [pc, #24]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a20:	4a05      	ldr	r2, [pc, #20]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a22:	f023 0301 	bic.w	r3, r3, #1
 8005a26:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a28:	4b03      	ldr	r3, [pc, #12]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a2c:	4a02      	ldr	r2, [pc, #8]	@ (8005a38 <HAL_RCC_OscConfig+0x4a4>)
 8005a2e:	f023 0304 	bic.w	r3, r3, #4
 8005a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a34:	e021      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e6>
 8005a36:	bf00      	nop
 8005a38:	58024400 	.word	0x58024400
 8005a3c:	58024800 	.word	0x58024800
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	2b05      	cmp	r3, #5
 8005a46:	d10c      	bne.n	8005a62 <HAL_RCC_OscConfig+0x4ce>
 8005a48:	4b83      	ldr	r3, [pc, #524]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4c:	4a82      	ldr	r2, [pc, #520]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a4e:	f043 0304 	orr.w	r3, r3, #4
 8005a52:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a54:	4b80      	ldr	r3, [pc, #512]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a58:	4a7f      	ldr	r2, [pc, #508]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a5a:	f043 0301 	orr.w	r3, r3, #1
 8005a5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a60:	e00b      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e6>
 8005a62:	4b7d      	ldr	r3, [pc, #500]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a66:	4a7c      	ldr	r2, [pc, #496]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a68:	f023 0301 	bic.w	r3, r3, #1
 8005a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a6e:	4b7a      	ldr	r3, [pc, #488]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a72:	4a79      	ldr	r2, [pc, #484]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005a74:	f023 0304 	bic.w	r3, r3, #4
 8005a78:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d015      	beq.n	8005aae <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a82:	f7ff f987 	bl	8004d94 <HAL_GetTick>
 8005a86:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a88:	e00a      	b.n	8005aa0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a8a:	f7ff f983 	bl	8004d94 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e14b      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005aa0:	4b6d      	ldr	r3, [pc, #436]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0ee      	beq.n	8005a8a <HAL_RCC_OscConfig+0x4f6>
 8005aac:	e014      	b.n	8005ad8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aae:	f7ff f971 	bl	8004d94 <HAL_GetTick>
 8005ab2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ab4:	e00a      	b.n	8005acc <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab6:	f7ff f96d 	bl	8004d94 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e135      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005acc:	4b62      	ldr	r3, [pc, #392]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1ee      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 812a 	beq.w	8005d36 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005ae2:	4b5d      	ldr	r3, [pc, #372]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005aea:	2b18      	cmp	r3, #24
 8005aec:	f000 80ba 	beq.w	8005c64 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af4:	2b02      	cmp	r3, #2
 8005af6:	f040 8095 	bne.w	8005c24 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005afa:	4b57      	ldr	r3, [pc, #348]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a56      	ldr	r2, [pc, #344]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b06:	f7ff f945 	bl	8004d94 <HAL_GetTick>
 8005b0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b0e:	f7ff f941 	bl	8004d94 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e10b      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b20:	4b4d      	ldr	r3, [pc, #308]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1f0      	bne.n	8005b0e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b2c:	4b4a      	ldr	r3, [pc, #296]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b30:	4b4a      	ldr	r3, [pc, #296]	@ (8005c5c <HAL_RCC_OscConfig+0x6c8>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005b3c:	0112      	lsls	r2, r2, #4
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	4945      	ldr	r1, [pc, #276]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b54:	3b01      	subs	r3, #1
 8005b56:	025b      	lsls	r3, r3, #9
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b60:	3b01      	subs	r3, #1
 8005b62:	041b      	lsls	r3, r3, #16
 8005b64:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	061b      	lsls	r3, r3, #24
 8005b72:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b76:	4938      	ldr	r1, [pc, #224]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005b7c:	4b36      	ldr	r3, [pc, #216]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b80:	4a35      	ldr	r2, [pc, #212]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b82:	f023 0301 	bic.w	r3, r3, #1
 8005b86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b88:	4b33      	ldr	r3, [pc, #204]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b8c:	4b34      	ldr	r3, [pc, #208]	@ (8005c60 <HAL_RCC_OscConfig+0x6cc>)
 8005b8e:	4013      	ands	r3, r2
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b94:	00d2      	lsls	r2, r2, #3
 8005b96:	4930      	ldr	r1, [pc, #192]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba0:	f023 020c 	bic.w	r2, r3, #12
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba8:	492b      	ldr	r1, [pc, #172]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005bae:	4b2a      	ldr	r3, [pc, #168]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb2:	f023 0202 	bic.w	r2, r3, #2
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bba:	4927      	ldr	r1, [pc, #156]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005bc0:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc4:	4a24      	ldr	r2, [pc, #144]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bcc:	4b22      	ldr	r3, [pc, #136]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd0:	4a21      	ldr	r2, [pc, #132]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005be2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005be4:	4b1c      	ldr	r3, [pc, #112]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bea:	f043 0301 	orr.w	r3, r3, #1
 8005bee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bf0:	4b19      	ldr	r3, [pc, #100]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a18      	ldr	r2, [pc, #96]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfc:	f7ff f8ca 	bl	8004d94 <HAL_GetTick>
 8005c00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c04:	f7ff f8c6 	bl	8004d94 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e090      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c16:	4b10      	ldr	r3, [pc, #64]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0f0      	beq.n	8005c04 <HAL_RCC_OscConfig+0x670>
 8005c22:	e088      	b.n	8005d36 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c24:	4b0c      	ldr	r3, [pc, #48]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a0b      	ldr	r2, [pc, #44]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c30:	f7ff f8b0 	bl	8004d94 <HAL_GetTick>
 8005c34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c36:	e008      	b.n	8005c4a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c38:	f7ff f8ac 	bl	8004d94 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e076      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c4a:	4b03      	ldr	r3, [pc, #12]	@ (8005c58 <HAL_RCC_OscConfig+0x6c4>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1f0      	bne.n	8005c38 <HAL_RCC_OscConfig+0x6a4>
 8005c56:	e06e      	b.n	8005d36 <HAL_RCC_OscConfig+0x7a2>
 8005c58:	58024400 	.word	0x58024400
 8005c5c:	fffffc0c 	.word	0xfffffc0c
 8005c60:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005c64:	4b36      	ldr	r3, [pc, #216]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c68:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005c6a:	4b35      	ldr	r3, [pc, #212]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d031      	beq.n	8005cdc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f003 0203 	and.w	r2, r3, #3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d12a      	bne.n	8005cdc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	091b      	lsrs	r3, r3, #4
 8005c8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d122      	bne.n	8005cdc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d11a      	bne.n	8005cdc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	0a5b      	lsrs	r3, r3, #9
 8005caa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cb2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d111      	bne.n	8005cdc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	0c1b      	lsrs	r3, r3, #16
 8005cbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d108      	bne.n	8005cdc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	0e1b      	lsrs	r3, r3, #24
 8005cce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cd6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d001      	beq.n	8005ce0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e02b      	b.n	8005d38 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005ce0:	4b17      	ldr	r3, [pc, #92]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce4:	08db      	lsrs	r3, r3, #3
 8005ce6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005cea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d01f      	beq.n	8005d36 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005cf6:	4b12      	ldr	r3, [pc, #72]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfa:	4a11      	ldr	r2, [pc, #68]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005cfc:	f023 0301 	bic.w	r3, r3, #1
 8005d00:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d02:	f7ff f847 	bl	8004d94 <HAL_GetTick>
 8005d06:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005d08:	bf00      	nop
 8005d0a:	f7ff f843 	bl	8004d94 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d0f9      	beq.n	8005d0a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d16:	4b0a      	ldr	r3, [pc, #40]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005d18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d44 <HAL_RCC_OscConfig+0x7b0>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d22:	00d2      	lsls	r2, r2, #3
 8005d24:	4906      	ldr	r1, [pc, #24]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005d2a:	4b05      	ldr	r3, [pc, #20]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2e:	4a04      	ldr	r2, [pc, #16]	@ (8005d40 <HAL_RCC_OscConfig+0x7ac>)
 8005d30:	f043 0301 	orr.w	r3, r3, #1
 8005d34:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3730      	adds	r7, #48	@ 0x30
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	58024400 	.word	0x58024400
 8005d44:	ffff0007 	.word	0xffff0007

08005d48 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d101      	bne.n	8005d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e19c      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d5c:	4b8a      	ldr	r3, [pc, #552]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 030f 	and.w	r3, r3, #15
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d910      	bls.n	8005d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d6a:	4b87      	ldr	r3, [pc, #540]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f023 020f 	bic.w	r2, r3, #15
 8005d72:	4985      	ldr	r1, [pc, #532]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d7a:	4b83      	ldr	r3, [pc, #524]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 030f 	and.w	r3, r3, #15
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d001      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e184      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d010      	beq.n	8005dba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	691a      	ldr	r2, [r3, #16]
 8005d9c:	4b7b      	ldr	r3, [pc, #492]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d908      	bls.n	8005dba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005da8:	4b78      	ldr	r3, [pc, #480]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	4975      	ldr	r1, [pc, #468]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0308 	and.w	r3, r3, #8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d010      	beq.n	8005de8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	695a      	ldr	r2, [r3, #20]
 8005dca:	4b70      	ldr	r3, [pc, #448]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d908      	bls.n	8005de8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005dd6:	4b6d      	ldr	r3, [pc, #436]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	496a      	ldr	r1, [pc, #424]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0310 	and.w	r3, r3, #16
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d010      	beq.n	8005e16 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	699a      	ldr	r2, [r3, #24]
 8005df8:	4b64      	ldr	r3, [pc, #400]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d908      	bls.n	8005e16 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e04:	4b61      	ldr	r3, [pc, #388]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e06:	69db      	ldr	r3, [r3, #28]
 8005e08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	495e      	ldr	r1, [pc, #376]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0320 	and.w	r3, r3, #32
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d010      	beq.n	8005e44 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	69da      	ldr	r2, [r3, #28]
 8005e26:	4b59      	ldr	r3, [pc, #356]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d908      	bls.n	8005e44 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e32:	4b56      	ldr	r3, [pc, #344]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	4953      	ldr	r1, [pc, #332]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e40:	4313      	orrs	r3, r2
 8005e42:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d010      	beq.n	8005e72 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68da      	ldr	r2, [r3, #12]
 8005e54:	4b4d      	ldr	r3, [pc, #308]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	f003 030f 	and.w	r3, r3, #15
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d908      	bls.n	8005e72 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e60:	4b4a      	ldr	r3, [pc, #296]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	f023 020f 	bic.w	r2, r3, #15
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	4947      	ldr	r1, [pc, #284]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d055      	beq.n	8005f2a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005e7e:	4b43      	ldr	r3, [pc, #268]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	4940      	ldr	r1, [pc, #256]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d107      	bne.n	8005ea8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e98:	4b3c      	ldr	r3, [pc, #240]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d121      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e0f6      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b03      	cmp	r3, #3
 8005eae:	d107      	bne.n	8005ec0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005eb0:	4b36      	ldr	r3, [pc, #216]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d115      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e0ea      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d107      	bne.n	8005ed8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ec8:	4b30      	ldr	r3, [pc, #192]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d109      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e0de      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ed8:	4b2c      	ldr	r3, [pc, #176]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e0d6      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ee8:	4b28      	ldr	r3, [pc, #160]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	f023 0207 	bic.w	r2, r3, #7
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	4925      	ldr	r1, [pc, #148]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005efa:	f7fe ff4b 	bl	8004d94 <HAL_GetTick>
 8005efe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f00:	e00a      	b.n	8005f18 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f02:	f7fe ff47 	bl	8004d94 <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e0be      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f18:	4b1c      	ldr	r3, [pc, #112]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d1eb      	bne.n	8005f02 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0302 	and.w	r3, r3, #2
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d010      	beq.n	8005f58 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68da      	ldr	r2, [r3, #12]
 8005f3a:	4b14      	ldr	r3, [pc, #80]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d208      	bcs.n	8005f58 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f46:	4b11      	ldr	r3, [pc, #68]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	f023 020f 	bic.w	r2, r3, #15
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	490e      	ldr	r1, [pc, #56]	@ (8005f8c <HAL_RCC_ClockConfig+0x244>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f58:	4b0b      	ldr	r3, [pc, #44]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d214      	bcs.n	8005f90 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f66:	4b08      	ldr	r3, [pc, #32]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f023 020f 	bic.w	r2, r3, #15
 8005f6e:	4906      	ldr	r1, [pc, #24]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f76:	4b04      	ldr	r3, [pc, #16]	@ (8005f88 <HAL_RCC_ClockConfig+0x240>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d005      	beq.n	8005f90 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e086      	b.n	8006096 <HAL_RCC_ClockConfig+0x34e>
 8005f88:	52002000 	.word	0x52002000
 8005f8c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0304 	and.w	r3, r3, #4
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d010      	beq.n	8005fbe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	691a      	ldr	r2, [r3, #16]
 8005fa0:	4b3f      	ldr	r3, [pc, #252]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d208      	bcs.n	8005fbe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fac:	4b3c      	ldr	r3, [pc, #240]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	4939      	ldr	r1, [pc, #228]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0308 	and.w	r3, r3, #8
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d010      	beq.n	8005fec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695a      	ldr	r2, [r3, #20]
 8005fce:	4b34      	ldr	r3, [pc, #208]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d208      	bcs.n	8005fec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fda:	4b31      	ldr	r3, [pc, #196]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	492e      	ldr	r1, [pc, #184]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d010      	beq.n	800601a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	699a      	ldr	r2, [r3, #24]
 8005ffc:	4b28      	ldr	r3, [pc, #160]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006004:	429a      	cmp	r2, r3
 8006006:	d208      	bcs.n	800601a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006008:	4b25      	ldr	r3, [pc, #148]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	4922      	ldr	r1, [pc, #136]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8006016:	4313      	orrs	r3, r2
 8006018:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d010      	beq.n	8006048 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	69da      	ldr	r2, [r3, #28]
 800602a:	4b1d      	ldr	r3, [pc, #116]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006032:	429a      	cmp	r2, r3
 8006034:	d208      	bcs.n	8006048 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006036:	4b1a      	ldr	r3, [pc, #104]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	4917      	ldr	r1, [pc, #92]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8006044:	4313      	orrs	r3, r2
 8006046:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006048:	f000 f834 	bl	80060b4 <HAL_RCC_GetSysClockFreq>
 800604c:	4602      	mov	r2, r0
 800604e:	4b14      	ldr	r3, [pc, #80]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	0a1b      	lsrs	r3, r3, #8
 8006054:	f003 030f 	and.w	r3, r3, #15
 8006058:	4912      	ldr	r1, [pc, #72]	@ (80060a4 <HAL_RCC_ClockConfig+0x35c>)
 800605a:	5ccb      	ldrb	r3, [r1, r3]
 800605c:	f003 031f 	and.w	r3, r3, #31
 8006060:	fa22 f303 	lsr.w	r3, r2, r3
 8006064:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006066:	4b0e      	ldr	r3, [pc, #56]	@ (80060a0 <HAL_RCC_ClockConfig+0x358>)
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	4a0d      	ldr	r2, [pc, #52]	@ (80060a4 <HAL_RCC_ClockConfig+0x35c>)
 8006070:	5cd3      	ldrb	r3, [r2, r3]
 8006072:	f003 031f 	and.w	r3, r3, #31
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	fa22 f303 	lsr.w	r3, r2, r3
 800607c:	4a0a      	ldr	r2, [pc, #40]	@ (80060a8 <HAL_RCC_ClockConfig+0x360>)
 800607e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006080:	4a0a      	ldr	r2, [pc, #40]	@ (80060ac <HAL_RCC_ClockConfig+0x364>)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006086:	4b0a      	ldr	r3, [pc, #40]	@ (80060b0 <HAL_RCC_ClockConfig+0x368>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe fe38 	bl	8004d00 <HAL_InitTick>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006094:	7bfb      	ldrb	r3, [r7, #15]
}
 8006096:	4618      	mov	r0, r3
 8006098:	3718      	adds	r7, #24
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	58024400 	.word	0x58024400
 80060a4:	0800ecc0 	.word	0x0800ecc0
 80060a8:	2400009c 	.word	0x2400009c
 80060ac:	24000098 	.word	0x24000098
 80060b0:	240000bc 	.word	0x240000bc

080060b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b089      	sub	sp, #36	@ 0x24
 80060b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060ba:	4bb3      	ldr	r3, [pc, #716]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060c2:	2b18      	cmp	r3, #24
 80060c4:	f200 8155 	bhi.w	8006372 <HAL_RCC_GetSysClockFreq+0x2be>
 80060c8:	a201      	add	r2, pc, #4	@ (adr r2, 80060d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80060ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ce:	bf00      	nop
 80060d0:	08006135 	.word	0x08006135
 80060d4:	08006373 	.word	0x08006373
 80060d8:	08006373 	.word	0x08006373
 80060dc:	08006373 	.word	0x08006373
 80060e0:	08006373 	.word	0x08006373
 80060e4:	08006373 	.word	0x08006373
 80060e8:	08006373 	.word	0x08006373
 80060ec:	08006373 	.word	0x08006373
 80060f0:	0800615b 	.word	0x0800615b
 80060f4:	08006373 	.word	0x08006373
 80060f8:	08006373 	.word	0x08006373
 80060fc:	08006373 	.word	0x08006373
 8006100:	08006373 	.word	0x08006373
 8006104:	08006373 	.word	0x08006373
 8006108:	08006373 	.word	0x08006373
 800610c:	08006373 	.word	0x08006373
 8006110:	08006161 	.word	0x08006161
 8006114:	08006373 	.word	0x08006373
 8006118:	08006373 	.word	0x08006373
 800611c:	08006373 	.word	0x08006373
 8006120:	08006373 	.word	0x08006373
 8006124:	08006373 	.word	0x08006373
 8006128:	08006373 	.word	0x08006373
 800612c:	08006373 	.word	0x08006373
 8006130:	08006167 	.word	0x08006167
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006134:	4b94      	ldr	r3, [pc, #592]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0320 	and.w	r3, r3, #32
 800613c:	2b00      	cmp	r3, #0
 800613e:	d009      	beq.n	8006154 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006140:	4b91      	ldr	r3, [pc, #580]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	08db      	lsrs	r3, r3, #3
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	4a90      	ldr	r2, [pc, #576]	@ (800638c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800614c:	fa22 f303 	lsr.w	r3, r2, r3
 8006150:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006152:	e111      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006154:	4b8d      	ldr	r3, [pc, #564]	@ (800638c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006156:	61bb      	str	r3, [r7, #24]
      break;
 8006158:	e10e      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800615a:	4b8d      	ldr	r3, [pc, #564]	@ (8006390 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800615c:	61bb      	str	r3, [r7, #24]
      break;
 800615e:	e10b      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006160:	4b8c      	ldr	r3, [pc, #560]	@ (8006394 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006162:	61bb      	str	r3, [r7, #24]
      break;
 8006164:	e108      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006166:	4b88      	ldr	r3, [pc, #544]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006170:	4b85      	ldr	r3, [pc, #532]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800617a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800617c:	4b82      	ldr	r3, [pc, #520]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800617e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006186:	4b80      	ldr	r3, [pc, #512]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800618a:	08db      	lsrs	r3, r3, #3
 800618c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	fb02 f303 	mul.w	r3, r2, r3
 8006196:	ee07 3a90 	vmov	s15, r3
 800619a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800619e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 80e1 	beq.w	800636c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	f000 8083 	beq.w	80062b8 <HAL_RCC_GetSysClockFreq+0x204>
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	f200 80a1 	bhi.w	80062fc <HAL_RCC_GetSysClockFreq+0x248>
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <HAL_RCC_GetSysClockFreq+0x114>
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d056      	beq.n	8006274 <HAL_RCC_GetSysClockFreq+0x1c0>
 80061c6:	e099      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061c8:	4b6f      	ldr	r3, [pc, #444]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d02d      	beq.n	8006230 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061d4:	4b6c      	ldr	r3, [pc, #432]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	08db      	lsrs	r3, r3, #3
 80061da:	f003 0303 	and.w	r3, r3, #3
 80061de:	4a6b      	ldr	r2, [pc, #428]	@ (800638c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061e0:	fa22 f303 	lsr.w	r3, r2, r3
 80061e4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	ee07 3a90 	vmov	s15, r3
 80061ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061fe:	4b62      	ldr	r3, [pc, #392]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006206:	ee07 3a90 	vmov	s15, r3
 800620a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800620e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006212:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006398 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006216:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800621e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800622e:	e087      	b.n	8006340 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	ee07 3a90 	vmov	s15, r3
 8006236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800639c <HAL_RCC_GetSysClockFreq+0x2e8>
 800623e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006242:	4b51      	ldr	r3, [pc, #324]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006246:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624a:	ee07 3a90 	vmov	s15, r3
 800624e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006252:	ed97 6a02 	vldr	s12, [r7, #8]
 8006256:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006398 <HAL_RCC_GetSysClockFreq+0x2e4>
 800625a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800625e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006262:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006266:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800626e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006272:	e065      	b.n	8006340 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	ee07 3a90 	vmov	s15, r3
 800627a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80063a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006286:	4b40      	ldr	r3, [pc, #256]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800628e:	ee07 3a90 	vmov	s15, r3
 8006292:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006296:	ed97 6a02 	vldr	s12, [r7, #8]
 800629a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006398 <HAL_RCC_GetSysClockFreq+0x2e4>
 800629e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062b6:	e043      	b.n	8006340 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	ee07 3a90 	vmov	s15, r3
 80062be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80063a4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80062c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062da:	ed97 6a02 	vldr	s12, [r7, #8]
 80062de:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006398 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062fa:	e021      	b.n	8006340 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006306:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80063a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800630a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800630e:	4b1e      	ldr	r3, [pc, #120]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006322:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006398 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800633e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006340:	4b11      	ldr	r3, [pc, #68]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006344:	0a5b      	lsrs	r3, r3, #9
 8006346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800634a:	3301      	adds	r3, #1
 800634c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	ee07 3a90 	vmov	s15, r3
 8006354:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006358:	edd7 6a07 	vldr	s13, [r7, #28]
 800635c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006364:	ee17 3a90 	vmov	r3, s15
 8006368:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800636a:	e005      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	61bb      	str	r3, [r7, #24]
      break;
 8006370:	e002      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006372:	4b07      	ldr	r3, [pc, #28]	@ (8006390 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006374:	61bb      	str	r3, [r7, #24]
      break;
 8006376:	bf00      	nop
  }

  return sysclockfreq;
 8006378:	69bb      	ldr	r3, [r7, #24]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3724      	adds	r7, #36	@ 0x24
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	58024400 	.word	0x58024400
 800638c:	03d09000 	.word	0x03d09000
 8006390:	003d0900 	.word	0x003d0900
 8006394:	007a1200 	.word	0x007a1200
 8006398:	46000000 	.word	0x46000000
 800639c:	4c742400 	.word	0x4c742400
 80063a0:	4a742400 	.word	0x4a742400
 80063a4:	4af42400 	.word	0x4af42400

080063a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80063ae:	f7ff fe81 	bl	80060b4 <HAL_RCC_GetSysClockFreq>
 80063b2:	4602      	mov	r2, r0
 80063b4:	4b10      	ldr	r3, [pc, #64]	@ (80063f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	0a1b      	lsrs	r3, r3, #8
 80063ba:	f003 030f 	and.w	r3, r3, #15
 80063be:	490f      	ldr	r1, [pc, #60]	@ (80063fc <HAL_RCC_GetHCLKFreq+0x54>)
 80063c0:	5ccb      	ldrb	r3, [r1, r3]
 80063c2:	f003 031f 	and.w	r3, r3, #31
 80063c6:	fa22 f303 	lsr.w	r3, r2, r3
 80063ca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80063cc:	4b0a      	ldr	r3, [pc, #40]	@ (80063f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	4a09      	ldr	r2, [pc, #36]	@ (80063fc <HAL_RCC_GetHCLKFreq+0x54>)
 80063d6:	5cd3      	ldrb	r3, [r2, r3]
 80063d8:	f003 031f 	and.w	r3, r3, #31
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	fa22 f303 	lsr.w	r3, r2, r3
 80063e2:	4a07      	ldr	r2, [pc, #28]	@ (8006400 <HAL_RCC_GetHCLKFreq+0x58>)
 80063e4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80063e6:	4a07      	ldr	r2, [pc, #28]	@ (8006404 <HAL_RCC_GetHCLKFreq+0x5c>)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80063ec:	4b04      	ldr	r3, [pc, #16]	@ (8006400 <HAL_RCC_GetHCLKFreq+0x58>)
 80063ee:	681b      	ldr	r3, [r3, #0]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3708      	adds	r7, #8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	58024400 	.word	0x58024400
 80063fc:	0800ecc0 	.word	0x0800ecc0
 8006400:	2400009c 	.word	0x2400009c
 8006404:	24000098 	.word	0x24000098

08006408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800640c:	f7ff ffcc 	bl	80063a8 <HAL_RCC_GetHCLKFreq>
 8006410:	4602      	mov	r2, r0
 8006412:	4b06      	ldr	r3, [pc, #24]	@ (800642c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006414:	69db      	ldr	r3, [r3, #28]
 8006416:	091b      	lsrs	r3, r3, #4
 8006418:	f003 0307 	and.w	r3, r3, #7
 800641c:	4904      	ldr	r1, [pc, #16]	@ (8006430 <HAL_RCC_GetPCLK1Freq+0x28>)
 800641e:	5ccb      	ldrb	r3, [r1, r3]
 8006420:	f003 031f 	and.w	r3, r3, #31
 8006424:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006428:	4618      	mov	r0, r3
 800642a:	bd80      	pop	{r7, pc}
 800642c:	58024400 	.word	0x58024400
 8006430:	0800ecc0 	.word	0x0800ecc0

08006434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006438:	f7ff ffb6 	bl	80063a8 <HAL_RCC_GetHCLKFreq>
 800643c:	4602      	mov	r2, r0
 800643e:	4b06      	ldr	r3, [pc, #24]	@ (8006458 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	0a1b      	lsrs	r3, r3, #8
 8006444:	f003 0307 	and.w	r3, r3, #7
 8006448:	4904      	ldr	r1, [pc, #16]	@ (800645c <HAL_RCC_GetPCLK2Freq+0x28>)
 800644a:	5ccb      	ldrb	r3, [r1, r3]
 800644c:	f003 031f 	and.w	r3, r3, #31
 8006450:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006454:	4618      	mov	r0, r3
 8006456:	bd80      	pop	{r7, pc}
 8006458:	58024400 	.word	0x58024400
 800645c:	0800ecc0 	.word	0x0800ecc0

08006460 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006464:	b0c6      	sub	sp, #280	@ 0x118
 8006466:	af00      	add	r7, sp, #0
 8006468:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800646c:	2300      	movs	r3, #0
 800646e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006472:	2300      	movs	r3, #0
 8006474:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006480:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006484:	2500      	movs	r5, #0
 8006486:	ea54 0305 	orrs.w	r3, r4, r5
 800648a:	d049      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800648c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006492:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006496:	d02f      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006498:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800649c:	d828      	bhi.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800649e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064a2:	d01a      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80064a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064a8:	d822      	bhi.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d003      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80064ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064b2:	d007      	beq.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80064b4:	e01c      	b.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064b6:	4bab      	ldr	r3, [pc, #684]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ba:	4aaa      	ldr	r2, [pc, #680]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064c2:	e01a      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c8:	3308      	adds	r3, #8
 80064ca:	2102      	movs	r1, #2
 80064cc:	4618      	mov	r0, r3
 80064ce:	f001 fc25 	bl	8007d1c <RCCEx_PLL2_Config>
 80064d2:	4603      	mov	r3, r0
 80064d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064d8:	e00f      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80064da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064de:	3328      	adds	r3, #40	@ 0x28
 80064e0:	2102      	movs	r1, #2
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 fccc 	bl	8007e80 <RCCEx_PLL3_Config>
 80064e8:	4603      	mov	r3, r0
 80064ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064ee:	e004      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80064f6:	e000      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80064f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10a      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006502:	4b98      	ldr	r3, [pc, #608]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006506:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800650a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800650e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006510:	4a94      	ldr	r2, [pc, #592]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006512:	430b      	orrs	r3, r1
 8006514:	6513      	str	r3, [r2, #80]	@ 0x50
 8006516:	e003      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006518:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800651c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006528:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800652c:	f04f 0900 	mov.w	r9, #0
 8006530:	ea58 0309 	orrs.w	r3, r8, r9
 8006534:	d047      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006536:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800653a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800653c:	2b04      	cmp	r3, #4
 800653e:	d82a      	bhi.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006540:	a201      	add	r2, pc, #4	@ (adr r2, 8006548 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006546:	bf00      	nop
 8006548:	0800655d 	.word	0x0800655d
 800654c:	0800656b 	.word	0x0800656b
 8006550:	08006581 	.word	0x08006581
 8006554:	0800659f 	.word	0x0800659f
 8006558:	0800659f 	.word	0x0800659f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800655c:	4b81      	ldr	r3, [pc, #516]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800655e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006560:	4a80      	ldr	r2, [pc, #512]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006566:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006568:	e01a      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800656a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800656e:	3308      	adds	r3, #8
 8006570:	2100      	movs	r1, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f001 fbd2 	bl	8007d1c <RCCEx_PLL2_Config>
 8006578:	4603      	mov	r3, r0
 800657a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800657e:	e00f      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006584:	3328      	adds	r3, #40	@ 0x28
 8006586:	2100      	movs	r1, #0
 8006588:	4618      	mov	r0, r3
 800658a:	f001 fc79 	bl	8007e80 <RCCEx_PLL3_Config>
 800658e:	4603      	mov	r3, r0
 8006590:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006594:	e004      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800659c:	e000      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800659e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10a      	bne.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065a8:	4b6e      	ldr	r3, [pc, #440]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ac:	f023 0107 	bic.w	r1, r3, #7
 80065b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b6:	4a6b      	ldr	r2, [pc, #428]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065b8:	430b      	orrs	r3, r1
 80065ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80065bc:	e003      	b.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80065c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80065d2:	f04f 0b00 	mov.w	fp, #0
 80065d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80065da:	d05b      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80065dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065e4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80065e8:	d03b      	beq.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80065ea:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80065ee:	d834      	bhi.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80065f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065f4:	d037      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80065f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065fa:	d82e      	bhi.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80065fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006600:	d033      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006602:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006606:	d828      	bhi.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006608:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800660c:	d01a      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800660e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006612:	d822      	bhi.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006618:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800661c:	d007      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800661e:	e01c      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006620:	4b50      	ldr	r3, [pc, #320]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006624:	4a4f      	ldr	r2, [pc, #316]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800662a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800662c:	e01e      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800662e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006632:	3308      	adds	r3, #8
 8006634:	2100      	movs	r1, #0
 8006636:	4618      	mov	r0, r3
 8006638:	f001 fb70 	bl	8007d1c <RCCEx_PLL2_Config>
 800663c:	4603      	mov	r3, r0
 800663e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006642:	e013      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006644:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006648:	3328      	adds	r3, #40	@ 0x28
 800664a:	2100      	movs	r1, #0
 800664c:	4618      	mov	r0, r3
 800664e:	f001 fc17 	bl	8007e80 <RCCEx_PLL3_Config>
 8006652:	4603      	mov	r3, r0
 8006654:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006658:	e008      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006660:	e004      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006662:	bf00      	nop
 8006664:	e002      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006666:	bf00      	nop
 8006668:	e000      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800666a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800666c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10b      	bne.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006674:	4b3b      	ldr	r3, [pc, #236]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006678:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800667c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006680:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006684:	4a37      	ldr	r2, [pc, #220]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006686:	430b      	orrs	r3, r1
 8006688:	6593      	str	r3, [r2, #88]	@ 0x58
 800668a:	e003      	b.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800668c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006690:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80066a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80066a4:	2300      	movs	r3, #0
 80066a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80066aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80066ae:	460b      	mov	r3, r1
 80066b0:	4313      	orrs	r3, r2
 80066b2:	d05d      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80066b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80066bc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066c0:	d03b      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80066c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066c6:	d834      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066cc:	d037      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80066ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066d2:	d82e      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066d8:	d033      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80066da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066de:	d828      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066e4:	d01a      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80066e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066ea:	d822      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d003      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80066f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066f4:	d007      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80066f6:	e01c      	b.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	4a19      	ldr	r2, [pc, #100]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006702:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006704:	e01e      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800670a:	3308      	adds	r3, #8
 800670c:	2100      	movs	r1, #0
 800670e:	4618      	mov	r0, r3
 8006710:	f001 fb04 	bl	8007d1c <RCCEx_PLL2_Config>
 8006714:	4603      	mov	r3, r0
 8006716:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800671a:	e013      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800671c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006720:	3328      	adds	r3, #40	@ 0x28
 8006722:	2100      	movs	r1, #0
 8006724:	4618      	mov	r0, r3
 8006726:	f001 fbab 	bl	8007e80 <RCCEx_PLL3_Config>
 800672a:	4603      	mov	r3, r0
 800672c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006730:	e008      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006738:	e004      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800673a:	bf00      	nop
 800673c:	e002      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800673e:	bf00      	nop
 8006740:	e000      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006744:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10d      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800674c:	4b05      	ldr	r3, [pc, #20]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006758:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800675c:	4a01      	ldr	r2, [pc, #4]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800675e:	430b      	orrs	r3, r1
 8006760:	6593      	str	r3, [r2, #88]	@ 0x58
 8006762:	e005      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006764:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006768:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800676c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006778:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800677c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006780:	2300      	movs	r3, #0
 8006782:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006786:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800678a:	460b      	mov	r3, r1
 800678c:	4313      	orrs	r3, r2
 800678e:	d03a      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006796:	2b30      	cmp	r3, #48	@ 0x30
 8006798:	d01f      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800679a:	2b30      	cmp	r3, #48	@ 0x30
 800679c:	d819      	bhi.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d00c      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80067a2:	2b20      	cmp	r3, #32
 80067a4:	d815      	bhi.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d019      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80067aa:	2b10      	cmp	r3, #16
 80067ac:	d111      	bne.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ae:	4baa      	ldr	r3, [pc, #680]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b2:	4aa9      	ldr	r2, [pc, #676]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80067ba:	e011      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067c0:	3308      	adds	r3, #8
 80067c2:	2102      	movs	r1, #2
 80067c4:	4618      	mov	r0, r3
 80067c6:	f001 faa9 	bl	8007d1c <RCCEx_PLL2_Config>
 80067ca:	4603      	mov	r3, r0
 80067cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80067d0:	e006      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067d8:	e002      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80067da:	bf00      	nop
 80067dc:	e000      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80067de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10a      	bne.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80067e8:	4b9b      	ldr	r3, [pc, #620]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80067f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067f6:	4a98      	ldr	r2, [pc, #608]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067f8:	430b      	orrs	r3, r1
 80067fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067fc:	e003      	b.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006802:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800680a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006812:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006816:	2300      	movs	r3, #0
 8006818:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800681c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006820:	460b      	mov	r3, r1
 8006822:	4313      	orrs	r3, r2
 8006824:	d051      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800682a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006830:	d035      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006832:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006836:	d82e      	bhi.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006838:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800683c:	d031      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800683e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006842:	d828      	bhi.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006848:	d01a      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800684a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800684e:	d822      	bhi.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006850:	2b00      	cmp	r3, #0
 8006852:	d003      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006858:	d007      	beq.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800685a:	e01c      	b.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800685c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	4a7d      	ldr	r2, [pc, #500]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006868:	e01c      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800686a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800686e:	3308      	adds	r3, #8
 8006870:	2100      	movs	r1, #0
 8006872:	4618      	mov	r0, r3
 8006874:	f001 fa52 	bl	8007d1c <RCCEx_PLL2_Config>
 8006878:	4603      	mov	r3, r0
 800687a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800687e:	e011      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006884:	3328      	adds	r3, #40	@ 0x28
 8006886:	2100      	movs	r1, #0
 8006888:	4618      	mov	r0, r3
 800688a:	f001 faf9 	bl	8007e80 <RCCEx_PLL3_Config>
 800688e:	4603      	mov	r3, r0
 8006890:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006894:	e006      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800689c:	e002      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800689e:	bf00      	nop
 80068a0:	e000      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80068a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80068ac:	4b6a      	ldr	r3, [pc, #424]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80068b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ba:	4a67      	ldr	r2, [pc, #412]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068bc:	430b      	orrs	r3, r1
 80068be:	6513      	str	r3, [r2, #80]	@ 0x50
 80068c0:	e003      	b.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80068ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80068d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068da:	2300      	movs	r3, #0
 80068dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068e0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80068e4:	460b      	mov	r3, r1
 80068e6:	4313      	orrs	r3, r2
 80068e8:	d053      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80068ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068f4:	d033      	beq.n	800695e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80068f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068fa:	d82c      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80068fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006900:	d02f      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006902:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006906:	d826      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006908:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800690c:	d02b      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800690e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006912:	d820      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006914:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006918:	d012      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800691a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800691e:	d81a      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006920:	2b00      	cmp	r3, #0
 8006922:	d022      	beq.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006928:	d115      	bne.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800692a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800692e:	3308      	adds	r3, #8
 8006930:	2101      	movs	r1, #1
 8006932:	4618      	mov	r0, r3
 8006934:	f001 f9f2 	bl	8007d1c <RCCEx_PLL2_Config>
 8006938:	4603      	mov	r3, r0
 800693a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800693e:	e015      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006944:	3328      	adds	r3, #40	@ 0x28
 8006946:	2101      	movs	r1, #1
 8006948:	4618      	mov	r0, r3
 800694a:	f001 fa99 	bl	8007e80 <RCCEx_PLL3_Config>
 800694e:	4603      	mov	r3, r0
 8006950:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006954:	e00a      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800695c:	e006      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800695e:	bf00      	nop
 8006960:	e004      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006962:	bf00      	nop
 8006964:	e002      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006966:	bf00      	nop
 8006968:	e000      	b.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800696a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800696c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006970:	2b00      	cmp	r3, #0
 8006972:	d10a      	bne.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006974:	4b38      	ldr	r3, [pc, #224]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006978:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800697c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006982:	4a35      	ldr	r2, [pc, #212]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006984:	430b      	orrs	r3, r1
 8006986:	6513      	str	r3, [r2, #80]	@ 0x50
 8006988:	e003      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800698a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800698e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800699e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069a2:	2300      	movs	r3, #0
 80069a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80069a8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80069ac:	460b      	mov	r3, r1
 80069ae:	4313      	orrs	r3, r2
 80069b0:	d058      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80069b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069be:	d033      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80069c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069c4:	d82c      	bhi.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ca:	d02f      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80069cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d0:	d826      	bhi.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069d6:	d02b      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80069d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069dc:	d820      	bhi.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069e2:	d012      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80069e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069e8:	d81a      	bhi.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d022      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80069ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069f2:	d115      	bne.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069f8:	3308      	adds	r3, #8
 80069fa:	2101      	movs	r1, #1
 80069fc:	4618      	mov	r0, r3
 80069fe:	f001 f98d 	bl	8007d1c <RCCEx_PLL2_Config>
 8006a02:	4603      	mov	r3, r0
 8006a04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a08:	e015      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a0e:	3328      	adds	r3, #40	@ 0x28
 8006a10:	2101      	movs	r1, #1
 8006a12:	4618      	mov	r0, r3
 8006a14:	f001 fa34 	bl	8007e80 <RCCEx_PLL3_Config>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a1e:	e00a      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a26:	e006      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a28:	bf00      	nop
 8006a2a:	e004      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a2c:	bf00      	nop
 8006a2e:	e002      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a30:	bf00      	nop
 8006a32:	e000      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10e      	bne.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006a3e:	4b06      	ldr	r3, [pc, #24]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006a46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a4e:	4a02      	ldr	r2, [pc, #8]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a50:	430b      	orrs	r3, r1
 8006a52:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a54:	e006      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006a56:	bf00      	nop
 8006a58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006a70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a74:	2300      	movs	r3, #0
 8006a76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006a7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	4313      	orrs	r3, r2
 8006a82:	d037      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a8e:	d00e      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006a90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a94:	d816      	bhi.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d018      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006a9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a9e:	d111      	bne.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006aa0:	4bc4      	ldr	r3, [pc, #784]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa4:	4ac3      	ldr	r2, [pc, #780]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006aac:	e00f      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab2:	3308      	adds	r3, #8
 8006ab4:	2101      	movs	r1, #1
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f001 f930 	bl	8007d1c <RCCEx_PLL2_Config>
 8006abc:	4603      	mov	r3, r0
 8006abe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006ac2:	e004      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006aca:	e000      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ace:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10a      	bne.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006ad6:	4bb7      	ldr	r3, [pc, #732]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ada:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ae4:	4ab3      	ldr	r2, [pc, #716]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ae6:	430b      	orrs	r3, r1
 8006ae8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006aea:	e003      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006af0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006b00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b04:	2300      	movs	r3, #0
 8006b06:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b0a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4313      	orrs	r3, r2
 8006b12:	d039      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d81c      	bhi.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b24 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b24:	08006b61 	.word	0x08006b61
 8006b28:	08006b35 	.word	0x08006b35
 8006b2c:	08006b43 	.word	0x08006b43
 8006b30:	08006b61 	.word	0x08006b61
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b34:	4b9f      	ldr	r3, [pc, #636]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b38:	4a9e      	ldr	r2, [pc, #632]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b40:	e00f      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b46:	3308      	adds	r3, #8
 8006b48:	2102      	movs	r1, #2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 f8e6 	bl	8007d1c <RCCEx_PLL2_Config>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b56:	e004      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b5e:	e000      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006b60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10a      	bne.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006b6a:	4b92      	ldr	r3, [pc, #584]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b6e:	f023 0103 	bic.w	r1, r3, #3
 8006b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b78:	4a8e      	ldr	r2, [pc, #568]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b7a:	430b      	orrs	r3, r1
 8006b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b7e:	e003      	b.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006b94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b98:	2300      	movs	r3, #0
 8006b9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b9e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	f000 8099 	beq.w	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006baa:	4b83      	ldr	r3, [pc, #524]	@ (8006db8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a82      	ldr	r2, [pc, #520]	@ (8006db8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bb4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bb6:	f7fe f8ed 	bl	8004d94 <HAL_GetTick>
 8006bba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bbe:	e00b      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bc0:	f7fe f8e8 	bl	8004d94 <HAL_GetTick>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	2b64      	cmp	r3, #100	@ 0x64
 8006bce:	d903      	bls.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006bd6:	e005      	b.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bd8:	4b77      	ldr	r3, [pc, #476]	@ (8006db8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d0ed      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006be4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d173      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006bec:	4b71      	ldr	r3, [pc, #452]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006bee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bf4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006bf8:	4053      	eors	r3, r2
 8006bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d015      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c02:	4b6c      	ldr	r3, [pc, #432]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c0a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c0e:	4b69      	ldr	r3, [pc, #420]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c12:	4a68      	ldr	r2, [pc, #416]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c18:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c1a:	4b66      	ldr	r3, [pc, #408]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c1e:	4a65      	ldr	r2, [pc, #404]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c24:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006c26:	4a63      	ldr	r2, [pc, #396]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c2c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c3a:	d118      	bne.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3c:	f7fe f8aa 	bl	8004d94 <HAL_GetTick>
 8006c40:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c44:	e00d      	b.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c46:	f7fe f8a5 	bl	8004d94 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006c50:	1ad2      	subs	r2, r2, r3
 8006c52:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d903      	bls.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006c60:	e005      	b.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c62:	4b54      	ldr	r3, [pc, #336]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d0eb      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006c6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d129      	bne.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c86:	d10e      	bne.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006c88:	4b4a      	ldr	r3, [pc, #296]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c98:	091a      	lsrs	r2, r3, #4
 8006c9a:	4b48      	ldr	r3, [pc, #288]	@ (8006dbc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	4a45      	ldr	r2, [pc, #276]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	6113      	str	r3, [r2, #16]
 8006ca4:	e005      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006ca6:	4b43      	ldr	r3, [pc, #268]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	4a42      	ldr	r2, [pc, #264]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006cb0:	6113      	str	r3, [r2, #16]
 8006cb2:	4b40      	ldr	r3, [pc, #256]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cb4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cc2:	4a3c      	ldr	r2, [pc, #240]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cc4:	430b      	orrs	r3, r1
 8006cc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cc8:	e008      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006cca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006cd2:	e003      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce4:	f002 0301 	and.w	r3, r2, #1
 8006ce8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cec:	2300      	movs	r3, #0
 8006cee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006cf2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	f000 808f 	beq.w	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d04:	2b28      	cmp	r3, #40	@ 0x28
 8006d06:	d871      	bhi.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006d08:	a201      	add	r2, pc, #4	@ (adr r2, 8006d10 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0e:	bf00      	nop
 8006d10:	08006df5 	.word	0x08006df5
 8006d14:	08006ded 	.word	0x08006ded
 8006d18:	08006ded 	.word	0x08006ded
 8006d1c:	08006ded 	.word	0x08006ded
 8006d20:	08006ded 	.word	0x08006ded
 8006d24:	08006ded 	.word	0x08006ded
 8006d28:	08006ded 	.word	0x08006ded
 8006d2c:	08006ded 	.word	0x08006ded
 8006d30:	08006dc1 	.word	0x08006dc1
 8006d34:	08006ded 	.word	0x08006ded
 8006d38:	08006ded 	.word	0x08006ded
 8006d3c:	08006ded 	.word	0x08006ded
 8006d40:	08006ded 	.word	0x08006ded
 8006d44:	08006ded 	.word	0x08006ded
 8006d48:	08006ded 	.word	0x08006ded
 8006d4c:	08006ded 	.word	0x08006ded
 8006d50:	08006dd7 	.word	0x08006dd7
 8006d54:	08006ded 	.word	0x08006ded
 8006d58:	08006ded 	.word	0x08006ded
 8006d5c:	08006ded 	.word	0x08006ded
 8006d60:	08006ded 	.word	0x08006ded
 8006d64:	08006ded 	.word	0x08006ded
 8006d68:	08006ded 	.word	0x08006ded
 8006d6c:	08006ded 	.word	0x08006ded
 8006d70:	08006df5 	.word	0x08006df5
 8006d74:	08006ded 	.word	0x08006ded
 8006d78:	08006ded 	.word	0x08006ded
 8006d7c:	08006ded 	.word	0x08006ded
 8006d80:	08006ded 	.word	0x08006ded
 8006d84:	08006ded 	.word	0x08006ded
 8006d88:	08006ded 	.word	0x08006ded
 8006d8c:	08006ded 	.word	0x08006ded
 8006d90:	08006df5 	.word	0x08006df5
 8006d94:	08006ded 	.word	0x08006ded
 8006d98:	08006ded 	.word	0x08006ded
 8006d9c:	08006ded 	.word	0x08006ded
 8006da0:	08006ded 	.word	0x08006ded
 8006da4:	08006ded 	.word	0x08006ded
 8006da8:	08006ded 	.word	0x08006ded
 8006dac:	08006ded 	.word	0x08006ded
 8006db0:	08006df5 	.word	0x08006df5
 8006db4:	58024400 	.word	0x58024400
 8006db8:	58024800 	.word	0x58024800
 8006dbc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc4:	3308      	adds	r3, #8
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f000 ffa7 	bl	8007d1c <RCCEx_PLL2_Config>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006dd4:	e00f      	b.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dda:	3328      	adds	r3, #40	@ 0x28
 8006ddc:	2101      	movs	r1, #1
 8006dde:	4618      	mov	r0, r3
 8006de0:	f001 f84e 	bl	8007e80 <RCCEx_PLL3_Config>
 8006de4:	4603      	mov	r3, r0
 8006de6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006dea:	e004      	b.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006df2:	e000      	b.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006df6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10a      	bne.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006dfe:	4bbf      	ldr	r3, [pc, #764]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e02:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e0c:	4abb      	ldr	r2, [pc, #748]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e0e:	430b      	orrs	r3, r1
 8006e10:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e12:	e003      	b.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006e1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e24:	f002 0302 	and.w	r3, r2, #2
 8006e28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	d041      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e42:	2b05      	cmp	r3, #5
 8006e44:	d824      	bhi.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006e46:	a201      	add	r2, pc, #4	@ (adr r2, 8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4c:	08006e99 	.word	0x08006e99
 8006e50:	08006e65 	.word	0x08006e65
 8006e54:	08006e7b 	.word	0x08006e7b
 8006e58:	08006e99 	.word	0x08006e99
 8006e5c:	08006e99 	.word	0x08006e99
 8006e60:	08006e99 	.word	0x08006e99
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e68:	3308      	adds	r3, #8
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 ff55 	bl	8007d1c <RCCEx_PLL2_Config>
 8006e72:	4603      	mov	r3, r0
 8006e74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e78:	e00f      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e7e:	3328      	adds	r3, #40	@ 0x28
 8006e80:	2101      	movs	r1, #1
 8006e82:	4618      	mov	r0, r3
 8006e84:	f000 fffc 	bl	8007e80 <RCCEx_PLL3_Config>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e8e:	e004      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e96:	e000      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10a      	bne.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006ea2:	4b96      	ldr	r3, [pc, #600]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ea6:	f023 0107 	bic.w	r1, r3, #7
 8006eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eb0:	4a92      	ldr	r2, [pc, #584]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006eb2:	430b      	orrs	r3, r1
 8006eb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8006eb6:	e003      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ebc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec8:	f002 0304 	and.w	r3, r2, #4
 8006ecc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ed6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006eda:	460b      	mov	r3, r1
 8006edc:	4313      	orrs	r3, r2
 8006ede:	d044      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ee8:	2b05      	cmp	r3, #5
 8006eea:	d825      	bhi.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006eec:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006f41 	.word	0x08006f41
 8006ef8:	08006f0d 	.word	0x08006f0d
 8006efc:	08006f23 	.word	0x08006f23
 8006f00:	08006f41 	.word	0x08006f41
 8006f04:	08006f41 	.word	0x08006f41
 8006f08:	08006f41 	.word	0x08006f41
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f10:	3308      	adds	r3, #8
 8006f12:	2101      	movs	r1, #1
 8006f14:	4618      	mov	r0, r3
 8006f16:	f000 ff01 	bl	8007d1c <RCCEx_PLL2_Config>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f20:	e00f      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f26:	3328      	adds	r3, #40	@ 0x28
 8006f28:	2101      	movs	r1, #1
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 ffa8 	bl	8007e80 <RCCEx_PLL3_Config>
 8006f30:	4603      	mov	r3, r0
 8006f32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f36:	e004      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f3e:	e000      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10b      	bne.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f4a:	4b6c      	ldr	r3, [pc, #432]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f4e:	f023 0107 	bic.w	r1, r3, #7
 8006f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f5a:	4a68      	ldr	r2, [pc, #416]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f5c:	430b      	orrs	r3, r1
 8006f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f60:	e003      	b.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f72:	f002 0320 	and.w	r3, r2, #32
 8006f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006f80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006f84:	460b      	mov	r3, r1
 8006f86:	4313      	orrs	r3, r2
 8006f88:	d055      	beq.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f96:	d033      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f9c:	d82c      	bhi.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fa2:	d02f      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fa8:	d826      	bhi.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006faa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fae:	d02b      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006fb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fb4:	d820      	bhi.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fba:	d012      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006fbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fc0:	d81a      	bhi.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d022      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006fc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fca:	d115      	bne.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fd0:	3308      	adds	r3, #8
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fea1 	bl	8007d1c <RCCEx_PLL2_Config>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006fe0:	e015      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fe6:	3328      	adds	r3, #40	@ 0x28
 8006fe8:	2102      	movs	r1, #2
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 ff48 	bl	8007e80 <RCCEx_PLL3_Config>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006ff6:	e00a      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ffe:	e006      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007000:	bf00      	nop
 8007002:	e004      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007004:	bf00      	nop
 8007006:	e002      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007008:	bf00      	nop
 800700a:	e000      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800700c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800700e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10b      	bne.n	800702e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007016:	4b39      	ldr	r3, [pc, #228]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800701a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800701e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007022:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007026:	4a35      	ldr	r2, [pc, #212]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007028:	430b      	orrs	r3, r1
 800702a:	6553      	str	r3, [r2, #84]	@ 0x54
 800702c:	e003      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800702e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007032:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007042:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007046:	2300      	movs	r3, #0
 8007048:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800704c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007050:	460b      	mov	r3, r1
 8007052:	4313      	orrs	r3, r2
 8007054:	d058      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800705a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800705e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007062:	d033      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007064:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007068:	d82c      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800706a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706e:	d02f      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007074:	d826      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007076:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800707a:	d02b      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800707c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007080:	d820      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007082:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007086:	d012      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800708c:	d81a      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800708e:	2b00      	cmp	r3, #0
 8007090:	d022      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007096:	d115      	bne.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800709c:	3308      	adds	r3, #8
 800709e:	2100      	movs	r1, #0
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 fe3b 	bl	8007d1c <RCCEx_PLL2_Config>
 80070a6:	4603      	mov	r3, r0
 80070a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070ac:	e015      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b2:	3328      	adds	r3, #40	@ 0x28
 80070b4:	2102      	movs	r1, #2
 80070b6:	4618      	mov	r0, r3
 80070b8:	f000 fee2 	bl	8007e80 <RCCEx_PLL3_Config>
 80070bc:	4603      	mov	r3, r0
 80070be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070c2:	e00a      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070ca:	e006      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070cc:	bf00      	nop
 80070ce:	e004      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070d0:	bf00      	nop
 80070d2:	e002      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070d4:	bf00      	nop
 80070d6:	e000      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10e      	bne.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070e2:	4b06      	ldr	r3, [pc, #24]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80070e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070e6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80070ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80070f2:	4a02      	ldr	r2, [pc, #8]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80070f4:	430b      	orrs	r3, r1
 80070f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80070f8:	e006      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80070fa:	bf00      	nop
 80070fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007100:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007104:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007114:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007118:	2300      	movs	r3, #0
 800711a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800711e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007122:	460b      	mov	r3, r1
 8007124:	4313      	orrs	r3, r2
 8007126:	d055      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800712c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007130:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007134:	d033      	beq.n	800719e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007136:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800713a:	d82c      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800713c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007140:	d02f      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007146:	d826      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007148:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800714c:	d02b      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800714e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007152:	d820      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007154:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007158:	d012      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800715a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800715e:	d81a      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007160:	2b00      	cmp	r3, #0
 8007162:	d022      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007168:	d115      	bne.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800716a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800716e:	3308      	adds	r3, #8
 8007170:	2100      	movs	r1, #0
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fdd2 	bl	8007d1c <RCCEx_PLL2_Config>
 8007178:	4603      	mov	r3, r0
 800717a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800717e:	e015      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007184:	3328      	adds	r3, #40	@ 0x28
 8007186:	2102      	movs	r1, #2
 8007188:	4618      	mov	r0, r3
 800718a:	f000 fe79 	bl	8007e80 <RCCEx_PLL3_Config>
 800718e:	4603      	mov	r3, r0
 8007190:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007194:	e00a      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800719c:	e006      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800719e:	bf00      	nop
 80071a0:	e004      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071a2:	bf00      	nop
 80071a4:	e002      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071a6:	bf00      	nop
 80071a8:	e000      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10b      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80071b4:	4ba0      	ldr	r3, [pc, #640]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071b8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80071bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071c4:	4a9c      	ldr	r2, [pc, #624]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071c6:	430b      	orrs	r3, r1
 80071c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80071ca:	e003      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80071d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f002 0308 	and.w	r3, r2, #8
 80071e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071e4:	2300      	movs	r3, #0
 80071e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80071ea:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80071ee:	460b      	mov	r3, r1
 80071f0:	4313      	orrs	r3, r2
 80071f2:	d01e      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80071f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007200:	d10c      	bne.n	800721c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007206:	3328      	adds	r3, #40	@ 0x28
 8007208:	2102      	movs	r1, #2
 800720a:	4618      	mov	r0, r3
 800720c:	f000 fe38 	bl	8007e80 <RCCEx_PLL3_Config>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800721c:	4b86      	ldr	r3, [pc, #536]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800721e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007220:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800722c:	4a82      	ldr	r2, [pc, #520]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800722e:	430b      	orrs	r3, r1
 8007230:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723a:	f002 0310 	and.w	r3, r2, #16
 800723e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007242:	2300      	movs	r3, #0
 8007244:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007248:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800724c:	460b      	mov	r3, r1
 800724e:	4313      	orrs	r3, r2
 8007250:	d01e      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800725a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800725e:	d10c      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007264:	3328      	adds	r3, #40	@ 0x28
 8007266:	2102      	movs	r1, #2
 8007268:	4618      	mov	r0, r3
 800726a:	f000 fe09 	bl	8007e80 <RCCEx_PLL3_Config>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800727a:	4b6f      	ldr	r3, [pc, #444]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800727c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800727e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800728a:	4a6b      	ldr	r2, [pc, #428]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800728c:	430b      	orrs	r3, r1
 800728e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800729c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800729e:	2300      	movs	r3, #0
 80072a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80072a2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80072a6:	460b      	mov	r3, r1
 80072a8:	4313      	orrs	r3, r2
 80072aa:	d03e      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80072ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80072b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072b8:	d022      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80072ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072be:	d81b      	bhi.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80072c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072c8:	d00b      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80072ca:	e015      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d0:	3308      	adds	r3, #8
 80072d2:	2100      	movs	r1, #0
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 fd21 	bl	8007d1c <RCCEx_PLL2_Config>
 80072da:	4603      	mov	r3, r0
 80072dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80072e0:	e00f      	b.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e6:	3328      	adds	r3, #40	@ 0x28
 80072e8:	2102      	movs	r1, #2
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fdc8 	bl	8007e80 <RCCEx_PLL3_Config>
 80072f0:	4603      	mov	r3, r0
 80072f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80072f6:	e004      	b.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072fe:	e000      	b.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007300:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007302:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10b      	bne.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800730a:	4b4b      	ldr	r3, [pc, #300]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007316:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800731a:	4a47      	ldr	r2, [pc, #284]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800731c:	430b      	orrs	r3, r1
 800731e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007320:	e003      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007322:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007326:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800732a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800732e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007332:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007336:	673b      	str	r3, [r7, #112]	@ 0x70
 8007338:	2300      	movs	r3, #0
 800733a:	677b      	str	r3, [r7, #116]	@ 0x74
 800733c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007340:	460b      	mov	r3, r1
 8007342:	4313      	orrs	r3, r2
 8007344:	d03b      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800734a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800734e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007352:	d01f      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007354:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007358:	d818      	bhi.n	800738c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800735a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800735e:	d003      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007364:	d007      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007366:	e011      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007368:	4b33      	ldr	r3, [pc, #204]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800736a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736c:	4a32      	ldr	r2, [pc, #200]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800736e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007372:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007374:	e00f      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737a:	3328      	adds	r3, #40	@ 0x28
 800737c:	2101      	movs	r1, #1
 800737e:	4618      	mov	r0, r3
 8007380:	f000 fd7e 	bl	8007e80 <RCCEx_PLL3_Config>
 8007384:	4603      	mov	r3, r0
 8007386:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800738a:	e004      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007392:	e000      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007394:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007396:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10b      	bne.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800739e:	4b26      	ldr	r3, [pc, #152]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80073a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ae:	4a22      	ldr	r2, [pc, #136]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073b0:	430b      	orrs	r3, r1
 80073b2:	6553      	str	r3, [r2, #84]	@ 0x54
 80073b4:	e003      	b.n	80073be <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80073be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80073ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073cc:	2300      	movs	r3, #0
 80073ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073d0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80073d4:	460b      	mov	r3, r1
 80073d6:	4313      	orrs	r3, r2
 80073d8:	d034      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80073da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80073e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073e8:	d007      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80073ea:	e011      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ec:	4b12      	ldr	r3, [pc, #72]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f0:	4a11      	ldr	r2, [pc, #68]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80073f8:	e00e      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073fe:	3308      	adds	r3, #8
 8007400:	2102      	movs	r1, #2
 8007402:	4618      	mov	r0, r3
 8007404:	f000 fc8a 	bl	8007d1c <RCCEx_PLL2_Config>
 8007408:	4603      	mov	r3, r0
 800740a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800740e:	e003      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007416:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10d      	bne.n	800743c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007420:	4b05      	ldr	r3, [pc, #20]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007424:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800742c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800742e:	4a02      	ldr	r2, [pc, #8]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007430:	430b      	orrs	r3, r1
 8007432:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007434:	e006      	b.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007436:	bf00      	nop
 8007438:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800743c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007440:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007450:	663b      	str	r3, [r7, #96]	@ 0x60
 8007452:	2300      	movs	r3, #0
 8007454:	667b      	str	r3, [r7, #100]	@ 0x64
 8007456:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800745a:	460b      	mov	r3, r1
 800745c:	4313      	orrs	r3, r2
 800745e:	d00c      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007464:	3328      	adds	r3, #40	@ 0x28
 8007466:	2102      	movs	r1, #2
 8007468:	4618      	mov	r0, r3
 800746a:	f000 fd09 	bl	8007e80 <RCCEx_PLL3_Config>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d002      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800747a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800747e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007482:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007486:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007488:	2300      	movs	r3, #0
 800748a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800748c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007490:	460b      	mov	r3, r1
 8007492:	4313      	orrs	r3, r2
 8007494:	d036      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800749c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074a0:	d018      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80074a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074a6:	d811      	bhi.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80074a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074ac:	d014      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80074ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074b2:	d80b      	bhi.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d011      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80074b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074bc:	d106      	bne.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074be:	4bb7      	ldr	r3, [pc, #732]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c2:	4ab6      	ldr	r2, [pc, #728]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80074ca:	e008      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074d2:	e004      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074d4:	bf00      	nop
 80074d6:	e002      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074d8:	bf00      	nop
 80074da:	e000      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10a      	bne.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074e6:	4bad      	ldr	r3, [pc, #692]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80074ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074f4:	4aa9      	ldr	r2, [pc, #676]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074f6:	430b      	orrs	r3, r1
 80074f8:	6553      	str	r3, [r2, #84]	@ 0x54
 80074fa:	e003      	b.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007500:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007510:	653b      	str	r3, [r7, #80]	@ 0x50
 8007512:	2300      	movs	r3, #0
 8007514:	657b      	str	r3, [r7, #84]	@ 0x54
 8007516:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800751a:	460b      	mov	r3, r1
 800751c:	4313      	orrs	r3, r2
 800751e:	d009      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007520:	4b9e      	ldr	r3, [pc, #632]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007524:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752e:	4a9b      	ldr	r2, [pc, #620]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007530:	430b      	orrs	r3, r1
 8007532:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007534:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007540:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007542:	2300      	movs	r3, #0
 8007544:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007546:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800754a:	460b      	mov	r3, r1
 800754c:	4313      	orrs	r3, r2
 800754e:	d009      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007550:	4b92      	ldr	r3, [pc, #584]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007554:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800755e:	4a8f      	ldr	r2, [pc, #572]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007560:	430b      	orrs	r3, r1
 8007562:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007570:	643b      	str	r3, [r7, #64]	@ 0x40
 8007572:	2300      	movs	r3, #0
 8007574:	647b      	str	r3, [r7, #68]	@ 0x44
 8007576:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800757a:	460b      	mov	r3, r1
 800757c:	4313      	orrs	r3, r2
 800757e:	d00e      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007580:	4b86      	ldr	r3, [pc, #536]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	4a85      	ldr	r2, [pc, #532]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007586:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800758a:	6113      	str	r3, [r2, #16]
 800758c:	4b83      	ldr	r3, [pc, #524]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800758e:	6919      	ldr	r1, [r3, #16]
 8007590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007594:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007598:	4a80      	ldr	r2, [pc, #512]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800759a:	430b      	orrs	r3, r1
 800759c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800759e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80075aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075ac:	2300      	movs	r3, #0
 80075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075b0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80075b4:	460b      	mov	r3, r1
 80075b6:	4313      	orrs	r3, r2
 80075b8:	d009      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80075ba:	4b78      	ldr	r3, [pc, #480]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80075c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c8:	4a74      	ldr	r2, [pc, #464]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075ca:	430b      	orrs	r3, r1
 80075cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80075ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80075da:	633b      	str	r3, [r7, #48]	@ 0x30
 80075dc:	2300      	movs	r3, #0
 80075de:	637b      	str	r3, [r7, #52]	@ 0x34
 80075e0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80075e4:	460b      	mov	r3, r1
 80075e6:	4313      	orrs	r3, r2
 80075e8:	d00a      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80075ea:	4b6c      	ldr	r3, [pc, #432]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ee:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80075f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fa:	4a68      	ldr	r2, [pc, #416]	@ (800779c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075fc:	430b      	orrs	r3, r1
 80075fe:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	2100      	movs	r1, #0
 800760a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007612:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007616:	460b      	mov	r3, r1
 8007618:	4313      	orrs	r3, r2
 800761a:	d011      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800761c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007620:	3308      	adds	r3, #8
 8007622:	2100      	movs	r1, #0
 8007624:	4618      	mov	r0, r3
 8007626:	f000 fb79 	bl	8007d1c <RCCEx_PLL2_Config>
 800762a:	4603      	mov	r3, r0
 800762c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007630:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007634:	2b00      	cmp	r3, #0
 8007636:	d003      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800763c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	2100      	movs	r1, #0
 800764a:	6239      	str	r1, [r7, #32]
 800764c:	f003 0302 	and.w	r3, r3, #2
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24
 8007652:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007656:	460b      	mov	r3, r1
 8007658:	4313      	orrs	r3, r2
 800765a:	d011      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800765c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007660:	3308      	adds	r3, #8
 8007662:	2101      	movs	r1, #1
 8007664:	4618      	mov	r0, r3
 8007666:	f000 fb59 	bl	8007d1c <RCCEx_PLL2_Config>
 800766a:	4603      	mov	r3, r0
 800766c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007670:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007674:	2b00      	cmp	r3, #0
 8007676:	d003      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007678:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800767c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007688:	2100      	movs	r1, #0
 800768a:	61b9      	str	r1, [r7, #24]
 800768c:	f003 0304 	and.w	r3, r3, #4
 8007690:	61fb      	str	r3, [r7, #28]
 8007692:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007696:	460b      	mov	r3, r1
 8007698:	4313      	orrs	r3, r2
 800769a:	d011      	beq.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800769c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076a0:	3308      	adds	r3, #8
 80076a2:	2102      	movs	r1, #2
 80076a4:	4618      	mov	r0, r3
 80076a6:	f000 fb39 	bl	8007d1c <RCCEx_PLL2_Config>
 80076aa:	4603      	mov	r3, r0
 80076ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80076b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d003      	beq.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80076c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c8:	2100      	movs	r1, #0
 80076ca:	6139      	str	r1, [r7, #16]
 80076cc:	f003 0308 	and.w	r3, r3, #8
 80076d0:	617b      	str	r3, [r7, #20]
 80076d2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80076d6:	460b      	mov	r3, r1
 80076d8:	4313      	orrs	r3, r2
 80076da:	d011      	beq.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80076dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e0:	3328      	adds	r3, #40	@ 0x28
 80076e2:	2100      	movs	r1, #0
 80076e4:	4618      	mov	r0, r3
 80076e6:	f000 fbcb 	bl	8007e80 <RCCEx_PLL3_Config>
 80076ea:	4603      	mov	r3, r0
 80076ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80076f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	2100      	movs	r1, #0
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	f003 0310 	and.w	r3, r3, #16
 8007710:	60fb      	str	r3, [r7, #12]
 8007712:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007716:	460b      	mov	r3, r1
 8007718:	4313      	orrs	r3, r2
 800771a:	d011      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800771c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007720:	3328      	adds	r3, #40	@ 0x28
 8007722:	2101      	movs	r1, #1
 8007724:	4618      	mov	r0, r3
 8007726:	f000 fbab 	bl	8007e80 <RCCEx_PLL3_Config>
 800772a:	4603      	mov	r3, r0
 800772c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007730:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007734:	2b00      	cmp	r3, #0
 8007736:	d003      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800773c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	2100      	movs	r1, #0
 800774a:	6039      	str	r1, [r7, #0]
 800774c:	f003 0320 	and.w	r3, r3, #32
 8007750:	607b      	str	r3, [r7, #4]
 8007752:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007756:	460b      	mov	r3, r1
 8007758:	4313      	orrs	r3, r2
 800775a:	d011      	beq.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800775c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007760:	3328      	adds	r3, #40	@ 0x28
 8007762:	2102      	movs	r1, #2
 8007764:	4618      	mov	r0, r3
 8007766:	f000 fb8b 	bl	8007e80 <RCCEx_PLL3_Config>
 800776a:	4603      	mov	r3, r0
 800776c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007770:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800777c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007780:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007788:	2300      	movs	r3, #0
 800778a:	e000      	b.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
}
 800778e:	4618      	mov	r0, r3
 8007790:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007794:	46bd      	mov	sp, r7
 8007796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800779a:	bf00      	nop
 800779c:	58024400 	.word	0x58024400

080077a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80077a4:	f7fe fe00 	bl	80063a8 <HAL_RCC_GetHCLKFreq>
 80077a8:	4602      	mov	r2, r0
 80077aa:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	091b      	lsrs	r3, r3, #4
 80077b0:	f003 0307 	and.w	r3, r3, #7
 80077b4:	4904      	ldr	r1, [pc, #16]	@ (80077c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80077b6:	5ccb      	ldrb	r3, [r1, r3]
 80077b8:	f003 031f 	and.w	r3, r3, #31
 80077bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	58024400 	.word	0x58024400
 80077c8:	0800ecc0 	.word	0x0800ecc0

080077cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b089      	sub	sp, #36	@ 0x24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80077d4:	4ba1      	ldr	r3, [pc, #644]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80077de:	4b9f      	ldr	r3, [pc, #636]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e2:	0b1b      	lsrs	r3, r3, #12
 80077e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80077ea:	4b9c      	ldr	r3, [pc, #624]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ee:	091b      	lsrs	r3, r3, #4
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80077f6:	4b99      	ldr	r3, [pc, #612]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077fa:	08db      	lsrs	r3, r3, #3
 80077fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	fb02 f303 	mul.w	r3, r2, r3
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800780e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 8111 	beq.w	8007a3c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	2b02      	cmp	r3, #2
 800781e:	f000 8083 	beq.w	8007928 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	2b02      	cmp	r3, #2
 8007826:	f200 80a1 	bhi.w	800796c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d003      	beq.n	8007838 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d056      	beq.n	80078e4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007836:	e099      	b.n	800796c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007838:	4b88      	ldr	r3, [pc, #544]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0320 	and.w	r3, r3, #32
 8007840:	2b00      	cmp	r3, #0
 8007842:	d02d      	beq.n	80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007844:	4b85      	ldr	r3, [pc, #532]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	08db      	lsrs	r3, r3, #3
 800784a:	f003 0303 	and.w	r3, r3, #3
 800784e:	4a84      	ldr	r2, [pc, #528]	@ (8007a60 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007850:	fa22 f303 	lsr.w	r3, r2, r3
 8007854:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	ee07 3a90 	vmov	s15, r3
 800785c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	ee07 3a90 	vmov	s15, r3
 8007866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800786a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800786e:	4b7b      	ldr	r3, [pc, #492]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800787e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007882:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800788a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800788e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800789a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800789e:	e087      	b.n	80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	ee07 3a90 	vmov	s15, r3
 80078a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078aa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a68 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80078ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078b2:	4b6a      	ldr	r3, [pc, #424]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80078c6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078e2:	e065      	b.n	80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80078f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078f6:	4b59      	ldr	r3, [pc, #356]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078fe:	ee07 3a90 	vmov	s15, r3
 8007902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007906:	ed97 6a03 	vldr	s12, [r7, #12]
 800790a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800790e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800791a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800791e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007922:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007926:	e043      	b.n	80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007932:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800793a:	4b48      	ldr	r3, [pc, #288]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800793c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800793e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007942:	ee07 3a90 	vmov	s15, r3
 8007946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800794a:	ed97 6a03 	vldr	s12, [r7, #12]
 800794e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800795a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800795e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800796a:	e021      	b.n	80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007976:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800797a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800797e:	4b37      	ldr	r3, [pc, #220]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007986:	ee07 3a90 	vmov	s15, r3
 800798a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800798e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007992:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800799a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800799e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80079b0:	4b2a      	ldr	r3, [pc, #168]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b4:	0a5b      	lsrs	r3, r3, #9
 80079b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079ba:	ee07 3a90 	vmov	s15, r3
 80079be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80079ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079d6:	ee17 2a90 	vmov	r2, s15
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80079de:	4b1f      	ldr	r3, [pc, #124]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e2:	0c1b      	lsrs	r3, r3, #16
 80079e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079e8:	ee07 3a90 	vmov	s15, r3
 80079ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80079fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a04:	ee17 2a90 	vmov	r2, s15
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007a0c:	4b13      	ldr	r3, [pc, #76]	@ (8007a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a10:	0e1b      	lsrs	r3, r3, #24
 8007a12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a16:	ee07 3a90 	vmov	s15, r3
 8007a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a26:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a32:	ee17 2a90 	vmov	r2, s15
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a3a:	e008      	b.n	8007a4e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	609a      	str	r2, [r3, #8]
}
 8007a4e:	bf00      	nop
 8007a50:	3724      	adds	r7, #36	@ 0x24
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	58024400 	.word	0x58024400
 8007a60:	03d09000 	.word	0x03d09000
 8007a64:	46000000 	.word	0x46000000
 8007a68:	4c742400 	.word	0x4c742400
 8007a6c:	4a742400 	.word	0x4a742400
 8007a70:	4af42400 	.word	0x4af42400

08007a74 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b089      	sub	sp, #36	@ 0x24
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a7c:	4ba1      	ldr	r3, [pc, #644]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a80:	f003 0303 	and.w	r3, r3, #3
 8007a84:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007a86:	4b9f      	ldr	r3, [pc, #636]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	0d1b      	lsrs	r3, r3, #20
 8007a8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a90:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007a92:	4b9c      	ldr	r3, [pc, #624]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a96:	0a1b      	lsrs	r3, r3, #8
 8007a98:	f003 0301 	and.w	r3, r3, #1
 8007a9c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007a9e:	4b99      	ldr	r3, [pc, #612]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa2:	08db      	lsrs	r3, r3, #3
 8007aa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	fb02 f303 	mul.w	r3, r2, r3
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 8111 	beq.w	8007ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	f000 8083 	beq.w	8007bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	2b02      	cmp	r3, #2
 8007ace:	f200 80a1 	bhi.w	8007c14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d003      	beq.n	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d056      	beq.n	8007b8c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007ade:	e099      	b.n	8007c14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ae0:	4b88      	ldr	r3, [pc, #544]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0320 	and.w	r3, r3, #32
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d02d      	beq.n	8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007aec:	4b85      	ldr	r3, [pc, #532]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	08db      	lsrs	r3, r3, #3
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	4a84      	ldr	r2, [pc, #528]	@ (8007d08 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007af8:	fa22 f303 	lsr.w	r3, r2, r3
 8007afc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	ee07 3a90 	vmov	s15, r3
 8007b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	ee07 3a90 	vmov	s15, r3
 8007b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b16:	4b7b      	ldr	r3, [pc, #492]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b1e:	ee07 3a90 	vmov	s15, r3
 8007b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007b46:	e087      	b.n	8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	ee07 3a90 	vmov	s15, r3
 8007b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007d10 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b5a:	4b6a      	ldr	r3, [pc, #424]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b62:	ee07 3a90 	vmov	s15, r3
 8007b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b8a:	e065      	b.n	8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	ee07 3a90 	vmov	s15, r3
 8007b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b9e:	4b59      	ldr	r3, [pc, #356]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ba6:	ee07 3a90 	vmov	s15, r3
 8007baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bce:	e043      	b.n	8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	ee07 3a90 	vmov	s15, r3
 8007bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007be2:	4b48      	ldr	r3, [pc, #288]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bea:	ee07 3a90 	vmov	s15, r3
 8007bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bf6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c12:	e021      	b.n	8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c26:	4b37      	ldr	r3, [pc, #220]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c2e:	ee07 3a90 	vmov	s15, r3
 8007c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c56:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007c58:	4b2a      	ldr	r3, [pc, #168]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5c:	0a5b      	lsrs	r3, r3, #9
 8007c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c62:	ee07 3a90 	vmov	s15, r3
 8007c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c72:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c7e:	ee17 2a90 	vmov	r2, s15
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007c86:	4b1f      	ldr	r3, [pc, #124]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8a:	0c1b      	lsrs	r3, r3, #16
 8007c8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c90:	ee07 3a90 	vmov	s15, r3
 8007c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ca0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ca4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cac:	ee17 2a90 	vmov	r2, s15
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007cb4:	4b13      	ldr	r3, [pc, #76]	@ (8007d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb8:	0e1b      	lsrs	r3, r3, #24
 8007cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cce:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cda:	ee17 2a90 	vmov	r2, s15
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007ce2:	e008      	b.n	8007cf6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	609a      	str	r2, [r3, #8]
}
 8007cf6:	bf00      	nop
 8007cf8:	3724      	adds	r7, #36	@ 0x24
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	58024400 	.word	0x58024400
 8007d08:	03d09000 	.word	0x03d09000
 8007d0c:	46000000 	.word	0x46000000
 8007d10:	4c742400 	.word	0x4c742400
 8007d14:	4a742400 	.word	0x4a742400
 8007d18:	4af42400 	.word	0x4af42400

08007d1c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d26:	2300      	movs	r3, #0
 8007d28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d2a:	4b53      	ldr	r3, [pc, #332]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d2e:	f003 0303 	and.w	r3, r3, #3
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	d101      	bne.n	8007d3a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e099      	b.n	8007e6e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a4e      	ldr	r2, [pc, #312]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d40:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d46:	f7fd f825 	bl	8004d94 <HAL_GetTick>
 8007d4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007d4c:	e008      	b.n	8007d60 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007d4e:	f7fd f821 	bl	8004d94 <HAL_GetTick>
 8007d52:	4602      	mov	r2, r0
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d901      	bls.n	8007d60 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e086      	b.n	8007e6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007d60:	4b45      	ldr	r3, [pc, #276]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1f0      	bne.n	8007d4e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007d6c:	4b42      	ldr	r3, [pc, #264]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d70:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	031b      	lsls	r3, r3, #12
 8007d7a:	493f      	ldr	r1, [pc, #252]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	3b01      	subs	r3, #1
 8007d86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	025b      	lsls	r3, r3, #9
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	431a      	orrs	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	041b      	lsls	r3, r3, #16
 8007d9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	3b01      	subs	r3, #1
 8007daa:	061b      	lsls	r3, r3, #24
 8007dac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007db0:	4931      	ldr	r1, [pc, #196]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007db2:	4313      	orrs	r3, r2
 8007db4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007db6:	4b30      	ldr	r3, [pc, #192]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	695b      	ldr	r3, [r3, #20]
 8007dc2:	492d      	ldr	r1, [pc, #180]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dcc:	f023 0220 	bic.w	r2, r3, #32
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	699b      	ldr	r3, [r3, #24]
 8007dd4:	4928      	ldr	r1, [pc, #160]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007dda:	4b27      	ldr	r3, [pc, #156]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dde:	4a26      	ldr	r2, [pc, #152]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007de0:	f023 0310 	bic.w	r3, r3, #16
 8007de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007de6:	4b24      	ldr	r3, [pc, #144]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007de8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007dea:	4b24      	ldr	r3, [pc, #144]	@ (8007e7c <RCCEx_PLL2_Config+0x160>)
 8007dec:	4013      	ands	r3, r2
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	69d2      	ldr	r2, [r2, #28]
 8007df2:	00d2      	lsls	r2, r2, #3
 8007df4:	4920      	ldr	r1, [pc, #128]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e00:	f043 0310 	orr.w	r3, r3, #16
 8007e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d106      	bne.n	8007e1a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e10:	4a19      	ldr	r2, [pc, #100]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e12:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e18:	e00f      	b.n	8007e3a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d106      	bne.n	8007e2e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007e20:	4b15      	ldr	r3, [pc, #84]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e24:	4a14      	ldr	r2, [pc, #80]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e2c:	e005      	b.n	8007e3a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007e2e:	4b12      	ldr	r3, [pc, #72]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e32:	4a11      	ldr	r2, [pc, #68]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e40:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e46:	f7fc ffa5 	bl	8004d94 <HAL_GetTick>
 8007e4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007e4c:	e008      	b.n	8007e60 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007e4e:	f7fc ffa1 	bl	8004d94 <HAL_GetTick>
 8007e52:	4602      	mov	r2, r0
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	d901      	bls.n	8007e60 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e006      	b.n	8007e6e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007e60:	4b05      	ldr	r3, [pc, #20]	@ (8007e78 <RCCEx_PLL2_Config+0x15c>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d0f0      	beq.n	8007e4e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	58024400 	.word	0x58024400
 8007e7c:	ffff0007 	.word	0xffff0007

08007e80 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e8e:	4b53      	ldr	r3, [pc, #332]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e92:	f003 0303 	and.w	r3, r3, #3
 8007e96:	2b03      	cmp	r3, #3
 8007e98:	d101      	bne.n	8007e9e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e099      	b.n	8007fd2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007e9e:	4b4f      	ldr	r3, [pc, #316]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a4e      	ldr	r2, [pc, #312]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007ea4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ea8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eaa:	f7fc ff73 	bl	8004d94 <HAL_GetTick>
 8007eae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007eb0:	e008      	b.n	8007ec4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007eb2:	f7fc ff6f 	bl	8004d94 <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d901      	bls.n	8007ec4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e086      	b.n	8007fd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007ec4:	4b45      	ldr	r3, [pc, #276]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1f0      	bne.n	8007eb2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007ed0:	4b42      	ldr	r3, [pc, #264]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	051b      	lsls	r3, r3, #20
 8007ede:	493f      	ldr	r1, [pc, #252]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	025b      	lsls	r3, r3, #9
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	3b01      	subs	r3, #1
 8007f00:	041b      	lsls	r3, r3, #16
 8007f02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007f06:	431a      	orrs	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	061b      	lsls	r3, r3, #24
 8007f10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007f14:	4931      	ldr	r1, [pc, #196]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f16:	4313      	orrs	r3, r2
 8007f18:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007f1a:	4b30      	ldr	r3, [pc, #192]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	492d      	ldr	r1, [pc, #180]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f30:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	4928      	ldr	r1, [pc, #160]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007f3e:	4b27      	ldr	r3, [pc, #156]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f42:	4a26      	ldr	r2, [pc, #152]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007f4a:	4b24      	ldr	r3, [pc, #144]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f4e:	4b24      	ldr	r3, [pc, #144]	@ (8007fe0 <RCCEx_PLL3_Config+0x160>)
 8007f50:	4013      	ands	r3, r2
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	69d2      	ldr	r2, [r2, #28]
 8007f56:	00d2      	lsls	r2, r2, #3
 8007f58:	4920      	ldr	r1, [pc, #128]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f62:	4a1e      	ldr	r2, [pc, #120]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d106      	bne.n	8007f7e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007f70:	4b1a      	ldr	r3, [pc, #104]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f74:	4a19      	ldr	r2, [pc, #100]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f7c:	e00f      	b.n	8007f9e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d106      	bne.n	8007f92 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007f84:	4b15      	ldr	r3, [pc, #84]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f88:	4a14      	ldr	r2, [pc, #80]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f8a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f90:	e005      	b.n	8007f9e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007f92:	4b12      	ldr	r3, [pc, #72]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f96:	4a11      	ldr	r2, [pc, #68]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007f98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007faa:	f7fc fef3 	bl	8004d94 <HAL_GetTick>
 8007fae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007fb0:	e008      	b.n	8007fc4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007fb2:	f7fc feef 	bl	8004d94 <HAL_GetTick>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	1ad3      	subs	r3, r2, r3
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	d901      	bls.n	8007fc4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e006      	b.n	8007fd2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007fc4:	4b05      	ldr	r3, [pc, #20]	@ (8007fdc <RCCEx_PLL3_Config+0x15c>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d0f0      	beq.n	8007fb2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	58024400 	.word	0x58024400
 8007fe0:	ffff0007 	.word	0xffff0007

08007fe4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e10f      	b.n	8008216 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a87      	ldr	r2, [pc, #540]	@ (8008220 <HAL_SPI_Init+0x23c>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d00f      	beq.n	8008026 <HAL_SPI_Init+0x42>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a86      	ldr	r2, [pc, #536]	@ (8008224 <HAL_SPI_Init+0x240>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d00a      	beq.n	8008026 <HAL_SPI_Init+0x42>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a84      	ldr	r2, [pc, #528]	@ (8008228 <HAL_SPI_Init+0x244>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d005      	beq.n	8008026 <HAL_SPI_Init+0x42>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	2b0f      	cmp	r3, #15
 8008020:	d901      	bls.n	8008026 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e0f7      	b.n	8008216 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fe2e 	bl	8008c88 <SPI_GetPacketSize>
 800802c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a7b      	ldr	r2, [pc, #492]	@ (8008220 <HAL_SPI_Init+0x23c>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d00c      	beq.n	8008052 <HAL_SPI_Init+0x6e>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a79      	ldr	r2, [pc, #484]	@ (8008224 <HAL_SPI_Init+0x240>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d007      	beq.n	8008052 <HAL_SPI_Init+0x6e>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a78      	ldr	r2, [pc, #480]	@ (8008228 <HAL_SPI_Init+0x244>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d002      	beq.n	8008052 <HAL_SPI_Init+0x6e>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2b08      	cmp	r3, #8
 8008050:	d811      	bhi.n	8008076 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008056:	4a72      	ldr	r2, [pc, #456]	@ (8008220 <HAL_SPI_Init+0x23c>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d009      	beq.n	8008070 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a70      	ldr	r2, [pc, #448]	@ (8008224 <HAL_SPI_Init+0x240>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d004      	beq.n	8008070 <HAL_SPI_Init+0x8c>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a6f      	ldr	r2, [pc, #444]	@ (8008228 <HAL_SPI_Init+0x244>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d104      	bne.n	800807a <HAL_SPI_Init+0x96>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2b10      	cmp	r3, #16
 8008074:	d901      	bls.n	800807a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e0cd      	b.n	8008216 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008080:	b2db      	uxtb	r3, r3
 8008082:	2b00      	cmp	r3, #0
 8008084:	d106      	bne.n	8008094 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7fc f9f6 	bl	8004480 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2202      	movs	r2, #2
 8008098:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f022 0201 	bic.w	r2, r2, #1
 80080aa:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80080b6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080c0:	d119      	bne.n	80080f6 <HAL_SPI_Init+0x112>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080ca:	d103      	bne.n	80080d4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d008      	beq.n	80080e6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10c      	bne.n	80080f6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80080e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080e4:	d107      	bne.n	80080f6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080f4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00f      	beq.n	8008122 <HAL_SPI_Init+0x13e>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	2b06      	cmp	r3, #6
 8008108:	d90b      	bls.n	8008122 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	430a      	orrs	r2, r1
 800811e:	601a      	str	r2, [r3, #0]
 8008120:	e007      	b.n	8008132 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008130:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	69da      	ldr	r2, [r3, #28]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813a:	431a      	orrs	r2, r3
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	431a      	orrs	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008144:	ea42 0103 	orr.w	r1, r2, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68da      	ldr	r2, [r3, #12]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	430a      	orrs	r2, r1
 8008152:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815c:	431a      	orrs	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699b      	ldr	r3, [r3, #24]
 8008168:	431a      	orrs	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	431a      	orrs	r2, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	431a      	orrs	r2, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a1b      	ldr	r3, [r3, #32]
 800817a:	431a      	orrs	r2, r3
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008186:	431a      	orrs	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	431a      	orrs	r2, r3
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008192:	ea42 0103 	orr.w	r1, r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d113      	bne.n	80081d2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081bc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80081d0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 0201 	bic.w	r2, r2, #1
 80081e0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d00a      	beq.n	8008204 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	430a      	orrs	r2, r1
 8008202:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	40013000 	.word	0x40013000
 8008224:	40003800 	.word	0x40003800
 8008228:	40003c00 	.word	0x40003c00

0800822c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b088      	sub	sp, #32
 8008230:	af02      	add	r7, sp, #8
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	603b      	str	r3, [r7, #0]
 8008238:	4613      	mov	r3, r2
 800823a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	3320      	adds	r3, #32
 8008242:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008244:	f7fc fda6 	bl	8004d94 <HAL_GetTick>
 8008248:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b01      	cmp	r3, #1
 8008254:	d001      	beq.n	800825a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8008256:	2302      	movs	r3, #2
 8008258:	e1d1      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <HAL_SPI_Transmit+0x3a>
 8008260:	88fb      	ldrh	r3, [r7, #6]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e1c9      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008270:	2b01      	cmp	r3, #1
 8008272:	d101      	bne.n	8008278 <HAL_SPI_Transmit+0x4c>
 8008274:	2302      	movs	r3, #2
 8008276:	e1c2      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2203      	movs	r2, #3
 8008284:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2200      	movs	r2, #0
 800828c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	88fa      	ldrh	r2, [r7, #6]
 800829a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	88fa      	ldrh	r2, [r7, #6]
 80082a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2200      	movs	r2, #0
 80082aa:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2200      	movs	r2, #0
 80082b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2200      	movs	r2, #0
 80082c6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80082d0:	d108      	bne.n	80082e4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082e0:	601a      	str	r2, [r3, #0]
 80082e2:	e009      	b.n	80082f8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80082f6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	4b96      	ldr	r3, [pc, #600]	@ (8008558 <HAL_SPI_Transmit+0x32c>)
 8008300:	4013      	ands	r3, r2
 8008302:	88f9      	ldrh	r1, [r7, #6]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	6812      	ldr	r2, [r2, #0]
 8008308:	430b      	orrs	r3, r1
 800830a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008324:	d107      	bne.n	8008336 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008334:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	68db      	ldr	r3, [r3, #12]
 800833a:	2b0f      	cmp	r3, #15
 800833c:	d947      	bls.n	80083ce <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800833e:	e03f      	b.n	80083c0 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	695b      	ldr	r3, [r3, #20]
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b02      	cmp	r3, #2
 800834c:	d114      	bne.n	8008378 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	6812      	ldr	r2, [r2, #0]
 8008358:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800835e:	1d1a      	adds	r2, r3, #4
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800836a:	b29b      	uxth	r3, r3
 800836c:	3b01      	subs	r3, #1
 800836e:	b29a      	uxth	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008376:	e023      	b.n	80083c0 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008378:	f7fc fd0c 	bl	8004d94 <HAL_GetTick>
 800837c:	4602      	mov	r2, r0
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	429a      	cmp	r2, r3
 8008386:	d803      	bhi.n	8008390 <HAL_SPI_Transmit+0x164>
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838e:	d102      	bne.n	8008396 <HAL_SPI_Transmit+0x16a>
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d114      	bne.n	80083c0 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f000 fba8 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80083bc:	2303      	movs	r3, #3
 80083be:	e11e      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1b9      	bne.n	8008340 <HAL_SPI_Transmit+0x114>
 80083cc:	e0f1      	b.n	80085b2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	68db      	ldr	r3, [r3, #12]
 80083d2:	2b07      	cmp	r3, #7
 80083d4:	f240 80e6 	bls.w	80085a4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80083d8:	e05d      	b.n	8008496 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	f003 0302 	and.w	r3, r3, #2
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d132      	bne.n	800844e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d918      	bls.n	8008426 <HAL_SPI_Transmit+0x1fa>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d014      	beq.n	8008426 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6812      	ldr	r2, [r2, #0]
 8008406:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800840c:	1d1a      	adds	r2, r3, #4
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008418:	b29b      	uxth	r3, r3
 800841a:	3b02      	subs	r3, #2
 800841c:	b29a      	uxth	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008424:	e037      	b.n	8008496 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800842a:	881a      	ldrh	r2, [r3, #0]
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008434:	1c9a      	adds	r2, r3, #2
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008440:	b29b      	uxth	r3, r3
 8008442:	3b01      	subs	r3, #1
 8008444:	b29a      	uxth	r2, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800844c:	e023      	b.n	8008496 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800844e:	f7fc fca1 	bl	8004d94 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	429a      	cmp	r2, r3
 800845c:	d803      	bhi.n	8008466 <HAL_SPI_Transmit+0x23a>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008464:	d102      	bne.n	800846c <HAL_SPI_Transmit+0x240>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d114      	bne.n	8008496 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f000 fb3d 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008478:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e0b3      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800849c:	b29b      	uxth	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d19b      	bne.n	80083da <HAL_SPI_Transmit+0x1ae>
 80084a2:	e086      	b.n	80085b2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d154      	bne.n	800855c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2b03      	cmp	r3, #3
 80084bc:	d918      	bls.n	80084f0 <HAL_SPI_Transmit+0x2c4>
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084c2:	2b40      	cmp	r3, #64	@ 0x40
 80084c4:	d914      	bls.n	80084f0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	6812      	ldr	r2, [r2, #0]
 80084d0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d6:	1d1a      	adds	r2, r3, #4
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	3b04      	subs	r3, #4
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80084ee:	e059      	b.n	80085a4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d917      	bls.n	800852c <HAL_SPI_Transmit+0x300>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008500:	2b00      	cmp	r3, #0
 8008502:	d013      	beq.n	800852c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008508:	881a      	ldrh	r2, [r3, #0]
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008512:	1c9a      	adds	r2, r3, #2
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800851e:	b29b      	uxth	r3, r3
 8008520:	3b02      	subs	r3, #2
 8008522:	b29a      	uxth	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800852a:	e03b      	b.n	80085a4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3320      	adds	r3, #32
 8008536:	7812      	ldrb	r2, [r2, #0]
 8008538:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800853e:	1c5a      	adds	r2, r3, #1
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800854a:	b29b      	uxth	r3, r3
 800854c:	3b01      	subs	r3, #1
 800854e:	b29a      	uxth	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008556:	e025      	b.n	80085a4 <HAL_SPI_Transmit+0x378>
 8008558:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800855c:	f7fc fc1a 	bl	8004d94 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	429a      	cmp	r2, r3
 800856a:	d803      	bhi.n	8008574 <HAL_SPI_Transmit+0x348>
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008572:	d102      	bne.n	800857a <HAL_SPI_Transmit+0x34e>
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d114      	bne.n	80085a4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f000 fab6 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008586:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e02c      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f47f af79 	bne.w	80084a4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	9300      	str	r3, [sp, #0]
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2200      	movs	r2, #0
 80085ba:	2108      	movs	r1, #8
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f000 fb35 	bl	8008c2c <SPI_WaitOnFlagUntilTimeout>
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d007      	beq.n	80085d8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085ce:	f043 0220 	orr.w	r2, r3, #32
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80085d8:	68f8      	ldr	r0, [r7, #12]
 80085da:	f000 fa87 	bl	8008aec <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d001      	beq.n	80085fc <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	e000      	b.n	80085fe <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80085fc:	2300      	movs	r3, #0
  }
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3718      	adds	r7, #24
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop

08008608 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b088      	sub	sp, #32
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861c:	095b      	lsrs	r3, r3, #5
 800861e:	b29b      	uxth	r3, r3
 8008620:	3301      	adds	r3, #1
 8008622:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3330      	adds	r3, #48	@ 0x30
 800862a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800862c:	f7fc fbb2 	bl	8004d94 <HAL_GetTick>
 8008630:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b01      	cmp	r3, #1
 800863c:	d001      	beq.n	8008642 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800863e:	2302      	movs	r3, #2
 8008640:	e250      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <HAL_SPI_Receive+0x46>
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e248      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008658:	2b01      	cmp	r3, #1
 800865a:	d101      	bne.n	8008660 <HAL_SPI_Receive+0x58>
 800865c:	2302      	movs	r3, #2
 800865e:	e241      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2204      	movs	r2, #4
 800866c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	88fa      	ldrh	r2, [r7, #6]
 8008682:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	88fa      	ldrh	r2, [r7, #6]
 800868a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2200      	movs	r2, #0
 80086ae:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80086b8:	d108      	bne.n	80086cc <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80086c8:	601a      	str	r2, [r3, #0]
 80086ca:	e009      	b.n	80086e0 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80086de:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685a      	ldr	r2, [r3, #4]
 80086e6:	4b95      	ldr	r3, [pc, #596]	@ (800893c <HAL_SPI_Receive+0x334>)
 80086e8:	4013      	ands	r3, r2
 80086ea:	88f9      	ldrh	r1, [r7, #6]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	6812      	ldr	r2, [r2, #0]
 80086f0:	430b      	orrs	r3, r1
 80086f2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f042 0201 	orr.w	r2, r2, #1
 8008702:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800870c:	d107      	bne.n	800871e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800871c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	2b0f      	cmp	r3, #15
 8008724:	d96c      	bls.n	8008800 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008726:	e064      	b.n	80087f2 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	695b      	ldr	r3, [r3, #20]
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b01      	cmp	r3, #1
 800873c:	d114      	bne.n	8008768 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008746:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008748:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800874e:	1d1a      	adds	r2, r3, #4
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800875a:	b29b      	uxth	r3, r3
 800875c:	3b01      	subs	r3, #1
 800875e:	b29a      	uxth	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008766:	e044      	b.n	80087f2 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800876e:	b29b      	uxth	r3, r3
 8008770:	8bfa      	ldrh	r2, [r7, #30]
 8008772:	429a      	cmp	r2, r3
 8008774:	d919      	bls.n	80087aa <HAL_SPI_Receive+0x1a2>
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d014      	beq.n	80087aa <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008788:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800878a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008790:	1d1a      	adds	r2, r3, #4
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800879c:	b29b      	uxth	r3, r3
 800879e:	3b01      	subs	r3, #1
 80087a0:	b29a      	uxth	r2, r3
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80087a8:	e023      	b.n	80087f2 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087aa:	f7fc faf3 	bl	8004d94 <HAL_GetTick>
 80087ae:	4602      	mov	r2, r0
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d803      	bhi.n	80087c2 <HAL_SPI_Receive+0x1ba>
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c0:	d102      	bne.n	80087c8 <HAL_SPI_Receive+0x1c0>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d114      	bne.n	80087f2 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f000 f98f 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e178      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d194      	bne.n	8008728 <HAL_SPI_Receive+0x120>
 80087fe:	e15e      	b.n	8008abe <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	2b07      	cmp	r3, #7
 8008806:	f240 8153 	bls.w	8008ab0 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800880a:	e08f      	b.n	800892c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	695b      	ldr	r3, [r3, #20]
 800881a:	f003 0301 	and.w	r3, r3, #1
 800881e:	2b01      	cmp	r3, #1
 8008820:	d114      	bne.n	800884c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008826:	69ba      	ldr	r2, [r7, #24]
 8008828:	8812      	ldrh	r2, [r2, #0]
 800882a:	b292      	uxth	r2, r2
 800882c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008832:	1c9a      	adds	r2, r3, #2
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800883e:	b29b      	uxth	r3, r3
 8008840:	3b01      	subs	r3, #1
 8008842:	b29a      	uxth	r2, r3
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800884a:	e06f      	b.n	800892c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008852:	b29b      	uxth	r3, r3
 8008854:	8bfa      	ldrh	r2, [r7, #30]
 8008856:	429a      	cmp	r2, r3
 8008858:	d924      	bls.n	80088a4 <HAL_SPI_Receive+0x29c>
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01f      	beq.n	80088a4 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	8812      	ldrh	r2, [r2, #0]
 800886c:	b292      	uxth	r2, r2
 800886e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008874:	1c9a      	adds	r2, r3, #2
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800887e:	69ba      	ldr	r2, [r7, #24]
 8008880:	8812      	ldrh	r2, [r2, #0]
 8008882:	b292      	uxth	r2, r2
 8008884:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800888a:	1c9a      	adds	r2, r3, #2
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008896:	b29b      	uxth	r3, r3
 8008898:	3b02      	subs	r3, #2
 800889a:	b29a      	uxth	r2, r3
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088a2:	e043      	b.n	800892c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d119      	bne.n	80088e4 <HAL_SPI_Receive+0x2dc>
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d014      	beq.n	80088e4 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088be:	69ba      	ldr	r2, [r7, #24]
 80088c0:	8812      	ldrh	r2, [r2, #0]
 80088c2:	b292      	uxth	r2, r2
 80088c4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088ca:	1c9a      	adds	r2, r3, #2
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	3b01      	subs	r3, #1
 80088da:	b29a      	uxth	r2, r3
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088e2:	e023      	b.n	800892c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088e4:	f7fc fa56 	bl	8004d94 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	683a      	ldr	r2, [r7, #0]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d803      	bhi.n	80088fc <HAL_SPI_Receive+0x2f4>
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088fa:	d102      	bne.n	8008902 <HAL_SPI_Receive+0x2fa>
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d114      	bne.n	800892c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f000 f8f2 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800890e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2200      	movs	r2, #0
 8008924:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008928:	2303      	movs	r3, #3
 800892a:	e0db      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008932:	b29b      	uxth	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	f47f af69 	bne.w	800880c <HAL_SPI_Receive+0x204>
 800893a:	e0c0      	b.n	8008abe <HAL_SPI_Receive+0x4b6>
 800893c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	695b      	ldr	r3, [r3, #20]
 8008946:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	2b01      	cmp	r3, #1
 8008954:	d117      	bne.n	8008986 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008962:	7812      	ldrb	r2, [r2, #0]
 8008964:	b2d2      	uxtb	r2, r2
 8008966:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008978:	b29b      	uxth	r3, r3
 800897a:	3b01      	subs	r3, #1
 800897c:	b29a      	uxth	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008984:	e094      	b.n	8008ab0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800898c:	b29b      	uxth	r3, r3
 800898e:	8bfa      	ldrh	r2, [r7, #30]
 8008990:	429a      	cmp	r2, r3
 8008992:	d946      	bls.n	8008a22 <HAL_SPI_Receive+0x41a>
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800899a:	2b00      	cmp	r3, #0
 800899c:	d041      	beq.n	8008a22 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089aa:	7812      	ldrb	r2, [r2, #0]
 80089ac:	b2d2      	uxtb	r2, r2
 80089ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089b4:	1c5a      	adds	r2, r3, #1
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089c6:	7812      	ldrb	r2, [r2, #0]
 80089c8:	b2d2      	uxtb	r2, r2
 80089ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089d0:	1c5a      	adds	r2, r3, #1
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089e2:	7812      	ldrb	r2, [r2, #0]
 80089e4:	b2d2      	uxtb	r2, r2
 80089e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089ec:	1c5a      	adds	r2, r3, #1
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089fe:	7812      	ldrb	r2, [r2, #0]
 8008a00:	b2d2      	uxtb	r2, r2
 8008a02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a08:	1c5a      	adds	r2, r3, #1
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	3b04      	subs	r3, #4
 8008a18:	b29a      	uxth	r2, r3
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008a20:	e046      	b.n	8008ab0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d81c      	bhi.n	8008a68 <HAL_SPI_Receive+0x460>
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d017      	beq.n	8008a68 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a44:	7812      	ldrb	r2, [r2, #0]
 8008a46:	b2d2      	uxtb	r2, r2
 8008a48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a4e:	1c5a      	adds	r2, r3, #1
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	b29a      	uxth	r2, r3
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008a66:	e023      	b.n	8008ab0 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a68:	f7fc f994 	bl	8004d94 <HAL_GetTick>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	1ad3      	subs	r3, r2, r3
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d803      	bhi.n	8008a80 <HAL_SPI_Receive+0x478>
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a7e:	d102      	bne.n	8008a86 <HAL_SPI_Receive+0x47e>
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d114      	bne.n	8008ab0 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008a86:	68f8      	ldr	r0, [r7, #12]
 8008a88:	f000 f830 	bl	8008aec <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e019      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	f47f af41 	bne.w	8008940 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 f814 	bl	8008aec <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d001      	beq.n	8008ae2 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e000      	b.n	8008ae4 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
  }
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3720      	adds	r7, #32
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	699a      	ldr	r2, [r3, #24]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f042 0208 	orr.w	r2, r2, #8
 8008b0a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	699a      	ldr	r2, [r3, #24]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0210 	orr.w	r2, r2, #16
 8008b1a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f022 0201 	bic.w	r2, r2, #1
 8008b2a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6919      	ldr	r1, [r3, #16]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	4b3c      	ldr	r3, [pc, #240]	@ (8008c28 <SPI_CloseTransfer+0x13c>)
 8008b38:	400b      	ands	r3, r1
 8008b3a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689a      	ldr	r2, [r3, #8]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008b4a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b04      	cmp	r3, #4
 8008b56:	d014      	beq.n	8008b82 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f003 0320 	and.w	r3, r3, #32
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00f      	beq.n	8008b82 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b68:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	699a      	ldr	r2, [r3, #24]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f042 0220 	orr.w	r2, r2, #32
 8008b80:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d014      	beq.n	8008bb8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d00f      	beq.n	8008bb8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b9e:	f043 0204 	orr.w	r2, r3, #4
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	699a      	ldr	r2, [r3, #24]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bb6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d00f      	beq.n	8008be2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bc8:	f043 0201 	orr.w	r2, r3, #1
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	699a      	ldr	r2, [r3, #24]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008be0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00f      	beq.n	8008c0c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bf2:	f043 0208 	orr.w	r2, r3, #8
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	699a      	ldr	r2, [r3, #24]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c0a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008c1c:	bf00      	nop
 8008c1e:	3714      	adds	r7, #20
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr
 8008c28:	fffffc90 	.word	0xfffffc90

08008c2c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	603b      	str	r3, [r7, #0]
 8008c38:	4613      	mov	r3, r2
 8008c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008c3c:	e010      	b.n	8008c60 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c3e:	f7fc f8a9 	bl	8004d94 <HAL_GetTick>
 8008c42:	4602      	mov	r2, r0
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	683a      	ldr	r2, [r7, #0]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d803      	bhi.n	8008c56 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c54:	d102      	bne.n	8008c5c <SPI_WaitOnFlagUntilTimeout+0x30>
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d101      	bne.n	8008c60 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e00f      	b.n	8008c80 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	695a      	ldr	r2, [r3, #20]
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	bf0c      	ite	eq
 8008c70:	2301      	moveq	r3, #1
 8008c72:	2300      	movne	r3, #0
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	461a      	mov	r2, r3
 8008c78:	79fb      	ldrb	r3, [r7, #7]
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d0df      	beq.n	8008c3e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3710      	adds	r7, #16
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	3301      	adds	r3, #1
 8008c98:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	3307      	adds	r3, #7
 8008ca6:	08db      	lsrs	r3, r3, #3
 8008ca8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	fb02 f303 	mul.w	r3, r2, r3
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b082      	sub	sp, #8
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d101      	bne.n	8008cd0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e042      	b.n	8008d56 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d106      	bne.n	8008ce8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f83b 	bl	8008d5e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2224      	movs	r2, #36	@ 0x24
 8008cec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f022 0201 	bic.w	r2, r2, #1
 8008cfe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 ff2d 	bl	8009b68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 f8be 	bl	8008e90 <UART_SetConfig>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d101      	bne.n	8008d1e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e01b      	b.n	8008d56 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	685a      	ldr	r2, [r3, #4]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d2c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	689a      	ldr	r2, [r3, #8]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d3c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f042 0201 	orr.w	r2, r2, #1
 8008d4c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 ffac 	bl	8009cac <UART_CheckIdleState>
 8008d54:	4603      	mov	r3, r0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3708      	adds	r7, #8
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b083      	sub	sp, #12
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008d66:	bf00      	nop
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b08a      	sub	sp, #40	@ 0x28
 8008d76:	af02      	add	r7, sp, #8
 8008d78:	60f8      	str	r0, [r7, #12]
 8008d7a:	60b9      	str	r1, [r7, #8]
 8008d7c:	603b      	str	r3, [r7, #0]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d88:	2b20      	cmp	r3, #32
 8008d8a:	d17b      	bne.n	8008e84 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d002      	beq.n	8008d98 <HAL_UART_Transmit+0x26>
 8008d92:	88fb      	ldrh	r3, [r7, #6]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d101      	bne.n	8008d9c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e074      	b.n	8008e86 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2221      	movs	r2, #33	@ 0x21
 8008da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008dac:	f7fb fff2 	bl	8004d94 <HAL_GetTick>
 8008db0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	88fa      	ldrh	r2, [r7, #6]
 8008db6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	88fa      	ldrh	r2, [r7, #6]
 8008dbe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dca:	d108      	bne.n	8008dde <HAL_UART_Transmit+0x6c>
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	691b      	ldr	r3, [r3, #16]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d104      	bne.n	8008dde <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	61bb      	str	r3, [r7, #24]
 8008ddc:	e003      	b.n	8008de6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008de2:	2300      	movs	r3, #0
 8008de4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008de6:	e030      	b.n	8008e4a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	2200      	movs	r2, #0
 8008df0:	2180      	movs	r1, #128	@ 0x80
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f001 f804 	bl	8009e00 <UART_WaitOnFlagUntilTimeout>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d005      	beq.n	8008e0a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e03d      	b.n	8008e86 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d10b      	bne.n	8008e28 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	881b      	ldrh	r3, [r3, #0]
 8008e14:	461a      	mov	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	3302      	adds	r3, #2
 8008e24:	61bb      	str	r3, [r7, #24]
 8008e26:	e007      	b.n	8008e38 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	781a      	ldrb	r2, [r3, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	3301      	adds	r3, #1
 8008e36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	3b01      	subs	r3, #1
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1c8      	bne.n	8008de8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	9300      	str	r3, [sp, #0]
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2140      	movs	r1, #64	@ 0x40
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 ffcd 	bl	8009e00 <UART_WaitOnFlagUntilTimeout>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d005      	beq.n	8008e78 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2220      	movs	r2, #32
 8008e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008e74:	2303      	movs	r3, #3
 8008e76:	e006      	b.n	8008e86 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	e000      	b.n	8008e86 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008e84:	2302      	movs	r3, #2
  }
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3720      	adds	r7, #32
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
	...

08008e90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e94:	b092      	sub	sp, #72	@ 0x48
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	689a      	ldr	r2, [r3, #8]
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	431a      	orrs	r2, r3
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	695b      	ldr	r3, [r3, #20]
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	681a      	ldr	r2, [r3, #0]
 8008ebe:	4bbe      	ldr	r3, [pc, #760]	@ (80091b8 <UART_SetConfig+0x328>)
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	6812      	ldr	r2, [r2, #0]
 8008ec6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ec8:	430b      	orrs	r3, r1
 8008eca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	68da      	ldr	r2, [r3, #12]
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	430a      	orrs	r2, r1
 8008ee0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	699b      	ldr	r3, [r3, #24]
 8008ee6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4ab3      	ldr	r2, [pc, #716]	@ (80091bc <UART_SetConfig+0x32c>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d004      	beq.n	8008efc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	689a      	ldr	r2, [r3, #8]
 8008f02:	4baf      	ldr	r3, [pc, #700]	@ (80091c0 <UART_SetConfig+0x330>)
 8008f04:	4013      	ands	r3, r2
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	6812      	ldr	r2, [r2, #0]
 8008f0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f0c:	430b      	orrs	r3, r1
 8008f0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f16:	f023 010f 	bic.w	r1, r3, #15
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4aa6      	ldr	r2, [pc, #664]	@ (80091c4 <UART_SetConfig+0x334>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d177      	bne.n	8009020 <UART_SetConfig+0x190>
 8008f30:	4ba5      	ldr	r3, [pc, #660]	@ (80091c8 <UART_SetConfig+0x338>)
 8008f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f38:	2b28      	cmp	r3, #40	@ 0x28
 8008f3a:	d86d      	bhi.n	8009018 <UART_SetConfig+0x188>
 8008f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f44 <UART_SetConfig+0xb4>)
 8008f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f42:	bf00      	nop
 8008f44:	08008fe9 	.word	0x08008fe9
 8008f48:	08009019 	.word	0x08009019
 8008f4c:	08009019 	.word	0x08009019
 8008f50:	08009019 	.word	0x08009019
 8008f54:	08009019 	.word	0x08009019
 8008f58:	08009019 	.word	0x08009019
 8008f5c:	08009019 	.word	0x08009019
 8008f60:	08009019 	.word	0x08009019
 8008f64:	08008ff1 	.word	0x08008ff1
 8008f68:	08009019 	.word	0x08009019
 8008f6c:	08009019 	.word	0x08009019
 8008f70:	08009019 	.word	0x08009019
 8008f74:	08009019 	.word	0x08009019
 8008f78:	08009019 	.word	0x08009019
 8008f7c:	08009019 	.word	0x08009019
 8008f80:	08009019 	.word	0x08009019
 8008f84:	08008ff9 	.word	0x08008ff9
 8008f88:	08009019 	.word	0x08009019
 8008f8c:	08009019 	.word	0x08009019
 8008f90:	08009019 	.word	0x08009019
 8008f94:	08009019 	.word	0x08009019
 8008f98:	08009019 	.word	0x08009019
 8008f9c:	08009019 	.word	0x08009019
 8008fa0:	08009019 	.word	0x08009019
 8008fa4:	08009001 	.word	0x08009001
 8008fa8:	08009019 	.word	0x08009019
 8008fac:	08009019 	.word	0x08009019
 8008fb0:	08009019 	.word	0x08009019
 8008fb4:	08009019 	.word	0x08009019
 8008fb8:	08009019 	.word	0x08009019
 8008fbc:	08009019 	.word	0x08009019
 8008fc0:	08009019 	.word	0x08009019
 8008fc4:	08009009 	.word	0x08009009
 8008fc8:	08009019 	.word	0x08009019
 8008fcc:	08009019 	.word	0x08009019
 8008fd0:	08009019 	.word	0x08009019
 8008fd4:	08009019 	.word	0x08009019
 8008fd8:	08009019 	.word	0x08009019
 8008fdc:	08009019 	.word	0x08009019
 8008fe0:	08009019 	.word	0x08009019
 8008fe4:	08009011 	.word	0x08009011
 8008fe8:	2301      	movs	r3, #1
 8008fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fee:	e326      	b.n	800963e <UART_SetConfig+0x7ae>
 8008ff0:	2304      	movs	r3, #4
 8008ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ff6:	e322      	b.n	800963e <UART_SetConfig+0x7ae>
 8008ff8:	2308      	movs	r3, #8
 8008ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ffe:	e31e      	b.n	800963e <UART_SetConfig+0x7ae>
 8009000:	2310      	movs	r3, #16
 8009002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009006:	e31a      	b.n	800963e <UART_SetConfig+0x7ae>
 8009008:	2320      	movs	r3, #32
 800900a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900e:	e316      	b.n	800963e <UART_SetConfig+0x7ae>
 8009010:	2340      	movs	r3, #64	@ 0x40
 8009012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009016:	e312      	b.n	800963e <UART_SetConfig+0x7ae>
 8009018:	2380      	movs	r3, #128	@ 0x80
 800901a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901e:	e30e      	b.n	800963e <UART_SetConfig+0x7ae>
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a69      	ldr	r2, [pc, #420]	@ (80091cc <UART_SetConfig+0x33c>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d130      	bne.n	800908c <UART_SetConfig+0x1fc>
 800902a:	4b67      	ldr	r3, [pc, #412]	@ (80091c8 <UART_SetConfig+0x338>)
 800902c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800902e:	f003 0307 	and.w	r3, r3, #7
 8009032:	2b05      	cmp	r3, #5
 8009034:	d826      	bhi.n	8009084 <UART_SetConfig+0x1f4>
 8009036:	a201      	add	r2, pc, #4	@ (adr r2, 800903c <UART_SetConfig+0x1ac>)
 8009038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800903c:	08009055 	.word	0x08009055
 8009040:	0800905d 	.word	0x0800905d
 8009044:	08009065 	.word	0x08009065
 8009048:	0800906d 	.word	0x0800906d
 800904c:	08009075 	.word	0x08009075
 8009050:	0800907d 	.word	0x0800907d
 8009054:	2300      	movs	r3, #0
 8009056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905a:	e2f0      	b.n	800963e <UART_SetConfig+0x7ae>
 800905c:	2304      	movs	r3, #4
 800905e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009062:	e2ec      	b.n	800963e <UART_SetConfig+0x7ae>
 8009064:	2308      	movs	r3, #8
 8009066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800906a:	e2e8      	b.n	800963e <UART_SetConfig+0x7ae>
 800906c:	2310      	movs	r3, #16
 800906e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009072:	e2e4      	b.n	800963e <UART_SetConfig+0x7ae>
 8009074:	2320      	movs	r3, #32
 8009076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907a:	e2e0      	b.n	800963e <UART_SetConfig+0x7ae>
 800907c:	2340      	movs	r3, #64	@ 0x40
 800907e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009082:	e2dc      	b.n	800963e <UART_SetConfig+0x7ae>
 8009084:	2380      	movs	r3, #128	@ 0x80
 8009086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800908a:	e2d8      	b.n	800963e <UART_SetConfig+0x7ae>
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a4f      	ldr	r2, [pc, #316]	@ (80091d0 <UART_SetConfig+0x340>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d130      	bne.n	80090f8 <UART_SetConfig+0x268>
 8009096:	4b4c      	ldr	r3, [pc, #304]	@ (80091c8 <UART_SetConfig+0x338>)
 8009098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800909a:	f003 0307 	and.w	r3, r3, #7
 800909e:	2b05      	cmp	r3, #5
 80090a0:	d826      	bhi.n	80090f0 <UART_SetConfig+0x260>
 80090a2:	a201      	add	r2, pc, #4	@ (adr r2, 80090a8 <UART_SetConfig+0x218>)
 80090a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a8:	080090c1 	.word	0x080090c1
 80090ac:	080090c9 	.word	0x080090c9
 80090b0:	080090d1 	.word	0x080090d1
 80090b4:	080090d9 	.word	0x080090d9
 80090b8:	080090e1 	.word	0x080090e1
 80090bc:	080090e9 	.word	0x080090e9
 80090c0:	2300      	movs	r3, #0
 80090c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c6:	e2ba      	b.n	800963e <UART_SetConfig+0x7ae>
 80090c8:	2304      	movs	r3, #4
 80090ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ce:	e2b6      	b.n	800963e <UART_SetConfig+0x7ae>
 80090d0:	2308      	movs	r3, #8
 80090d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d6:	e2b2      	b.n	800963e <UART_SetConfig+0x7ae>
 80090d8:	2310      	movs	r3, #16
 80090da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090de:	e2ae      	b.n	800963e <UART_SetConfig+0x7ae>
 80090e0:	2320      	movs	r3, #32
 80090e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e6:	e2aa      	b.n	800963e <UART_SetConfig+0x7ae>
 80090e8:	2340      	movs	r3, #64	@ 0x40
 80090ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ee:	e2a6      	b.n	800963e <UART_SetConfig+0x7ae>
 80090f0:	2380      	movs	r3, #128	@ 0x80
 80090f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f6:	e2a2      	b.n	800963e <UART_SetConfig+0x7ae>
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a35      	ldr	r2, [pc, #212]	@ (80091d4 <UART_SetConfig+0x344>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d130      	bne.n	8009164 <UART_SetConfig+0x2d4>
 8009102:	4b31      	ldr	r3, [pc, #196]	@ (80091c8 <UART_SetConfig+0x338>)
 8009104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009106:	f003 0307 	and.w	r3, r3, #7
 800910a:	2b05      	cmp	r3, #5
 800910c:	d826      	bhi.n	800915c <UART_SetConfig+0x2cc>
 800910e:	a201      	add	r2, pc, #4	@ (adr r2, 8009114 <UART_SetConfig+0x284>)
 8009110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009114:	0800912d 	.word	0x0800912d
 8009118:	08009135 	.word	0x08009135
 800911c:	0800913d 	.word	0x0800913d
 8009120:	08009145 	.word	0x08009145
 8009124:	0800914d 	.word	0x0800914d
 8009128:	08009155 	.word	0x08009155
 800912c:	2300      	movs	r3, #0
 800912e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009132:	e284      	b.n	800963e <UART_SetConfig+0x7ae>
 8009134:	2304      	movs	r3, #4
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e280      	b.n	800963e <UART_SetConfig+0x7ae>
 800913c:	2308      	movs	r3, #8
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e27c      	b.n	800963e <UART_SetConfig+0x7ae>
 8009144:	2310      	movs	r3, #16
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e278      	b.n	800963e <UART_SetConfig+0x7ae>
 800914c:	2320      	movs	r3, #32
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e274      	b.n	800963e <UART_SetConfig+0x7ae>
 8009154:	2340      	movs	r3, #64	@ 0x40
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e270      	b.n	800963e <UART_SetConfig+0x7ae>
 800915c:	2380      	movs	r3, #128	@ 0x80
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e26c      	b.n	800963e <UART_SetConfig+0x7ae>
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a1b      	ldr	r2, [pc, #108]	@ (80091d8 <UART_SetConfig+0x348>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d142      	bne.n	80091f4 <UART_SetConfig+0x364>
 800916e:	4b16      	ldr	r3, [pc, #88]	@ (80091c8 <UART_SetConfig+0x338>)
 8009170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009172:	f003 0307 	and.w	r3, r3, #7
 8009176:	2b05      	cmp	r3, #5
 8009178:	d838      	bhi.n	80091ec <UART_SetConfig+0x35c>
 800917a:	a201      	add	r2, pc, #4	@ (adr r2, 8009180 <UART_SetConfig+0x2f0>)
 800917c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009180:	08009199 	.word	0x08009199
 8009184:	080091a1 	.word	0x080091a1
 8009188:	080091a9 	.word	0x080091a9
 800918c:	080091b1 	.word	0x080091b1
 8009190:	080091dd 	.word	0x080091dd
 8009194:	080091e5 	.word	0x080091e5
 8009198:	2300      	movs	r3, #0
 800919a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919e:	e24e      	b.n	800963e <UART_SetConfig+0x7ae>
 80091a0:	2304      	movs	r3, #4
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e24a      	b.n	800963e <UART_SetConfig+0x7ae>
 80091a8:	2308      	movs	r3, #8
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e246      	b.n	800963e <UART_SetConfig+0x7ae>
 80091b0:	2310      	movs	r3, #16
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e242      	b.n	800963e <UART_SetConfig+0x7ae>
 80091b8:	cfff69f3 	.word	0xcfff69f3
 80091bc:	58000c00 	.word	0x58000c00
 80091c0:	11fff4ff 	.word	0x11fff4ff
 80091c4:	40011000 	.word	0x40011000
 80091c8:	58024400 	.word	0x58024400
 80091cc:	40004400 	.word	0x40004400
 80091d0:	40004800 	.word	0x40004800
 80091d4:	40004c00 	.word	0x40004c00
 80091d8:	40005000 	.word	0x40005000
 80091dc:	2320      	movs	r3, #32
 80091de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e2:	e22c      	b.n	800963e <UART_SetConfig+0x7ae>
 80091e4:	2340      	movs	r3, #64	@ 0x40
 80091e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ea:	e228      	b.n	800963e <UART_SetConfig+0x7ae>
 80091ec:	2380      	movs	r3, #128	@ 0x80
 80091ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f2:	e224      	b.n	800963e <UART_SetConfig+0x7ae>
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4ab1      	ldr	r2, [pc, #708]	@ (80094c0 <UART_SetConfig+0x630>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d176      	bne.n	80092ec <UART_SetConfig+0x45c>
 80091fe:	4bb1      	ldr	r3, [pc, #708]	@ (80094c4 <UART_SetConfig+0x634>)
 8009200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009202:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009206:	2b28      	cmp	r3, #40	@ 0x28
 8009208:	d86c      	bhi.n	80092e4 <UART_SetConfig+0x454>
 800920a:	a201      	add	r2, pc, #4	@ (adr r2, 8009210 <UART_SetConfig+0x380>)
 800920c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009210:	080092b5 	.word	0x080092b5
 8009214:	080092e5 	.word	0x080092e5
 8009218:	080092e5 	.word	0x080092e5
 800921c:	080092e5 	.word	0x080092e5
 8009220:	080092e5 	.word	0x080092e5
 8009224:	080092e5 	.word	0x080092e5
 8009228:	080092e5 	.word	0x080092e5
 800922c:	080092e5 	.word	0x080092e5
 8009230:	080092bd 	.word	0x080092bd
 8009234:	080092e5 	.word	0x080092e5
 8009238:	080092e5 	.word	0x080092e5
 800923c:	080092e5 	.word	0x080092e5
 8009240:	080092e5 	.word	0x080092e5
 8009244:	080092e5 	.word	0x080092e5
 8009248:	080092e5 	.word	0x080092e5
 800924c:	080092e5 	.word	0x080092e5
 8009250:	080092c5 	.word	0x080092c5
 8009254:	080092e5 	.word	0x080092e5
 8009258:	080092e5 	.word	0x080092e5
 800925c:	080092e5 	.word	0x080092e5
 8009260:	080092e5 	.word	0x080092e5
 8009264:	080092e5 	.word	0x080092e5
 8009268:	080092e5 	.word	0x080092e5
 800926c:	080092e5 	.word	0x080092e5
 8009270:	080092cd 	.word	0x080092cd
 8009274:	080092e5 	.word	0x080092e5
 8009278:	080092e5 	.word	0x080092e5
 800927c:	080092e5 	.word	0x080092e5
 8009280:	080092e5 	.word	0x080092e5
 8009284:	080092e5 	.word	0x080092e5
 8009288:	080092e5 	.word	0x080092e5
 800928c:	080092e5 	.word	0x080092e5
 8009290:	080092d5 	.word	0x080092d5
 8009294:	080092e5 	.word	0x080092e5
 8009298:	080092e5 	.word	0x080092e5
 800929c:	080092e5 	.word	0x080092e5
 80092a0:	080092e5 	.word	0x080092e5
 80092a4:	080092e5 	.word	0x080092e5
 80092a8:	080092e5 	.word	0x080092e5
 80092ac:	080092e5 	.word	0x080092e5
 80092b0:	080092dd 	.word	0x080092dd
 80092b4:	2301      	movs	r3, #1
 80092b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ba:	e1c0      	b.n	800963e <UART_SetConfig+0x7ae>
 80092bc:	2304      	movs	r3, #4
 80092be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092c2:	e1bc      	b.n	800963e <UART_SetConfig+0x7ae>
 80092c4:	2308      	movs	r3, #8
 80092c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ca:	e1b8      	b.n	800963e <UART_SetConfig+0x7ae>
 80092cc:	2310      	movs	r3, #16
 80092ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d2:	e1b4      	b.n	800963e <UART_SetConfig+0x7ae>
 80092d4:	2320      	movs	r3, #32
 80092d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092da:	e1b0      	b.n	800963e <UART_SetConfig+0x7ae>
 80092dc:	2340      	movs	r3, #64	@ 0x40
 80092de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e2:	e1ac      	b.n	800963e <UART_SetConfig+0x7ae>
 80092e4:	2380      	movs	r3, #128	@ 0x80
 80092e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ea:	e1a8      	b.n	800963e <UART_SetConfig+0x7ae>
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a75      	ldr	r2, [pc, #468]	@ (80094c8 <UART_SetConfig+0x638>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d130      	bne.n	8009358 <UART_SetConfig+0x4c8>
 80092f6:	4b73      	ldr	r3, [pc, #460]	@ (80094c4 <UART_SetConfig+0x634>)
 80092f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092fa:	f003 0307 	and.w	r3, r3, #7
 80092fe:	2b05      	cmp	r3, #5
 8009300:	d826      	bhi.n	8009350 <UART_SetConfig+0x4c0>
 8009302:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <UART_SetConfig+0x478>)
 8009304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009308:	08009321 	.word	0x08009321
 800930c:	08009329 	.word	0x08009329
 8009310:	08009331 	.word	0x08009331
 8009314:	08009339 	.word	0x08009339
 8009318:	08009341 	.word	0x08009341
 800931c:	08009349 	.word	0x08009349
 8009320:	2300      	movs	r3, #0
 8009322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009326:	e18a      	b.n	800963e <UART_SetConfig+0x7ae>
 8009328:	2304      	movs	r3, #4
 800932a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932e:	e186      	b.n	800963e <UART_SetConfig+0x7ae>
 8009330:	2308      	movs	r3, #8
 8009332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009336:	e182      	b.n	800963e <UART_SetConfig+0x7ae>
 8009338:	2310      	movs	r3, #16
 800933a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933e:	e17e      	b.n	800963e <UART_SetConfig+0x7ae>
 8009340:	2320      	movs	r3, #32
 8009342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009346:	e17a      	b.n	800963e <UART_SetConfig+0x7ae>
 8009348:	2340      	movs	r3, #64	@ 0x40
 800934a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934e:	e176      	b.n	800963e <UART_SetConfig+0x7ae>
 8009350:	2380      	movs	r3, #128	@ 0x80
 8009352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009356:	e172      	b.n	800963e <UART_SetConfig+0x7ae>
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a5b      	ldr	r2, [pc, #364]	@ (80094cc <UART_SetConfig+0x63c>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d130      	bne.n	80093c4 <UART_SetConfig+0x534>
 8009362:	4b58      	ldr	r3, [pc, #352]	@ (80094c4 <UART_SetConfig+0x634>)
 8009364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009366:	f003 0307 	and.w	r3, r3, #7
 800936a:	2b05      	cmp	r3, #5
 800936c:	d826      	bhi.n	80093bc <UART_SetConfig+0x52c>
 800936e:	a201      	add	r2, pc, #4	@ (adr r2, 8009374 <UART_SetConfig+0x4e4>)
 8009370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009374:	0800938d 	.word	0x0800938d
 8009378:	08009395 	.word	0x08009395
 800937c:	0800939d 	.word	0x0800939d
 8009380:	080093a5 	.word	0x080093a5
 8009384:	080093ad 	.word	0x080093ad
 8009388:	080093b5 	.word	0x080093b5
 800938c:	2300      	movs	r3, #0
 800938e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009392:	e154      	b.n	800963e <UART_SetConfig+0x7ae>
 8009394:	2304      	movs	r3, #4
 8009396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939a:	e150      	b.n	800963e <UART_SetConfig+0x7ae>
 800939c:	2308      	movs	r3, #8
 800939e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a2:	e14c      	b.n	800963e <UART_SetConfig+0x7ae>
 80093a4:	2310      	movs	r3, #16
 80093a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093aa:	e148      	b.n	800963e <UART_SetConfig+0x7ae>
 80093ac:	2320      	movs	r3, #32
 80093ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b2:	e144      	b.n	800963e <UART_SetConfig+0x7ae>
 80093b4:	2340      	movs	r3, #64	@ 0x40
 80093b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ba:	e140      	b.n	800963e <UART_SetConfig+0x7ae>
 80093bc:	2380      	movs	r3, #128	@ 0x80
 80093be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093c2:	e13c      	b.n	800963e <UART_SetConfig+0x7ae>
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a41      	ldr	r2, [pc, #260]	@ (80094d0 <UART_SetConfig+0x640>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	f040 8082 	bne.w	80094d4 <UART_SetConfig+0x644>
 80093d0:	4b3c      	ldr	r3, [pc, #240]	@ (80094c4 <UART_SetConfig+0x634>)
 80093d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093d8:	2b28      	cmp	r3, #40	@ 0x28
 80093da:	d86d      	bhi.n	80094b8 <UART_SetConfig+0x628>
 80093dc:	a201      	add	r2, pc, #4	@ (adr r2, 80093e4 <UART_SetConfig+0x554>)
 80093de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e2:	bf00      	nop
 80093e4:	08009489 	.word	0x08009489
 80093e8:	080094b9 	.word	0x080094b9
 80093ec:	080094b9 	.word	0x080094b9
 80093f0:	080094b9 	.word	0x080094b9
 80093f4:	080094b9 	.word	0x080094b9
 80093f8:	080094b9 	.word	0x080094b9
 80093fc:	080094b9 	.word	0x080094b9
 8009400:	080094b9 	.word	0x080094b9
 8009404:	08009491 	.word	0x08009491
 8009408:	080094b9 	.word	0x080094b9
 800940c:	080094b9 	.word	0x080094b9
 8009410:	080094b9 	.word	0x080094b9
 8009414:	080094b9 	.word	0x080094b9
 8009418:	080094b9 	.word	0x080094b9
 800941c:	080094b9 	.word	0x080094b9
 8009420:	080094b9 	.word	0x080094b9
 8009424:	08009499 	.word	0x08009499
 8009428:	080094b9 	.word	0x080094b9
 800942c:	080094b9 	.word	0x080094b9
 8009430:	080094b9 	.word	0x080094b9
 8009434:	080094b9 	.word	0x080094b9
 8009438:	080094b9 	.word	0x080094b9
 800943c:	080094b9 	.word	0x080094b9
 8009440:	080094b9 	.word	0x080094b9
 8009444:	080094a1 	.word	0x080094a1
 8009448:	080094b9 	.word	0x080094b9
 800944c:	080094b9 	.word	0x080094b9
 8009450:	080094b9 	.word	0x080094b9
 8009454:	080094b9 	.word	0x080094b9
 8009458:	080094b9 	.word	0x080094b9
 800945c:	080094b9 	.word	0x080094b9
 8009460:	080094b9 	.word	0x080094b9
 8009464:	080094a9 	.word	0x080094a9
 8009468:	080094b9 	.word	0x080094b9
 800946c:	080094b9 	.word	0x080094b9
 8009470:	080094b9 	.word	0x080094b9
 8009474:	080094b9 	.word	0x080094b9
 8009478:	080094b9 	.word	0x080094b9
 800947c:	080094b9 	.word	0x080094b9
 8009480:	080094b9 	.word	0x080094b9
 8009484:	080094b1 	.word	0x080094b1
 8009488:	2301      	movs	r3, #1
 800948a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800948e:	e0d6      	b.n	800963e <UART_SetConfig+0x7ae>
 8009490:	2304      	movs	r3, #4
 8009492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009496:	e0d2      	b.n	800963e <UART_SetConfig+0x7ae>
 8009498:	2308      	movs	r3, #8
 800949a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800949e:	e0ce      	b.n	800963e <UART_SetConfig+0x7ae>
 80094a0:	2310      	movs	r3, #16
 80094a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094a6:	e0ca      	b.n	800963e <UART_SetConfig+0x7ae>
 80094a8:	2320      	movs	r3, #32
 80094aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ae:	e0c6      	b.n	800963e <UART_SetConfig+0x7ae>
 80094b0:	2340      	movs	r3, #64	@ 0x40
 80094b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094b6:	e0c2      	b.n	800963e <UART_SetConfig+0x7ae>
 80094b8:	2380      	movs	r3, #128	@ 0x80
 80094ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094be:	e0be      	b.n	800963e <UART_SetConfig+0x7ae>
 80094c0:	40011400 	.word	0x40011400
 80094c4:	58024400 	.word	0x58024400
 80094c8:	40007800 	.word	0x40007800
 80094cc:	40007c00 	.word	0x40007c00
 80094d0:	40011800 	.word	0x40011800
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4aad      	ldr	r2, [pc, #692]	@ (8009790 <UART_SetConfig+0x900>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d176      	bne.n	80095cc <UART_SetConfig+0x73c>
 80094de:	4bad      	ldr	r3, [pc, #692]	@ (8009794 <UART_SetConfig+0x904>)
 80094e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094e6:	2b28      	cmp	r3, #40	@ 0x28
 80094e8:	d86c      	bhi.n	80095c4 <UART_SetConfig+0x734>
 80094ea:	a201      	add	r2, pc, #4	@ (adr r2, 80094f0 <UART_SetConfig+0x660>)
 80094ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f0:	08009595 	.word	0x08009595
 80094f4:	080095c5 	.word	0x080095c5
 80094f8:	080095c5 	.word	0x080095c5
 80094fc:	080095c5 	.word	0x080095c5
 8009500:	080095c5 	.word	0x080095c5
 8009504:	080095c5 	.word	0x080095c5
 8009508:	080095c5 	.word	0x080095c5
 800950c:	080095c5 	.word	0x080095c5
 8009510:	0800959d 	.word	0x0800959d
 8009514:	080095c5 	.word	0x080095c5
 8009518:	080095c5 	.word	0x080095c5
 800951c:	080095c5 	.word	0x080095c5
 8009520:	080095c5 	.word	0x080095c5
 8009524:	080095c5 	.word	0x080095c5
 8009528:	080095c5 	.word	0x080095c5
 800952c:	080095c5 	.word	0x080095c5
 8009530:	080095a5 	.word	0x080095a5
 8009534:	080095c5 	.word	0x080095c5
 8009538:	080095c5 	.word	0x080095c5
 800953c:	080095c5 	.word	0x080095c5
 8009540:	080095c5 	.word	0x080095c5
 8009544:	080095c5 	.word	0x080095c5
 8009548:	080095c5 	.word	0x080095c5
 800954c:	080095c5 	.word	0x080095c5
 8009550:	080095ad 	.word	0x080095ad
 8009554:	080095c5 	.word	0x080095c5
 8009558:	080095c5 	.word	0x080095c5
 800955c:	080095c5 	.word	0x080095c5
 8009560:	080095c5 	.word	0x080095c5
 8009564:	080095c5 	.word	0x080095c5
 8009568:	080095c5 	.word	0x080095c5
 800956c:	080095c5 	.word	0x080095c5
 8009570:	080095b5 	.word	0x080095b5
 8009574:	080095c5 	.word	0x080095c5
 8009578:	080095c5 	.word	0x080095c5
 800957c:	080095c5 	.word	0x080095c5
 8009580:	080095c5 	.word	0x080095c5
 8009584:	080095c5 	.word	0x080095c5
 8009588:	080095c5 	.word	0x080095c5
 800958c:	080095c5 	.word	0x080095c5
 8009590:	080095bd 	.word	0x080095bd
 8009594:	2301      	movs	r3, #1
 8009596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959a:	e050      	b.n	800963e <UART_SetConfig+0x7ae>
 800959c:	2304      	movs	r3, #4
 800959e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a2:	e04c      	b.n	800963e <UART_SetConfig+0x7ae>
 80095a4:	2308      	movs	r3, #8
 80095a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095aa:	e048      	b.n	800963e <UART_SetConfig+0x7ae>
 80095ac:	2310      	movs	r3, #16
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	e044      	b.n	800963e <UART_SetConfig+0x7ae>
 80095b4:	2320      	movs	r3, #32
 80095b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ba:	e040      	b.n	800963e <UART_SetConfig+0x7ae>
 80095bc:	2340      	movs	r3, #64	@ 0x40
 80095be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095c2:	e03c      	b.n	800963e <UART_SetConfig+0x7ae>
 80095c4:	2380      	movs	r3, #128	@ 0x80
 80095c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ca:	e038      	b.n	800963e <UART_SetConfig+0x7ae>
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a71      	ldr	r2, [pc, #452]	@ (8009798 <UART_SetConfig+0x908>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d130      	bne.n	8009638 <UART_SetConfig+0x7a8>
 80095d6:	4b6f      	ldr	r3, [pc, #444]	@ (8009794 <UART_SetConfig+0x904>)
 80095d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095da:	f003 0307 	and.w	r3, r3, #7
 80095de:	2b05      	cmp	r3, #5
 80095e0:	d826      	bhi.n	8009630 <UART_SetConfig+0x7a0>
 80095e2:	a201      	add	r2, pc, #4	@ (adr r2, 80095e8 <UART_SetConfig+0x758>)
 80095e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e8:	08009601 	.word	0x08009601
 80095ec:	08009609 	.word	0x08009609
 80095f0:	08009611 	.word	0x08009611
 80095f4:	08009619 	.word	0x08009619
 80095f8:	08009621 	.word	0x08009621
 80095fc:	08009629 	.word	0x08009629
 8009600:	2302      	movs	r3, #2
 8009602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009606:	e01a      	b.n	800963e <UART_SetConfig+0x7ae>
 8009608:	2304      	movs	r3, #4
 800960a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960e:	e016      	b.n	800963e <UART_SetConfig+0x7ae>
 8009610:	2308      	movs	r3, #8
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e012      	b.n	800963e <UART_SetConfig+0x7ae>
 8009618:	2310      	movs	r3, #16
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e00e      	b.n	800963e <UART_SetConfig+0x7ae>
 8009620:	2320      	movs	r3, #32
 8009622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009626:	e00a      	b.n	800963e <UART_SetConfig+0x7ae>
 8009628:	2340      	movs	r3, #64	@ 0x40
 800962a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800962e:	e006      	b.n	800963e <UART_SetConfig+0x7ae>
 8009630:	2380      	movs	r3, #128	@ 0x80
 8009632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009636:	e002      	b.n	800963e <UART_SetConfig+0x7ae>
 8009638:	2380      	movs	r3, #128	@ 0x80
 800963a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a55      	ldr	r2, [pc, #340]	@ (8009798 <UART_SetConfig+0x908>)
 8009644:	4293      	cmp	r3, r2
 8009646:	f040 80f8 	bne.w	800983a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800964a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800964e:	2b20      	cmp	r3, #32
 8009650:	dc46      	bgt.n	80096e0 <UART_SetConfig+0x850>
 8009652:	2b02      	cmp	r3, #2
 8009654:	db75      	blt.n	8009742 <UART_SetConfig+0x8b2>
 8009656:	3b02      	subs	r3, #2
 8009658:	2b1e      	cmp	r3, #30
 800965a:	d872      	bhi.n	8009742 <UART_SetConfig+0x8b2>
 800965c:	a201      	add	r2, pc, #4	@ (adr r2, 8009664 <UART_SetConfig+0x7d4>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	080096e7 	.word	0x080096e7
 8009668:	08009743 	.word	0x08009743
 800966c:	080096ef 	.word	0x080096ef
 8009670:	08009743 	.word	0x08009743
 8009674:	08009743 	.word	0x08009743
 8009678:	08009743 	.word	0x08009743
 800967c:	080096ff 	.word	0x080096ff
 8009680:	08009743 	.word	0x08009743
 8009684:	08009743 	.word	0x08009743
 8009688:	08009743 	.word	0x08009743
 800968c:	08009743 	.word	0x08009743
 8009690:	08009743 	.word	0x08009743
 8009694:	08009743 	.word	0x08009743
 8009698:	08009743 	.word	0x08009743
 800969c:	0800970f 	.word	0x0800970f
 80096a0:	08009743 	.word	0x08009743
 80096a4:	08009743 	.word	0x08009743
 80096a8:	08009743 	.word	0x08009743
 80096ac:	08009743 	.word	0x08009743
 80096b0:	08009743 	.word	0x08009743
 80096b4:	08009743 	.word	0x08009743
 80096b8:	08009743 	.word	0x08009743
 80096bc:	08009743 	.word	0x08009743
 80096c0:	08009743 	.word	0x08009743
 80096c4:	08009743 	.word	0x08009743
 80096c8:	08009743 	.word	0x08009743
 80096cc:	08009743 	.word	0x08009743
 80096d0:	08009743 	.word	0x08009743
 80096d4:	08009743 	.word	0x08009743
 80096d8:	08009743 	.word	0x08009743
 80096dc:	08009735 	.word	0x08009735
 80096e0:	2b40      	cmp	r3, #64	@ 0x40
 80096e2:	d02a      	beq.n	800973a <UART_SetConfig+0x8aa>
 80096e4:	e02d      	b.n	8009742 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80096e6:	f7fe f85b 	bl	80077a0 <HAL_RCCEx_GetD3PCLK1Freq>
 80096ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096ec:	e02f      	b.n	800974e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fe f86a 	bl	80077cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096fc:	e027      	b.n	800974e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096fe:	f107 0318 	add.w	r3, r7, #24
 8009702:	4618      	mov	r0, r3
 8009704:	f7fe f9b6 	bl	8007a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800970c:	e01f      	b.n	800974e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800970e:	4b21      	ldr	r3, [pc, #132]	@ (8009794 <UART_SetConfig+0x904>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 0320 	and.w	r3, r3, #32
 8009716:	2b00      	cmp	r3, #0
 8009718:	d009      	beq.n	800972e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800971a:	4b1e      	ldr	r3, [pc, #120]	@ (8009794 <UART_SetConfig+0x904>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	08db      	lsrs	r3, r3, #3
 8009720:	f003 0303 	and.w	r3, r3, #3
 8009724:	4a1d      	ldr	r2, [pc, #116]	@ (800979c <UART_SetConfig+0x90c>)
 8009726:	fa22 f303 	lsr.w	r3, r2, r3
 800972a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800972c:	e00f      	b.n	800974e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800972e:	4b1b      	ldr	r3, [pc, #108]	@ (800979c <UART_SetConfig+0x90c>)
 8009730:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009732:	e00c      	b.n	800974e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009734:	4b1a      	ldr	r3, [pc, #104]	@ (80097a0 <UART_SetConfig+0x910>)
 8009736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009738:	e009      	b.n	800974e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800973a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800973e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009740:	e005      	b.n	800974e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009742:	2300      	movs	r3, #0
 8009744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800974c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800974e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009750:	2b00      	cmp	r3, #0
 8009752:	f000 81ee 	beq.w	8009b32 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800975a:	4a12      	ldr	r2, [pc, #72]	@ (80097a4 <UART_SetConfig+0x914>)
 800975c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009760:	461a      	mov	r2, r3
 8009762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009764:	fbb3 f3f2 	udiv	r3, r3, r2
 8009768:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	685a      	ldr	r2, [r3, #4]
 800976e:	4613      	mov	r3, r2
 8009770:	005b      	lsls	r3, r3, #1
 8009772:	4413      	add	r3, r2
 8009774:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009776:	429a      	cmp	r2, r3
 8009778:	d305      	bcc.n	8009786 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009782:	429a      	cmp	r2, r3
 8009784:	d910      	bls.n	80097a8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800978c:	e1d1      	b.n	8009b32 <UART_SetConfig+0xca2>
 800978e:	bf00      	nop
 8009790:	40011c00 	.word	0x40011c00
 8009794:	58024400 	.word	0x58024400
 8009798:	58000c00 	.word	0x58000c00
 800979c:	03d09000 	.word	0x03d09000
 80097a0:	003d0900 	.word	0x003d0900
 80097a4:	0800ecdc 	.word	0x0800ecdc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097aa:	2200      	movs	r2, #0
 80097ac:	60bb      	str	r3, [r7, #8]
 80097ae:	60fa      	str	r2, [r7, #12]
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097b4:	4ac0      	ldr	r2, [pc, #768]	@ (8009ab8 <UART_SetConfig+0xc28>)
 80097b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	2200      	movs	r2, #0
 80097be:	603b      	str	r3, [r7, #0]
 80097c0:	607a      	str	r2, [r7, #4]
 80097c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80097ca:	f7f6 fdf1 	bl	80003b0 <__aeabi_uldivmod>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4610      	mov	r0, r2
 80097d4:	4619      	mov	r1, r3
 80097d6:	f04f 0200 	mov.w	r2, #0
 80097da:	f04f 0300 	mov.w	r3, #0
 80097de:	020b      	lsls	r3, r1, #8
 80097e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80097e4:	0202      	lsls	r2, r0, #8
 80097e6:	6979      	ldr	r1, [r7, #20]
 80097e8:	6849      	ldr	r1, [r1, #4]
 80097ea:	0849      	lsrs	r1, r1, #1
 80097ec:	2000      	movs	r0, #0
 80097ee:	460c      	mov	r4, r1
 80097f0:	4605      	mov	r5, r0
 80097f2:	eb12 0804 	adds.w	r8, r2, r4
 80097f6:	eb43 0905 	adc.w	r9, r3, r5
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	469a      	mov	sl, r3
 8009802:	4693      	mov	fp, r2
 8009804:	4652      	mov	r2, sl
 8009806:	465b      	mov	r3, fp
 8009808:	4640      	mov	r0, r8
 800980a:	4649      	mov	r1, r9
 800980c:	f7f6 fdd0 	bl	80003b0 <__aeabi_uldivmod>
 8009810:	4602      	mov	r2, r0
 8009812:	460b      	mov	r3, r1
 8009814:	4613      	mov	r3, r2
 8009816:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800981e:	d308      	bcc.n	8009832 <UART_SetConfig+0x9a2>
 8009820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009826:	d204      	bcs.n	8009832 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800982e:	60da      	str	r2, [r3, #12]
 8009830:	e17f      	b.n	8009b32 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009838:	e17b      	b.n	8009b32 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	69db      	ldr	r3, [r3, #28]
 800983e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009842:	f040 80bd 	bne.w	80099c0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009846:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800984a:	2b20      	cmp	r3, #32
 800984c:	dc48      	bgt.n	80098e0 <UART_SetConfig+0xa50>
 800984e:	2b00      	cmp	r3, #0
 8009850:	db7b      	blt.n	800994a <UART_SetConfig+0xaba>
 8009852:	2b20      	cmp	r3, #32
 8009854:	d879      	bhi.n	800994a <UART_SetConfig+0xaba>
 8009856:	a201      	add	r2, pc, #4	@ (adr r2, 800985c <UART_SetConfig+0x9cc>)
 8009858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985c:	080098e7 	.word	0x080098e7
 8009860:	080098ef 	.word	0x080098ef
 8009864:	0800994b 	.word	0x0800994b
 8009868:	0800994b 	.word	0x0800994b
 800986c:	080098f7 	.word	0x080098f7
 8009870:	0800994b 	.word	0x0800994b
 8009874:	0800994b 	.word	0x0800994b
 8009878:	0800994b 	.word	0x0800994b
 800987c:	08009907 	.word	0x08009907
 8009880:	0800994b 	.word	0x0800994b
 8009884:	0800994b 	.word	0x0800994b
 8009888:	0800994b 	.word	0x0800994b
 800988c:	0800994b 	.word	0x0800994b
 8009890:	0800994b 	.word	0x0800994b
 8009894:	0800994b 	.word	0x0800994b
 8009898:	0800994b 	.word	0x0800994b
 800989c:	08009917 	.word	0x08009917
 80098a0:	0800994b 	.word	0x0800994b
 80098a4:	0800994b 	.word	0x0800994b
 80098a8:	0800994b 	.word	0x0800994b
 80098ac:	0800994b 	.word	0x0800994b
 80098b0:	0800994b 	.word	0x0800994b
 80098b4:	0800994b 	.word	0x0800994b
 80098b8:	0800994b 	.word	0x0800994b
 80098bc:	0800994b 	.word	0x0800994b
 80098c0:	0800994b 	.word	0x0800994b
 80098c4:	0800994b 	.word	0x0800994b
 80098c8:	0800994b 	.word	0x0800994b
 80098cc:	0800994b 	.word	0x0800994b
 80098d0:	0800994b 	.word	0x0800994b
 80098d4:	0800994b 	.word	0x0800994b
 80098d8:	0800994b 	.word	0x0800994b
 80098dc:	0800993d 	.word	0x0800993d
 80098e0:	2b40      	cmp	r3, #64	@ 0x40
 80098e2:	d02e      	beq.n	8009942 <UART_SetConfig+0xab2>
 80098e4:	e031      	b.n	800994a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098e6:	f7fc fd8f 	bl	8006408 <HAL_RCC_GetPCLK1Freq>
 80098ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098ec:	e033      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098ee:	f7fc fda1 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 80098f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098f4:	e02f      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7fd ff66 	bl	80077cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009904:	e027      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009906:	f107 0318 	add.w	r3, r7, #24
 800990a:	4618      	mov	r0, r3
 800990c:	f7fe f8b2 	bl	8007a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009914:	e01f      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009916:	4b69      	ldr	r3, [pc, #420]	@ (8009abc <UART_SetConfig+0xc2c>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 0320 	and.w	r3, r3, #32
 800991e:	2b00      	cmp	r3, #0
 8009920:	d009      	beq.n	8009936 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009922:	4b66      	ldr	r3, [pc, #408]	@ (8009abc <UART_SetConfig+0xc2c>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	08db      	lsrs	r3, r3, #3
 8009928:	f003 0303 	and.w	r3, r3, #3
 800992c:	4a64      	ldr	r2, [pc, #400]	@ (8009ac0 <UART_SetConfig+0xc30>)
 800992e:	fa22 f303 	lsr.w	r3, r2, r3
 8009932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009934:	e00f      	b.n	8009956 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009936:	4b62      	ldr	r3, [pc, #392]	@ (8009ac0 <UART_SetConfig+0xc30>)
 8009938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800993a:	e00c      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800993c:	4b61      	ldr	r3, [pc, #388]	@ (8009ac4 <UART_SetConfig+0xc34>)
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009940:	e009      	b.n	8009956 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009948:	e005      	b.n	8009956 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800994a:	2300      	movs	r3, #0
 800994c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800994e:	2301      	movs	r3, #1
 8009950:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009954:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009958:	2b00      	cmp	r3, #0
 800995a:	f000 80ea 	beq.w	8009b32 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009962:	4a55      	ldr	r2, [pc, #340]	@ (8009ab8 <UART_SetConfig+0xc28>)
 8009964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009968:	461a      	mov	r2, r3
 800996a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800996c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009970:	005a      	lsls	r2, r3, #1
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	085b      	lsrs	r3, r3, #1
 8009978:	441a      	add	r2, r3
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009982:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009986:	2b0f      	cmp	r3, #15
 8009988:	d916      	bls.n	80099b8 <UART_SetConfig+0xb28>
 800998a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800998c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009990:	d212      	bcs.n	80099b8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009994:	b29b      	uxth	r3, r3
 8009996:	f023 030f 	bic.w	r3, r3, #15
 800999a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800999c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999e:	085b      	lsrs	r3, r3, #1
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	f003 0307 	and.w	r3, r3, #7
 80099a6:	b29a      	uxth	r2, r3
 80099a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80099aa:	4313      	orrs	r3, r2
 80099ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80099b4:	60da      	str	r2, [r3, #12]
 80099b6:	e0bc      	b.n	8009b32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80099be:	e0b8      	b.n	8009b32 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099c0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80099c4:	2b20      	cmp	r3, #32
 80099c6:	dc4b      	bgt.n	8009a60 <UART_SetConfig+0xbd0>
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	f2c0 8087 	blt.w	8009adc <UART_SetConfig+0xc4c>
 80099ce:	2b20      	cmp	r3, #32
 80099d0:	f200 8084 	bhi.w	8009adc <UART_SetConfig+0xc4c>
 80099d4:	a201      	add	r2, pc, #4	@ (adr r2, 80099dc <UART_SetConfig+0xb4c>)
 80099d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099da:	bf00      	nop
 80099dc:	08009a67 	.word	0x08009a67
 80099e0:	08009a6f 	.word	0x08009a6f
 80099e4:	08009add 	.word	0x08009add
 80099e8:	08009add 	.word	0x08009add
 80099ec:	08009a77 	.word	0x08009a77
 80099f0:	08009add 	.word	0x08009add
 80099f4:	08009add 	.word	0x08009add
 80099f8:	08009add 	.word	0x08009add
 80099fc:	08009a87 	.word	0x08009a87
 8009a00:	08009add 	.word	0x08009add
 8009a04:	08009add 	.word	0x08009add
 8009a08:	08009add 	.word	0x08009add
 8009a0c:	08009add 	.word	0x08009add
 8009a10:	08009add 	.word	0x08009add
 8009a14:	08009add 	.word	0x08009add
 8009a18:	08009add 	.word	0x08009add
 8009a1c:	08009a97 	.word	0x08009a97
 8009a20:	08009add 	.word	0x08009add
 8009a24:	08009add 	.word	0x08009add
 8009a28:	08009add 	.word	0x08009add
 8009a2c:	08009add 	.word	0x08009add
 8009a30:	08009add 	.word	0x08009add
 8009a34:	08009add 	.word	0x08009add
 8009a38:	08009add 	.word	0x08009add
 8009a3c:	08009add 	.word	0x08009add
 8009a40:	08009add 	.word	0x08009add
 8009a44:	08009add 	.word	0x08009add
 8009a48:	08009add 	.word	0x08009add
 8009a4c:	08009add 	.word	0x08009add
 8009a50:	08009add 	.word	0x08009add
 8009a54:	08009add 	.word	0x08009add
 8009a58:	08009add 	.word	0x08009add
 8009a5c:	08009acf 	.word	0x08009acf
 8009a60:	2b40      	cmp	r3, #64	@ 0x40
 8009a62:	d037      	beq.n	8009ad4 <UART_SetConfig+0xc44>
 8009a64:	e03a      	b.n	8009adc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a66:	f7fc fccf 	bl	8006408 <HAL_RCC_GetPCLK1Freq>
 8009a6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a6c:	e03c      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a6e:	f7fc fce1 	bl	8006434 <HAL_RCC_GetPCLK2Freq>
 8009a72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a74:	e038      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7fd fea6 	bl	80077cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a84:	e030      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a86:	f107 0318 	add.w	r3, r7, #24
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7fd fff2 	bl	8007a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a94:	e028      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a96:	4b09      	ldr	r3, [pc, #36]	@ (8009abc <UART_SetConfig+0xc2c>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f003 0320 	and.w	r3, r3, #32
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d012      	beq.n	8009ac8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009aa2:	4b06      	ldr	r3, [pc, #24]	@ (8009abc <UART_SetConfig+0xc2c>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	08db      	lsrs	r3, r3, #3
 8009aa8:	f003 0303 	and.w	r3, r3, #3
 8009aac:	4a04      	ldr	r2, [pc, #16]	@ (8009ac0 <UART_SetConfig+0xc30>)
 8009aae:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ab4:	e018      	b.n	8009ae8 <UART_SetConfig+0xc58>
 8009ab6:	bf00      	nop
 8009ab8:	0800ecdc 	.word	0x0800ecdc
 8009abc:	58024400 	.word	0x58024400
 8009ac0:	03d09000 	.word	0x03d09000
 8009ac4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009ac8:	4b24      	ldr	r3, [pc, #144]	@ (8009b5c <UART_SetConfig+0xccc>)
 8009aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009acc:	e00c      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ace:	4b24      	ldr	r3, [pc, #144]	@ (8009b60 <UART_SetConfig+0xcd0>)
 8009ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ad2:	e009      	b.n	8009ae8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ad4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ada:	e005      	b.n	8009ae8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009adc:	2300      	movs	r3, #0
 8009ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009ae6:	bf00      	nop
    }

    if (pclk != 0U)
 8009ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d021      	beq.n	8009b32 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009af2:	4a1c      	ldr	r2, [pc, #112]	@ (8009b64 <UART_SetConfig+0xcd4>)
 8009af4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009af8:	461a      	mov	r2, r3
 8009afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009afc:	fbb3 f2f2 	udiv	r2, r3, r2
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	085b      	lsrs	r3, r3, #1
 8009b06:	441a      	add	r2, r3
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b10:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b14:	2b0f      	cmp	r3, #15
 8009b16:	d909      	bls.n	8009b2c <UART_SetConfig+0xc9c>
 8009b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b1e:	d205      	bcs.n	8009b2c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b22:	b29a      	uxth	r2, r3
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	60da      	str	r2, [r3, #12]
 8009b2a:	e002      	b.n	8009b32 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	2201      	movs	r2, #1
 8009b36:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	2200      	movs	r2, #0
 8009b46:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b4e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3748      	adds	r7, #72	@ 0x48
 8009b56:	46bd      	mov	sp, r7
 8009b58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b5c:	03d09000 	.word	0x03d09000
 8009b60:	003d0900 	.word	0x003d0900
 8009b64:	0800ecdc 	.word	0x0800ecdc

08009b68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b74:	f003 0308 	and.w	r3, r3, #8
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00a      	beq.n	8009b92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	430a      	orrs	r2, r1
 8009b90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b96:	f003 0301 	and.w	r3, r3, #1
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00a      	beq.n	8009bb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	430a      	orrs	r2, r1
 8009bb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb8:	f003 0302 	and.w	r3, r3, #2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00a      	beq.n	8009bd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	430a      	orrs	r2, r1
 8009bd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bda:	f003 0304 	and.w	r3, r3, #4
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00a      	beq.n	8009bf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	430a      	orrs	r2, r1
 8009bf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bfc:	f003 0310 	and.w	r3, r3, #16
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d00a      	beq.n	8009c1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c1e:	f003 0320 	and.w	r3, r3, #32
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d00a      	beq.n	8009c3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	689b      	ldr	r3, [r3, #8]
 8009c2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	430a      	orrs	r2, r1
 8009c3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d01a      	beq.n	8009c7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	430a      	orrs	r2, r1
 8009c5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c66:	d10a      	bne.n	8009c7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	430a      	orrs	r2, r1
 8009c7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00a      	beq.n	8009ca0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	430a      	orrs	r2, r1
 8009c9e:	605a      	str	r2, [r3, #4]
  }
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b098      	sub	sp, #96	@ 0x60
 8009cb0:	af02      	add	r7, sp, #8
 8009cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009cbc:	f7fb f86a 	bl	8004d94 <HAL_GetTick>
 8009cc0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0308 	and.w	r3, r3, #8
 8009ccc:	2b08      	cmp	r3, #8
 8009cce:	d12f      	bne.n	8009d30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009cd4:	9300      	str	r3, [sp, #0]
 8009cd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 f88e 	bl	8009e00 <UART_WaitOnFlagUntilTimeout>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d022      	beq.n	8009d30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf2:	e853 3f00 	ldrex	r3, [r3]
 8009cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	461a      	mov	r2, r3
 8009d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d08:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d10:	e841 2300 	strex	r3, r2, [r1]
 8009d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1e6      	bne.n	8009cea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2220      	movs	r2, #32
 8009d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e063      	b.n	8009df8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f003 0304 	and.w	r3, r3, #4
 8009d3a:	2b04      	cmp	r3, #4
 8009d3c:	d149      	bne.n	8009dd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d46:	2200      	movs	r2, #0
 8009d48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f000 f857 	bl	8009e00 <UART_WaitOnFlagUntilTimeout>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d03c      	beq.n	8009dd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d60:	e853 3f00 	ldrex	r3, [r3]
 8009d64:	623b      	str	r3, [r7, #32]
   return(result);
 8009d66:	6a3b      	ldr	r3, [r7, #32]
 8009d68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	461a      	mov	r2, r3
 8009d74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d76:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e6      	bne.n	8009d58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	3308      	adds	r3, #8
 8009d90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f023 0301 	bic.w	r3, r3, #1
 8009da0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	3308      	adds	r3, #8
 8009da8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009daa:	61fa      	str	r2, [r7, #28]
 8009dac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dae:	69b9      	ldr	r1, [r7, #24]
 8009db0:	69fa      	ldr	r2, [r7, #28]
 8009db2:	e841 2300 	strex	r3, r2, [r1]
 8009db6:	617b      	str	r3, [r7, #20]
   return(result);
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1e5      	bne.n	8009d8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2220      	movs	r2, #32
 8009dc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e012      	b.n	8009df8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2220      	movs	r2, #32
 8009dde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3758      	adds	r7, #88	@ 0x58
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	60b9      	str	r1, [r7, #8]
 8009e0a:	603b      	str	r3, [r7, #0]
 8009e0c:	4613      	mov	r3, r2
 8009e0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e10:	e04f      	b.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e12:	69bb      	ldr	r3, [r7, #24]
 8009e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e18:	d04b      	beq.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e1a:	f7fa ffbb 	bl	8004d94 <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	69ba      	ldr	r2, [r7, #24]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d302      	bcc.n	8009e30 <UART_WaitOnFlagUntilTimeout+0x30>
 8009e2a:	69bb      	ldr	r3, [r7, #24]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e04e      	b.n	8009ed2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0304 	and.w	r3, r3, #4
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d037      	beq.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	2b80      	cmp	r3, #128	@ 0x80
 8009e46:	d034      	beq.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2b40      	cmp	r3, #64	@ 0x40
 8009e4c:	d031      	beq.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	69db      	ldr	r3, [r3, #28]
 8009e54:	f003 0308 	and.w	r3, r3, #8
 8009e58:	2b08      	cmp	r3, #8
 8009e5a:	d110      	bne.n	8009e7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2208      	movs	r2, #8
 8009e62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e64:	68f8      	ldr	r0, [r7, #12]
 8009e66:	f000 f839 	bl	8009edc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2208      	movs	r2, #8
 8009e6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2200      	movs	r2, #0
 8009e76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e029      	b.n	8009ed2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	69db      	ldr	r3, [r3, #28]
 8009e84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e8c:	d111      	bne.n	8009eb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e98:	68f8      	ldr	r0, [r7, #12]
 8009e9a:	f000 f81f 	bl	8009edc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2220      	movs	r2, #32
 8009ea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e00f      	b.n	8009ed2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	69da      	ldr	r2, [r3, #28]
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	4013      	ands	r3, r2
 8009ebc:	68ba      	ldr	r2, [r7, #8]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	bf0c      	ite	eq
 8009ec2:	2301      	moveq	r3, #1
 8009ec4:	2300      	movne	r3, #0
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	461a      	mov	r2, r3
 8009eca:	79fb      	ldrb	r3, [r7, #7]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d0a0      	beq.n	8009e12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
	...

08009edc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b095      	sub	sp, #84	@ 0x54
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eec:	e853 3f00 	ldrex	r3, [r3]
 8009ef0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	461a      	mov	r2, r3
 8009f00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f02:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f0a:	e841 2300 	strex	r3, r2, [r1]
 8009f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e6      	bne.n	8009ee4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3308      	adds	r3, #8
 8009f1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	6a3b      	ldr	r3, [r7, #32]
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f26:	69fa      	ldr	r2, [r7, #28]
 8009f28:	4b1e      	ldr	r3, [pc, #120]	@ (8009fa4 <UART_EndRxTransfer+0xc8>)
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	3308      	adds	r3, #8
 8009f34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1e5      	bne.n	8009f16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d118      	bne.n	8009f84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	e853 3f00 	ldrex	r3, [r3]
 8009f5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	f023 0310 	bic.w	r3, r3, #16
 8009f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f70:	61bb      	str	r3, [r7, #24]
 8009f72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f74:	6979      	ldr	r1, [r7, #20]
 8009f76:	69ba      	ldr	r2, [r7, #24]
 8009f78:	e841 2300 	strex	r3, r2, [r1]
 8009f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1e6      	bne.n	8009f52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2220      	movs	r2, #32
 8009f88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009f98:	bf00      	nop
 8009f9a:	3754      	adds	r7, #84	@ 0x54
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr
 8009fa4:	effffffe 	.word	0xeffffffe

08009fa8 <random>:
 8009fa8:	4b16      	ldr	r3, [pc, #88]	@ (800a004 <random+0x5c>)
 8009faa:	b510      	push	{r4, lr}
 8009fac:	681c      	ldr	r4, [r3, #0]
 8009fae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009fb0:	b9b3      	cbnz	r3, 8009fe0 <random+0x38>
 8009fb2:	2018      	movs	r0, #24
 8009fb4:	f000 fa56 	bl	800a464 <malloc>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	6320      	str	r0, [r4, #48]	@ 0x30
 8009fbc:	b920      	cbnz	r0, 8009fc8 <random+0x20>
 8009fbe:	4b12      	ldr	r3, [pc, #72]	@ (800a008 <random+0x60>)
 8009fc0:	4812      	ldr	r0, [pc, #72]	@ (800a00c <random+0x64>)
 8009fc2:	214c      	movs	r1, #76	@ 0x4c
 8009fc4:	f000 f9e6 	bl	800a394 <__assert_func>
 8009fc8:	4911      	ldr	r1, [pc, #68]	@ (800a010 <random+0x68>)
 8009fca:	4b12      	ldr	r3, [pc, #72]	@ (800a014 <random+0x6c>)
 8009fcc:	e9c0 1300 	strd	r1, r3, [r0]
 8009fd0:	4b11      	ldr	r3, [pc, #68]	@ (800a018 <random+0x70>)
 8009fd2:	6083      	str	r3, [r0, #8]
 8009fd4:	230b      	movs	r3, #11
 8009fd6:	8183      	strh	r3, [r0, #12]
 8009fd8:	2100      	movs	r1, #0
 8009fda:	2001      	movs	r0, #1
 8009fdc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009fe0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009fe2:	480e      	ldr	r0, [pc, #56]	@ (800a01c <random+0x74>)
 8009fe4:	690b      	ldr	r3, [r1, #16]
 8009fe6:	694c      	ldr	r4, [r1, #20]
 8009fe8:	4a0d      	ldr	r2, [pc, #52]	@ (800a020 <random+0x78>)
 8009fea:	4358      	muls	r0, r3
 8009fec:	fb02 0004 	mla	r0, r2, r4, r0
 8009ff0:	fba3 3202 	umull	r3, r2, r3, r2
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	eb40 0002 	adc.w	r0, r0, r2
 8009ffa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8009ffe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a002:	bd10      	pop	{r4, pc}
 800a004:	240000d0 	.word	0x240000d0
 800a008:	0800ecf4 	.word	0x0800ecf4
 800a00c:	0800ed0b 	.word	0x0800ed0b
 800a010:	abcd330e 	.word	0xabcd330e
 800a014:	e66d1234 	.word	0xe66d1234
 800a018:	0005deec 	.word	0x0005deec
 800a01c:	5851f42d 	.word	0x5851f42d
 800a020:	4c957f2d 	.word	0x4c957f2d

0800a024 <std>:
 800a024:	2300      	movs	r3, #0
 800a026:	b510      	push	{r4, lr}
 800a028:	4604      	mov	r4, r0
 800a02a:	e9c0 3300 	strd	r3, r3, [r0]
 800a02e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a032:	6083      	str	r3, [r0, #8]
 800a034:	8181      	strh	r1, [r0, #12]
 800a036:	6643      	str	r3, [r0, #100]	@ 0x64
 800a038:	81c2      	strh	r2, [r0, #14]
 800a03a:	6183      	str	r3, [r0, #24]
 800a03c:	4619      	mov	r1, r3
 800a03e:	2208      	movs	r2, #8
 800a040:	305c      	adds	r0, #92	@ 0x5c
 800a042:	f000 f92a 	bl	800a29a <memset>
 800a046:	4b0d      	ldr	r3, [pc, #52]	@ (800a07c <std+0x58>)
 800a048:	6263      	str	r3, [r4, #36]	@ 0x24
 800a04a:	4b0d      	ldr	r3, [pc, #52]	@ (800a080 <std+0x5c>)
 800a04c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a04e:	4b0d      	ldr	r3, [pc, #52]	@ (800a084 <std+0x60>)
 800a050:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a052:	4b0d      	ldr	r3, [pc, #52]	@ (800a088 <std+0x64>)
 800a054:	6323      	str	r3, [r4, #48]	@ 0x30
 800a056:	4b0d      	ldr	r3, [pc, #52]	@ (800a08c <std+0x68>)
 800a058:	6224      	str	r4, [r4, #32]
 800a05a:	429c      	cmp	r4, r3
 800a05c:	d006      	beq.n	800a06c <std+0x48>
 800a05e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a062:	4294      	cmp	r4, r2
 800a064:	d002      	beq.n	800a06c <std+0x48>
 800a066:	33d0      	adds	r3, #208	@ 0xd0
 800a068:	429c      	cmp	r4, r3
 800a06a:	d105      	bne.n	800a078 <std+0x54>
 800a06c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a074:	f000 b98a 	b.w	800a38c <__retarget_lock_init_recursive>
 800a078:	bd10      	pop	{r4, pc}
 800a07a:	bf00      	nop
 800a07c:	0800a215 	.word	0x0800a215
 800a080:	0800a237 	.word	0x0800a237
 800a084:	0800a26f 	.word	0x0800a26f
 800a088:	0800a293 	.word	0x0800a293
 800a08c:	2400dfb4 	.word	0x2400dfb4

0800a090 <stdio_exit_handler>:
 800a090:	4a02      	ldr	r2, [pc, #8]	@ (800a09c <stdio_exit_handler+0xc>)
 800a092:	4903      	ldr	r1, [pc, #12]	@ (800a0a0 <stdio_exit_handler+0x10>)
 800a094:	4803      	ldr	r0, [pc, #12]	@ (800a0a4 <stdio_exit_handler+0x14>)
 800a096:	f000 b869 	b.w	800a16c <_fwalk_sglue>
 800a09a:	bf00      	nop
 800a09c:	240000c4 	.word	0x240000c4
 800a0a0:	0800aca1 	.word	0x0800aca1
 800a0a4:	240000d4 	.word	0x240000d4

0800a0a8 <cleanup_stdio>:
 800a0a8:	6841      	ldr	r1, [r0, #4]
 800a0aa:	4b0c      	ldr	r3, [pc, #48]	@ (800a0dc <cleanup_stdio+0x34>)
 800a0ac:	4299      	cmp	r1, r3
 800a0ae:	b510      	push	{r4, lr}
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	d001      	beq.n	800a0b8 <cleanup_stdio+0x10>
 800a0b4:	f000 fdf4 	bl	800aca0 <_fflush_r>
 800a0b8:	68a1      	ldr	r1, [r4, #8]
 800a0ba:	4b09      	ldr	r3, [pc, #36]	@ (800a0e0 <cleanup_stdio+0x38>)
 800a0bc:	4299      	cmp	r1, r3
 800a0be:	d002      	beq.n	800a0c6 <cleanup_stdio+0x1e>
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f000 fded 	bl	800aca0 <_fflush_r>
 800a0c6:	68e1      	ldr	r1, [r4, #12]
 800a0c8:	4b06      	ldr	r3, [pc, #24]	@ (800a0e4 <cleanup_stdio+0x3c>)
 800a0ca:	4299      	cmp	r1, r3
 800a0cc:	d004      	beq.n	800a0d8 <cleanup_stdio+0x30>
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0d4:	f000 bde4 	b.w	800aca0 <_fflush_r>
 800a0d8:	bd10      	pop	{r4, pc}
 800a0da:	bf00      	nop
 800a0dc:	2400dfb4 	.word	0x2400dfb4
 800a0e0:	2400e01c 	.word	0x2400e01c
 800a0e4:	2400e084 	.word	0x2400e084

0800a0e8 <global_stdio_init.part.0>:
 800a0e8:	b510      	push	{r4, lr}
 800a0ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a118 <global_stdio_init.part.0+0x30>)
 800a0ec:	4c0b      	ldr	r4, [pc, #44]	@ (800a11c <global_stdio_init.part.0+0x34>)
 800a0ee:	4a0c      	ldr	r2, [pc, #48]	@ (800a120 <global_stdio_init.part.0+0x38>)
 800a0f0:	601a      	str	r2, [r3, #0]
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2104      	movs	r1, #4
 800a0f8:	f7ff ff94 	bl	800a024 <std>
 800a0fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a100:	2201      	movs	r2, #1
 800a102:	2109      	movs	r1, #9
 800a104:	f7ff ff8e 	bl	800a024 <std>
 800a108:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a10c:	2202      	movs	r2, #2
 800a10e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a112:	2112      	movs	r1, #18
 800a114:	f7ff bf86 	b.w	800a024 <std>
 800a118:	2400e0ec 	.word	0x2400e0ec
 800a11c:	2400dfb4 	.word	0x2400dfb4
 800a120:	0800a091 	.word	0x0800a091

0800a124 <__sfp_lock_acquire>:
 800a124:	4801      	ldr	r0, [pc, #4]	@ (800a12c <__sfp_lock_acquire+0x8>)
 800a126:	f000 b932 	b.w	800a38e <__retarget_lock_acquire_recursive>
 800a12a:	bf00      	nop
 800a12c:	2400e0f5 	.word	0x2400e0f5

0800a130 <__sfp_lock_release>:
 800a130:	4801      	ldr	r0, [pc, #4]	@ (800a138 <__sfp_lock_release+0x8>)
 800a132:	f000 b92d 	b.w	800a390 <__retarget_lock_release_recursive>
 800a136:	bf00      	nop
 800a138:	2400e0f5 	.word	0x2400e0f5

0800a13c <__sinit>:
 800a13c:	b510      	push	{r4, lr}
 800a13e:	4604      	mov	r4, r0
 800a140:	f7ff fff0 	bl	800a124 <__sfp_lock_acquire>
 800a144:	6a23      	ldr	r3, [r4, #32]
 800a146:	b11b      	cbz	r3, 800a150 <__sinit+0x14>
 800a148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a14c:	f7ff bff0 	b.w	800a130 <__sfp_lock_release>
 800a150:	4b04      	ldr	r3, [pc, #16]	@ (800a164 <__sinit+0x28>)
 800a152:	6223      	str	r3, [r4, #32]
 800a154:	4b04      	ldr	r3, [pc, #16]	@ (800a168 <__sinit+0x2c>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1f5      	bne.n	800a148 <__sinit+0xc>
 800a15c:	f7ff ffc4 	bl	800a0e8 <global_stdio_init.part.0>
 800a160:	e7f2      	b.n	800a148 <__sinit+0xc>
 800a162:	bf00      	nop
 800a164:	0800a0a9 	.word	0x0800a0a9
 800a168:	2400e0ec 	.word	0x2400e0ec

0800a16c <_fwalk_sglue>:
 800a16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a170:	4607      	mov	r7, r0
 800a172:	4688      	mov	r8, r1
 800a174:	4614      	mov	r4, r2
 800a176:	2600      	movs	r6, #0
 800a178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a17c:	f1b9 0901 	subs.w	r9, r9, #1
 800a180:	d505      	bpl.n	800a18e <_fwalk_sglue+0x22>
 800a182:	6824      	ldr	r4, [r4, #0]
 800a184:	2c00      	cmp	r4, #0
 800a186:	d1f7      	bne.n	800a178 <_fwalk_sglue+0xc>
 800a188:	4630      	mov	r0, r6
 800a18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a18e:	89ab      	ldrh	r3, [r5, #12]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d907      	bls.n	800a1a4 <_fwalk_sglue+0x38>
 800a194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a198:	3301      	adds	r3, #1
 800a19a:	d003      	beq.n	800a1a4 <_fwalk_sglue+0x38>
 800a19c:	4629      	mov	r1, r5
 800a19e:	4638      	mov	r0, r7
 800a1a0:	47c0      	blx	r8
 800a1a2:	4306      	orrs	r6, r0
 800a1a4:	3568      	adds	r5, #104	@ 0x68
 800a1a6:	e7e9      	b.n	800a17c <_fwalk_sglue+0x10>

0800a1a8 <sniprintf>:
 800a1a8:	b40c      	push	{r2, r3}
 800a1aa:	b530      	push	{r4, r5, lr}
 800a1ac:	4b18      	ldr	r3, [pc, #96]	@ (800a210 <sniprintf+0x68>)
 800a1ae:	1e0c      	subs	r4, r1, #0
 800a1b0:	681d      	ldr	r5, [r3, #0]
 800a1b2:	b09d      	sub	sp, #116	@ 0x74
 800a1b4:	da08      	bge.n	800a1c8 <sniprintf+0x20>
 800a1b6:	238b      	movs	r3, #139	@ 0x8b
 800a1b8:	602b      	str	r3, [r5, #0]
 800a1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a1be:	b01d      	add	sp, #116	@ 0x74
 800a1c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1c4:	b002      	add	sp, #8
 800a1c6:	4770      	bx	lr
 800a1c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a1cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a1d0:	f04f 0300 	mov.w	r3, #0
 800a1d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a1d6:	bf14      	ite	ne
 800a1d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a1dc:	4623      	moveq	r3, r4
 800a1de:	9304      	str	r3, [sp, #16]
 800a1e0:	9307      	str	r3, [sp, #28]
 800a1e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a1e6:	9002      	str	r0, [sp, #8]
 800a1e8:	9006      	str	r0, [sp, #24]
 800a1ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a1ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1f0:	ab21      	add	r3, sp, #132	@ 0x84
 800a1f2:	a902      	add	r1, sp, #8
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	9301      	str	r3, [sp, #4]
 800a1f8:	f000 fa46 	bl	800a688 <_svfiprintf_r>
 800a1fc:	1c43      	adds	r3, r0, #1
 800a1fe:	bfbc      	itt	lt
 800a200:	238b      	movlt	r3, #139	@ 0x8b
 800a202:	602b      	strlt	r3, [r5, #0]
 800a204:	2c00      	cmp	r4, #0
 800a206:	d0da      	beq.n	800a1be <sniprintf+0x16>
 800a208:	9b02      	ldr	r3, [sp, #8]
 800a20a:	2200      	movs	r2, #0
 800a20c:	701a      	strb	r2, [r3, #0]
 800a20e:	e7d6      	b.n	800a1be <sniprintf+0x16>
 800a210:	240000d0 	.word	0x240000d0

0800a214 <__sread>:
 800a214:	b510      	push	{r4, lr}
 800a216:	460c      	mov	r4, r1
 800a218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a21c:	f000 f868 	bl	800a2f0 <_read_r>
 800a220:	2800      	cmp	r0, #0
 800a222:	bfab      	itete	ge
 800a224:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a226:	89a3      	ldrhlt	r3, [r4, #12]
 800a228:	181b      	addge	r3, r3, r0
 800a22a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a22e:	bfac      	ite	ge
 800a230:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a232:	81a3      	strhlt	r3, [r4, #12]
 800a234:	bd10      	pop	{r4, pc}

0800a236 <__swrite>:
 800a236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a23a:	461f      	mov	r7, r3
 800a23c:	898b      	ldrh	r3, [r1, #12]
 800a23e:	05db      	lsls	r3, r3, #23
 800a240:	4605      	mov	r5, r0
 800a242:	460c      	mov	r4, r1
 800a244:	4616      	mov	r6, r2
 800a246:	d505      	bpl.n	800a254 <__swrite+0x1e>
 800a248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a24c:	2302      	movs	r3, #2
 800a24e:	2200      	movs	r2, #0
 800a250:	f000 f83c 	bl	800a2cc <_lseek_r>
 800a254:	89a3      	ldrh	r3, [r4, #12]
 800a256:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a25a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a25e:	81a3      	strh	r3, [r4, #12]
 800a260:	4632      	mov	r2, r6
 800a262:	463b      	mov	r3, r7
 800a264:	4628      	mov	r0, r5
 800a266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a26a:	f000 b853 	b.w	800a314 <_write_r>

0800a26e <__sseek>:
 800a26e:	b510      	push	{r4, lr}
 800a270:	460c      	mov	r4, r1
 800a272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a276:	f000 f829 	bl	800a2cc <_lseek_r>
 800a27a:	1c43      	adds	r3, r0, #1
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	bf15      	itete	ne
 800a280:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a282:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a286:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a28a:	81a3      	strheq	r3, [r4, #12]
 800a28c:	bf18      	it	ne
 800a28e:	81a3      	strhne	r3, [r4, #12]
 800a290:	bd10      	pop	{r4, pc}

0800a292 <__sclose>:
 800a292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a296:	f000 b809 	b.w	800a2ac <_close_r>

0800a29a <memset>:
 800a29a:	4402      	add	r2, r0
 800a29c:	4603      	mov	r3, r0
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d100      	bne.n	800a2a4 <memset+0xa>
 800a2a2:	4770      	bx	lr
 800a2a4:	f803 1b01 	strb.w	r1, [r3], #1
 800a2a8:	e7f9      	b.n	800a29e <memset+0x4>
	...

0800a2ac <_close_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4d06      	ldr	r5, [pc, #24]	@ (800a2c8 <_close_r+0x1c>)
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	4608      	mov	r0, r1
 800a2b6:	602b      	str	r3, [r5, #0]
 800a2b8:	f7fa f9d5 	bl	8004666 <_close>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_close_r+0x1a>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_close_r+0x1a>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	2400e0f0 	.word	0x2400e0f0

0800a2cc <_lseek_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4d07      	ldr	r5, [pc, #28]	@ (800a2ec <_lseek_r+0x20>)
 800a2d0:	4604      	mov	r4, r0
 800a2d2:	4608      	mov	r0, r1
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	602a      	str	r2, [r5, #0]
 800a2da:	461a      	mov	r2, r3
 800a2dc:	f7fa f9ea 	bl	80046b4 <_lseek>
 800a2e0:	1c43      	adds	r3, r0, #1
 800a2e2:	d102      	bne.n	800a2ea <_lseek_r+0x1e>
 800a2e4:	682b      	ldr	r3, [r5, #0]
 800a2e6:	b103      	cbz	r3, 800a2ea <_lseek_r+0x1e>
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	bd38      	pop	{r3, r4, r5, pc}
 800a2ec:	2400e0f0 	.word	0x2400e0f0

0800a2f0 <_read_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	4d07      	ldr	r5, [pc, #28]	@ (800a310 <_read_r+0x20>)
 800a2f4:	4604      	mov	r4, r0
 800a2f6:	4608      	mov	r0, r1
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	602a      	str	r2, [r5, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	f7fa f978 	bl	80045f4 <_read>
 800a304:	1c43      	adds	r3, r0, #1
 800a306:	d102      	bne.n	800a30e <_read_r+0x1e>
 800a308:	682b      	ldr	r3, [r5, #0]
 800a30a:	b103      	cbz	r3, 800a30e <_read_r+0x1e>
 800a30c:	6023      	str	r3, [r4, #0]
 800a30e:	bd38      	pop	{r3, r4, r5, pc}
 800a310:	2400e0f0 	.word	0x2400e0f0

0800a314 <_write_r>:
 800a314:	b538      	push	{r3, r4, r5, lr}
 800a316:	4d07      	ldr	r5, [pc, #28]	@ (800a334 <_write_r+0x20>)
 800a318:	4604      	mov	r4, r0
 800a31a:	4608      	mov	r0, r1
 800a31c:	4611      	mov	r1, r2
 800a31e:	2200      	movs	r2, #0
 800a320:	602a      	str	r2, [r5, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	f7fa f983 	bl	800462e <_write>
 800a328:	1c43      	adds	r3, r0, #1
 800a32a:	d102      	bne.n	800a332 <_write_r+0x1e>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	b103      	cbz	r3, 800a332 <_write_r+0x1e>
 800a330:	6023      	str	r3, [r4, #0]
 800a332:	bd38      	pop	{r3, r4, r5, pc}
 800a334:	2400e0f0 	.word	0x2400e0f0

0800a338 <__errno>:
 800a338:	4b01      	ldr	r3, [pc, #4]	@ (800a340 <__errno+0x8>)
 800a33a:	6818      	ldr	r0, [r3, #0]
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	240000d0 	.word	0x240000d0

0800a344 <__libc_init_array>:
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	4d0d      	ldr	r5, [pc, #52]	@ (800a37c <__libc_init_array+0x38>)
 800a348:	4c0d      	ldr	r4, [pc, #52]	@ (800a380 <__libc_init_array+0x3c>)
 800a34a:	1b64      	subs	r4, r4, r5
 800a34c:	10a4      	asrs	r4, r4, #2
 800a34e:	2600      	movs	r6, #0
 800a350:	42a6      	cmp	r6, r4
 800a352:	d109      	bne.n	800a368 <__libc_init_array+0x24>
 800a354:	4d0b      	ldr	r5, [pc, #44]	@ (800a384 <__libc_init_array+0x40>)
 800a356:	4c0c      	ldr	r4, [pc, #48]	@ (800a388 <__libc_init_array+0x44>)
 800a358:	f000 ffee 	bl	800b338 <_init>
 800a35c:	1b64      	subs	r4, r4, r5
 800a35e:	10a4      	asrs	r4, r4, #2
 800a360:	2600      	movs	r6, #0
 800a362:	42a6      	cmp	r6, r4
 800a364:	d105      	bne.n	800a372 <__libc_init_array+0x2e>
 800a366:	bd70      	pop	{r4, r5, r6, pc}
 800a368:	f855 3b04 	ldr.w	r3, [r5], #4
 800a36c:	4798      	blx	r3
 800a36e:	3601      	adds	r6, #1
 800a370:	e7ee      	b.n	800a350 <__libc_init_array+0xc>
 800a372:	f855 3b04 	ldr.w	r3, [r5], #4
 800a376:	4798      	blx	r3
 800a378:	3601      	adds	r6, #1
 800a37a:	e7f2      	b.n	800a362 <__libc_init_array+0x1e>
 800a37c:	0800eddc 	.word	0x0800eddc
 800a380:	0800eddc 	.word	0x0800eddc
 800a384:	0800eddc 	.word	0x0800eddc
 800a388:	0800ede0 	.word	0x0800ede0

0800a38c <__retarget_lock_init_recursive>:
 800a38c:	4770      	bx	lr

0800a38e <__retarget_lock_acquire_recursive>:
 800a38e:	4770      	bx	lr

0800a390 <__retarget_lock_release_recursive>:
 800a390:	4770      	bx	lr
	...

0800a394 <__assert_func>:
 800a394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a396:	4614      	mov	r4, r2
 800a398:	461a      	mov	r2, r3
 800a39a:	4b09      	ldr	r3, [pc, #36]	@ (800a3c0 <__assert_func+0x2c>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4605      	mov	r5, r0
 800a3a0:	68d8      	ldr	r0, [r3, #12]
 800a3a2:	b14c      	cbz	r4, 800a3b8 <__assert_func+0x24>
 800a3a4:	4b07      	ldr	r3, [pc, #28]	@ (800a3c4 <__assert_func+0x30>)
 800a3a6:	9100      	str	r1, [sp, #0]
 800a3a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3ac:	4906      	ldr	r1, [pc, #24]	@ (800a3c8 <__assert_func+0x34>)
 800a3ae:	462b      	mov	r3, r5
 800a3b0:	f000 fc9e 	bl	800acf0 <fiprintf>
 800a3b4:	f000 fce6 	bl	800ad84 <abort>
 800a3b8:	4b04      	ldr	r3, [pc, #16]	@ (800a3cc <__assert_func+0x38>)
 800a3ba:	461c      	mov	r4, r3
 800a3bc:	e7f3      	b.n	800a3a6 <__assert_func+0x12>
 800a3be:	bf00      	nop
 800a3c0:	240000d0 	.word	0x240000d0
 800a3c4:	0800ed65 	.word	0x0800ed65
 800a3c8:	0800ed72 	.word	0x0800ed72
 800a3cc:	0800eda0 	.word	0x0800eda0

0800a3d0 <_free_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	4605      	mov	r5, r0
 800a3d4:	2900      	cmp	r1, #0
 800a3d6:	d041      	beq.n	800a45c <_free_r+0x8c>
 800a3d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3dc:	1f0c      	subs	r4, r1, #4
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	bfb8      	it	lt
 800a3e2:	18e4      	addlt	r4, r4, r3
 800a3e4:	f000 f8e8 	bl	800a5b8 <__malloc_lock>
 800a3e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a460 <_free_r+0x90>)
 800a3ea:	6813      	ldr	r3, [r2, #0]
 800a3ec:	b933      	cbnz	r3, 800a3fc <_free_r+0x2c>
 800a3ee:	6063      	str	r3, [r4, #4]
 800a3f0:	6014      	str	r4, [r2, #0]
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3f8:	f000 b8e4 	b.w	800a5c4 <__malloc_unlock>
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	d908      	bls.n	800a412 <_free_r+0x42>
 800a400:	6820      	ldr	r0, [r4, #0]
 800a402:	1821      	adds	r1, r4, r0
 800a404:	428b      	cmp	r3, r1
 800a406:	bf01      	itttt	eq
 800a408:	6819      	ldreq	r1, [r3, #0]
 800a40a:	685b      	ldreq	r3, [r3, #4]
 800a40c:	1809      	addeq	r1, r1, r0
 800a40e:	6021      	streq	r1, [r4, #0]
 800a410:	e7ed      	b.n	800a3ee <_free_r+0x1e>
 800a412:	461a      	mov	r2, r3
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	b10b      	cbz	r3, 800a41c <_free_r+0x4c>
 800a418:	42a3      	cmp	r3, r4
 800a41a:	d9fa      	bls.n	800a412 <_free_r+0x42>
 800a41c:	6811      	ldr	r1, [r2, #0]
 800a41e:	1850      	adds	r0, r2, r1
 800a420:	42a0      	cmp	r0, r4
 800a422:	d10b      	bne.n	800a43c <_free_r+0x6c>
 800a424:	6820      	ldr	r0, [r4, #0]
 800a426:	4401      	add	r1, r0
 800a428:	1850      	adds	r0, r2, r1
 800a42a:	4283      	cmp	r3, r0
 800a42c:	6011      	str	r1, [r2, #0]
 800a42e:	d1e0      	bne.n	800a3f2 <_free_r+0x22>
 800a430:	6818      	ldr	r0, [r3, #0]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	6053      	str	r3, [r2, #4]
 800a436:	4408      	add	r0, r1
 800a438:	6010      	str	r0, [r2, #0]
 800a43a:	e7da      	b.n	800a3f2 <_free_r+0x22>
 800a43c:	d902      	bls.n	800a444 <_free_r+0x74>
 800a43e:	230c      	movs	r3, #12
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	e7d6      	b.n	800a3f2 <_free_r+0x22>
 800a444:	6820      	ldr	r0, [r4, #0]
 800a446:	1821      	adds	r1, r4, r0
 800a448:	428b      	cmp	r3, r1
 800a44a:	bf04      	itt	eq
 800a44c:	6819      	ldreq	r1, [r3, #0]
 800a44e:	685b      	ldreq	r3, [r3, #4]
 800a450:	6063      	str	r3, [r4, #4]
 800a452:	bf04      	itt	eq
 800a454:	1809      	addeq	r1, r1, r0
 800a456:	6021      	streq	r1, [r4, #0]
 800a458:	6054      	str	r4, [r2, #4]
 800a45a:	e7ca      	b.n	800a3f2 <_free_r+0x22>
 800a45c:	bd38      	pop	{r3, r4, r5, pc}
 800a45e:	bf00      	nop
 800a460:	2400e0fc 	.word	0x2400e0fc

0800a464 <malloc>:
 800a464:	4b02      	ldr	r3, [pc, #8]	@ (800a470 <malloc+0xc>)
 800a466:	4601      	mov	r1, r0
 800a468:	6818      	ldr	r0, [r3, #0]
 800a46a:	f000 b825 	b.w	800a4b8 <_malloc_r>
 800a46e:	bf00      	nop
 800a470:	240000d0 	.word	0x240000d0

0800a474 <sbrk_aligned>:
 800a474:	b570      	push	{r4, r5, r6, lr}
 800a476:	4e0f      	ldr	r6, [pc, #60]	@ (800a4b4 <sbrk_aligned+0x40>)
 800a478:	460c      	mov	r4, r1
 800a47a:	6831      	ldr	r1, [r6, #0]
 800a47c:	4605      	mov	r5, r0
 800a47e:	b911      	cbnz	r1, 800a486 <sbrk_aligned+0x12>
 800a480:	f000 fc62 	bl	800ad48 <_sbrk_r>
 800a484:	6030      	str	r0, [r6, #0]
 800a486:	4621      	mov	r1, r4
 800a488:	4628      	mov	r0, r5
 800a48a:	f000 fc5d 	bl	800ad48 <_sbrk_r>
 800a48e:	1c43      	adds	r3, r0, #1
 800a490:	d103      	bne.n	800a49a <sbrk_aligned+0x26>
 800a492:	f04f 34ff 	mov.w	r4, #4294967295
 800a496:	4620      	mov	r0, r4
 800a498:	bd70      	pop	{r4, r5, r6, pc}
 800a49a:	1cc4      	adds	r4, r0, #3
 800a49c:	f024 0403 	bic.w	r4, r4, #3
 800a4a0:	42a0      	cmp	r0, r4
 800a4a2:	d0f8      	beq.n	800a496 <sbrk_aligned+0x22>
 800a4a4:	1a21      	subs	r1, r4, r0
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	f000 fc4e 	bl	800ad48 <_sbrk_r>
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	d1f2      	bne.n	800a496 <sbrk_aligned+0x22>
 800a4b0:	e7ef      	b.n	800a492 <sbrk_aligned+0x1e>
 800a4b2:	bf00      	nop
 800a4b4:	2400e0f8 	.word	0x2400e0f8

0800a4b8 <_malloc_r>:
 800a4b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4bc:	1ccd      	adds	r5, r1, #3
 800a4be:	f025 0503 	bic.w	r5, r5, #3
 800a4c2:	3508      	adds	r5, #8
 800a4c4:	2d0c      	cmp	r5, #12
 800a4c6:	bf38      	it	cc
 800a4c8:	250c      	movcc	r5, #12
 800a4ca:	2d00      	cmp	r5, #0
 800a4cc:	4606      	mov	r6, r0
 800a4ce:	db01      	blt.n	800a4d4 <_malloc_r+0x1c>
 800a4d0:	42a9      	cmp	r1, r5
 800a4d2:	d904      	bls.n	800a4de <_malloc_r+0x26>
 800a4d4:	230c      	movs	r3, #12
 800a4d6:	6033      	str	r3, [r6, #0]
 800a4d8:	2000      	movs	r0, #0
 800a4da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5b4 <_malloc_r+0xfc>
 800a4e2:	f000 f869 	bl	800a5b8 <__malloc_lock>
 800a4e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a4ea:	461c      	mov	r4, r3
 800a4ec:	bb44      	cbnz	r4, 800a540 <_malloc_r+0x88>
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f7ff ffbf 	bl	800a474 <sbrk_aligned>
 800a4f6:	1c43      	adds	r3, r0, #1
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	d158      	bne.n	800a5ae <_malloc_r+0xf6>
 800a4fc:	f8d8 4000 	ldr.w	r4, [r8]
 800a500:	4627      	mov	r7, r4
 800a502:	2f00      	cmp	r7, #0
 800a504:	d143      	bne.n	800a58e <_malloc_r+0xd6>
 800a506:	2c00      	cmp	r4, #0
 800a508:	d04b      	beq.n	800a5a2 <_malloc_r+0xea>
 800a50a:	6823      	ldr	r3, [r4, #0]
 800a50c:	4639      	mov	r1, r7
 800a50e:	4630      	mov	r0, r6
 800a510:	eb04 0903 	add.w	r9, r4, r3
 800a514:	f000 fc18 	bl	800ad48 <_sbrk_r>
 800a518:	4581      	cmp	r9, r0
 800a51a:	d142      	bne.n	800a5a2 <_malloc_r+0xea>
 800a51c:	6821      	ldr	r1, [r4, #0]
 800a51e:	1a6d      	subs	r5, r5, r1
 800a520:	4629      	mov	r1, r5
 800a522:	4630      	mov	r0, r6
 800a524:	f7ff ffa6 	bl	800a474 <sbrk_aligned>
 800a528:	3001      	adds	r0, #1
 800a52a:	d03a      	beq.n	800a5a2 <_malloc_r+0xea>
 800a52c:	6823      	ldr	r3, [r4, #0]
 800a52e:	442b      	add	r3, r5
 800a530:	6023      	str	r3, [r4, #0]
 800a532:	f8d8 3000 	ldr.w	r3, [r8]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	bb62      	cbnz	r2, 800a594 <_malloc_r+0xdc>
 800a53a:	f8c8 7000 	str.w	r7, [r8]
 800a53e:	e00f      	b.n	800a560 <_malloc_r+0xa8>
 800a540:	6822      	ldr	r2, [r4, #0]
 800a542:	1b52      	subs	r2, r2, r5
 800a544:	d420      	bmi.n	800a588 <_malloc_r+0xd0>
 800a546:	2a0b      	cmp	r2, #11
 800a548:	d917      	bls.n	800a57a <_malloc_r+0xc2>
 800a54a:	1961      	adds	r1, r4, r5
 800a54c:	42a3      	cmp	r3, r4
 800a54e:	6025      	str	r5, [r4, #0]
 800a550:	bf18      	it	ne
 800a552:	6059      	strne	r1, [r3, #4]
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	bf08      	it	eq
 800a558:	f8c8 1000 	streq.w	r1, [r8]
 800a55c:	5162      	str	r2, [r4, r5]
 800a55e:	604b      	str	r3, [r1, #4]
 800a560:	4630      	mov	r0, r6
 800a562:	f000 f82f 	bl	800a5c4 <__malloc_unlock>
 800a566:	f104 000b 	add.w	r0, r4, #11
 800a56a:	1d23      	adds	r3, r4, #4
 800a56c:	f020 0007 	bic.w	r0, r0, #7
 800a570:	1ac2      	subs	r2, r0, r3
 800a572:	bf1c      	itt	ne
 800a574:	1a1b      	subne	r3, r3, r0
 800a576:	50a3      	strne	r3, [r4, r2]
 800a578:	e7af      	b.n	800a4da <_malloc_r+0x22>
 800a57a:	6862      	ldr	r2, [r4, #4]
 800a57c:	42a3      	cmp	r3, r4
 800a57e:	bf0c      	ite	eq
 800a580:	f8c8 2000 	streq.w	r2, [r8]
 800a584:	605a      	strne	r2, [r3, #4]
 800a586:	e7eb      	b.n	800a560 <_malloc_r+0xa8>
 800a588:	4623      	mov	r3, r4
 800a58a:	6864      	ldr	r4, [r4, #4]
 800a58c:	e7ae      	b.n	800a4ec <_malloc_r+0x34>
 800a58e:	463c      	mov	r4, r7
 800a590:	687f      	ldr	r7, [r7, #4]
 800a592:	e7b6      	b.n	800a502 <_malloc_r+0x4a>
 800a594:	461a      	mov	r2, r3
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	42a3      	cmp	r3, r4
 800a59a:	d1fb      	bne.n	800a594 <_malloc_r+0xdc>
 800a59c:	2300      	movs	r3, #0
 800a59e:	6053      	str	r3, [r2, #4]
 800a5a0:	e7de      	b.n	800a560 <_malloc_r+0xa8>
 800a5a2:	230c      	movs	r3, #12
 800a5a4:	6033      	str	r3, [r6, #0]
 800a5a6:	4630      	mov	r0, r6
 800a5a8:	f000 f80c 	bl	800a5c4 <__malloc_unlock>
 800a5ac:	e794      	b.n	800a4d8 <_malloc_r+0x20>
 800a5ae:	6005      	str	r5, [r0, #0]
 800a5b0:	e7d6      	b.n	800a560 <_malloc_r+0xa8>
 800a5b2:	bf00      	nop
 800a5b4:	2400e0fc 	.word	0x2400e0fc

0800a5b8 <__malloc_lock>:
 800a5b8:	4801      	ldr	r0, [pc, #4]	@ (800a5c0 <__malloc_lock+0x8>)
 800a5ba:	f7ff bee8 	b.w	800a38e <__retarget_lock_acquire_recursive>
 800a5be:	bf00      	nop
 800a5c0:	2400e0f4 	.word	0x2400e0f4

0800a5c4 <__malloc_unlock>:
 800a5c4:	4801      	ldr	r0, [pc, #4]	@ (800a5cc <__malloc_unlock+0x8>)
 800a5c6:	f7ff bee3 	b.w	800a390 <__retarget_lock_release_recursive>
 800a5ca:	bf00      	nop
 800a5cc:	2400e0f4 	.word	0x2400e0f4

0800a5d0 <__ssputs_r>:
 800a5d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d4:	688e      	ldr	r6, [r1, #8]
 800a5d6:	461f      	mov	r7, r3
 800a5d8:	42be      	cmp	r6, r7
 800a5da:	680b      	ldr	r3, [r1, #0]
 800a5dc:	4682      	mov	sl, r0
 800a5de:	460c      	mov	r4, r1
 800a5e0:	4690      	mov	r8, r2
 800a5e2:	d82d      	bhi.n	800a640 <__ssputs_r+0x70>
 800a5e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a5ec:	d026      	beq.n	800a63c <__ssputs_r+0x6c>
 800a5ee:	6965      	ldr	r5, [r4, #20]
 800a5f0:	6909      	ldr	r1, [r1, #16]
 800a5f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5f6:	eba3 0901 	sub.w	r9, r3, r1
 800a5fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5fe:	1c7b      	adds	r3, r7, #1
 800a600:	444b      	add	r3, r9
 800a602:	106d      	asrs	r5, r5, #1
 800a604:	429d      	cmp	r5, r3
 800a606:	bf38      	it	cc
 800a608:	461d      	movcc	r5, r3
 800a60a:	0553      	lsls	r3, r2, #21
 800a60c:	d527      	bpl.n	800a65e <__ssputs_r+0x8e>
 800a60e:	4629      	mov	r1, r5
 800a610:	f7ff ff52 	bl	800a4b8 <_malloc_r>
 800a614:	4606      	mov	r6, r0
 800a616:	b360      	cbz	r0, 800a672 <__ssputs_r+0xa2>
 800a618:	6921      	ldr	r1, [r4, #16]
 800a61a:	464a      	mov	r2, r9
 800a61c:	f000 fba4 	bl	800ad68 <memcpy>
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a62a:	81a3      	strh	r3, [r4, #12]
 800a62c:	6126      	str	r6, [r4, #16]
 800a62e:	6165      	str	r5, [r4, #20]
 800a630:	444e      	add	r6, r9
 800a632:	eba5 0509 	sub.w	r5, r5, r9
 800a636:	6026      	str	r6, [r4, #0]
 800a638:	60a5      	str	r5, [r4, #8]
 800a63a:	463e      	mov	r6, r7
 800a63c:	42be      	cmp	r6, r7
 800a63e:	d900      	bls.n	800a642 <__ssputs_r+0x72>
 800a640:	463e      	mov	r6, r7
 800a642:	6820      	ldr	r0, [r4, #0]
 800a644:	4632      	mov	r2, r6
 800a646:	4641      	mov	r1, r8
 800a648:	f000 fb64 	bl	800ad14 <memmove>
 800a64c:	68a3      	ldr	r3, [r4, #8]
 800a64e:	1b9b      	subs	r3, r3, r6
 800a650:	60a3      	str	r3, [r4, #8]
 800a652:	6823      	ldr	r3, [r4, #0]
 800a654:	4433      	add	r3, r6
 800a656:	6023      	str	r3, [r4, #0]
 800a658:	2000      	movs	r0, #0
 800a65a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a65e:	462a      	mov	r2, r5
 800a660:	f000 fb97 	bl	800ad92 <_realloc_r>
 800a664:	4606      	mov	r6, r0
 800a666:	2800      	cmp	r0, #0
 800a668:	d1e0      	bne.n	800a62c <__ssputs_r+0x5c>
 800a66a:	6921      	ldr	r1, [r4, #16]
 800a66c:	4650      	mov	r0, sl
 800a66e:	f7ff feaf 	bl	800a3d0 <_free_r>
 800a672:	230c      	movs	r3, #12
 800a674:	f8ca 3000 	str.w	r3, [sl]
 800a678:	89a3      	ldrh	r3, [r4, #12]
 800a67a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a67e:	81a3      	strh	r3, [r4, #12]
 800a680:	f04f 30ff 	mov.w	r0, #4294967295
 800a684:	e7e9      	b.n	800a65a <__ssputs_r+0x8a>
	...

0800a688 <_svfiprintf_r>:
 800a688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68c:	4698      	mov	r8, r3
 800a68e:	898b      	ldrh	r3, [r1, #12]
 800a690:	061b      	lsls	r3, r3, #24
 800a692:	b09d      	sub	sp, #116	@ 0x74
 800a694:	4607      	mov	r7, r0
 800a696:	460d      	mov	r5, r1
 800a698:	4614      	mov	r4, r2
 800a69a:	d510      	bpl.n	800a6be <_svfiprintf_r+0x36>
 800a69c:	690b      	ldr	r3, [r1, #16]
 800a69e:	b973      	cbnz	r3, 800a6be <_svfiprintf_r+0x36>
 800a6a0:	2140      	movs	r1, #64	@ 0x40
 800a6a2:	f7ff ff09 	bl	800a4b8 <_malloc_r>
 800a6a6:	6028      	str	r0, [r5, #0]
 800a6a8:	6128      	str	r0, [r5, #16]
 800a6aa:	b930      	cbnz	r0, 800a6ba <_svfiprintf_r+0x32>
 800a6ac:	230c      	movs	r3, #12
 800a6ae:	603b      	str	r3, [r7, #0]
 800a6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b4:	b01d      	add	sp, #116	@ 0x74
 800a6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ba:	2340      	movs	r3, #64	@ 0x40
 800a6bc:	616b      	str	r3, [r5, #20]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6c2:	2320      	movs	r3, #32
 800a6c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6cc:	2330      	movs	r3, #48	@ 0x30
 800a6ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a86c <_svfiprintf_r+0x1e4>
 800a6d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a6d6:	f04f 0901 	mov.w	r9, #1
 800a6da:	4623      	mov	r3, r4
 800a6dc:	469a      	mov	sl, r3
 800a6de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6e2:	b10a      	cbz	r2, 800a6e8 <_svfiprintf_r+0x60>
 800a6e4:	2a25      	cmp	r2, #37	@ 0x25
 800a6e6:	d1f9      	bne.n	800a6dc <_svfiprintf_r+0x54>
 800a6e8:	ebba 0b04 	subs.w	fp, sl, r4
 800a6ec:	d00b      	beq.n	800a706 <_svfiprintf_r+0x7e>
 800a6ee:	465b      	mov	r3, fp
 800a6f0:	4622      	mov	r2, r4
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	4638      	mov	r0, r7
 800a6f6:	f7ff ff6b 	bl	800a5d0 <__ssputs_r>
 800a6fa:	3001      	adds	r0, #1
 800a6fc:	f000 80a7 	beq.w	800a84e <_svfiprintf_r+0x1c6>
 800a700:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a702:	445a      	add	r2, fp
 800a704:	9209      	str	r2, [sp, #36]	@ 0x24
 800a706:	f89a 3000 	ldrb.w	r3, [sl]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	f000 809f 	beq.w	800a84e <_svfiprintf_r+0x1c6>
 800a710:	2300      	movs	r3, #0
 800a712:	f04f 32ff 	mov.w	r2, #4294967295
 800a716:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a71a:	f10a 0a01 	add.w	sl, sl, #1
 800a71e:	9304      	str	r3, [sp, #16]
 800a720:	9307      	str	r3, [sp, #28]
 800a722:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a726:	931a      	str	r3, [sp, #104]	@ 0x68
 800a728:	4654      	mov	r4, sl
 800a72a:	2205      	movs	r2, #5
 800a72c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a730:	484e      	ldr	r0, [pc, #312]	@ (800a86c <_svfiprintf_r+0x1e4>)
 800a732:	f7f5 fded 	bl	8000310 <memchr>
 800a736:	9a04      	ldr	r2, [sp, #16]
 800a738:	b9d8      	cbnz	r0, 800a772 <_svfiprintf_r+0xea>
 800a73a:	06d0      	lsls	r0, r2, #27
 800a73c:	bf44      	itt	mi
 800a73e:	2320      	movmi	r3, #32
 800a740:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a744:	0711      	lsls	r1, r2, #28
 800a746:	bf44      	itt	mi
 800a748:	232b      	movmi	r3, #43	@ 0x2b
 800a74a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a74e:	f89a 3000 	ldrb.w	r3, [sl]
 800a752:	2b2a      	cmp	r3, #42	@ 0x2a
 800a754:	d015      	beq.n	800a782 <_svfiprintf_r+0xfa>
 800a756:	9a07      	ldr	r2, [sp, #28]
 800a758:	4654      	mov	r4, sl
 800a75a:	2000      	movs	r0, #0
 800a75c:	f04f 0c0a 	mov.w	ip, #10
 800a760:	4621      	mov	r1, r4
 800a762:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a766:	3b30      	subs	r3, #48	@ 0x30
 800a768:	2b09      	cmp	r3, #9
 800a76a:	d94b      	bls.n	800a804 <_svfiprintf_r+0x17c>
 800a76c:	b1b0      	cbz	r0, 800a79c <_svfiprintf_r+0x114>
 800a76e:	9207      	str	r2, [sp, #28]
 800a770:	e014      	b.n	800a79c <_svfiprintf_r+0x114>
 800a772:	eba0 0308 	sub.w	r3, r0, r8
 800a776:	fa09 f303 	lsl.w	r3, r9, r3
 800a77a:	4313      	orrs	r3, r2
 800a77c:	9304      	str	r3, [sp, #16]
 800a77e:	46a2      	mov	sl, r4
 800a780:	e7d2      	b.n	800a728 <_svfiprintf_r+0xa0>
 800a782:	9b03      	ldr	r3, [sp, #12]
 800a784:	1d19      	adds	r1, r3, #4
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	9103      	str	r1, [sp, #12]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	bfbb      	ittet	lt
 800a78e:	425b      	neglt	r3, r3
 800a790:	f042 0202 	orrlt.w	r2, r2, #2
 800a794:	9307      	strge	r3, [sp, #28]
 800a796:	9307      	strlt	r3, [sp, #28]
 800a798:	bfb8      	it	lt
 800a79a:	9204      	strlt	r2, [sp, #16]
 800a79c:	7823      	ldrb	r3, [r4, #0]
 800a79e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7a0:	d10a      	bne.n	800a7b8 <_svfiprintf_r+0x130>
 800a7a2:	7863      	ldrb	r3, [r4, #1]
 800a7a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7a6:	d132      	bne.n	800a80e <_svfiprintf_r+0x186>
 800a7a8:	9b03      	ldr	r3, [sp, #12]
 800a7aa:	1d1a      	adds	r2, r3, #4
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	9203      	str	r2, [sp, #12]
 800a7b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7b4:	3402      	adds	r4, #2
 800a7b6:	9305      	str	r3, [sp, #20]
 800a7b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a87c <_svfiprintf_r+0x1f4>
 800a7bc:	7821      	ldrb	r1, [r4, #0]
 800a7be:	2203      	movs	r2, #3
 800a7c0:	4650      	mov	r0, sl
 800a7c2:	f7f5 fda5 	bl	8000310 <memchr>
 800a7c6:	b138      	cbz	r0, 800a7d8 <_svfiprintf_r+0x150>
 800a7c8:	9b04      	ldr	r3, [sp, #16]
 800a7ca:	eba0 000a 	sub.w	r0, r0, sl
 800a7ce:	2240      	movs	r2, #64	@ 0x40
 800a7d0:	4082      	lsls	r2, r0
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	3401      	adds	r4, #1
 800a7d6:	9304      	str	r3, [sp, #16]
 800a7d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7dc:	4824      	ldr	r0, [pc, #144]	@ (800a870 <_svfiprintf_r+0x1e8>)
 800a7de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a7e2:	2206      	movs	r2, #6
 800a7e4:	f7f5 fd94 	bl	8000310 <memchr>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d036      	beq.n	800a85a <_svfiprintf_r+0x1d2>
 800a7ec:	4b21      	ldr	r3, [pc, #132]	@ (800a874 <_svfiprintf_r+0x1ec>)
 800a7ee:	bb1b      	cbnz	r3, 800a838 <_svfiprintf_r+0x1b0>
 800a7f0:	9b03      	ldr	r3, [sp, #12]
 800a7f2:	3307      	adds	r3, #7
 800a7f4:	f023 0307 	bic.w	r3, r3, #7
 800a7f8:	3308      	adds	r3, #8
 800a7fa:	9303      	str	r3, [sp, #12]
 800a7fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7fe:	4433      	add	r3, r6
 800a800:	9309      	str	r3, [sp, #36]	@ 0x24
 800a802:	e76a      	b.n	800a6da <_svfiprintf_r+0x52>
 800a804:	fb0c 3202 	mla	r2, ip, r2, r3
 800a808:	460c      	mov	r4, r1
 800a80a:	2001      	movs	r0, #1
 800a80c:	e7a8      	b.n	800a760 <_svfiprintf_r+0xd8>
 800a80e:	2300      	movs	r3, #0
 800a810:	3401      	adds	r4, #1
 800a812:	9305      	str	r3, [sp, #20]
 800a814:	4619      	mov	r1, r3
 800a816:	f04f 0c0a 	mov.w	ip, #10
 800a81a:	4620      	mov	r0, r4
 800a81c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a820:	3a30      	subs	r2, #48	@ 0x30
 800a822:	2a09      	cmp	r2, #9
 800a824:	d903      	bls.n	800a82e <_svfiprintf_r+0x1a6>
 800a826:	2b00      	cmp	r3, #0
 800a828:	d0c6      	beq.n	800a7b8 <_svfiprintf_r+0x130>
 800a82a:	9105      	str	r1, [sp, #20]
 800a82c:	e7c4      	b.n	800a7b8 <_svfiprintf_r+0x130>
 800a82e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a832:	4604      	mov	r4, r0
 800a834:	2301      	movs	r3, #1
 800a836:	e7f0      	b.n	800a81a <_svfiprintf_r+0x192>
 800a838:	ab03      	add	r3, sp, #12
 800a83a:	9300      	str	r3, [sp, #0]
 800a83c:	462a      	mov	r2, r5
 800a83e:	4b0e      	ldr	r3, [pc, #56]	@ (800a878 <_svfiprintf_r+0x1f0>)
 800a840:	a904      	add	r1, sp, #16
 800a842:	4638      	mov	r0, r7
 800a844:	f3af 8000 	nop.w
 800a848:	1c42      	adds	r2, r0, #1
 800a84a:	4606      	mov	r6, r0
 800a84c:	d1d6      	bne.n	800a7fc <_svfiprintf_r+0x174>
 800a84e:	89ab      	ldrh	r3, [r5, #12]
 800a850:	065b      	lsls	r3, r3, #25
 800a852:	f53f af2d 	bmi.w	800a6b0 <_svfiprintf_r+0x28>
 800a856:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a858:	e72c      	b.n	800a6b4 <_svfiprintf_r+0x2c>
 800a85a:	ab03      	add	r3, sp, #12
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	462a      	mov	r2, r5
 800a860:	4b05      	ldr	r3, [pc, #20]	@ (800a878 <_svfiprintf_r+0x1f0>)
 800a862:	a904      	add	r1, sp, #16
 800a864:	4638      	mov	r0, r7
 800a866:	f000 f879 	bl	800a95c <_printf_i>
 800a86a:	e7ed      	b.n	800a848 <_svfiprintf_r+0x1c0>
 800a86c:	0800eda1 	.word	0x0800eda1
 800a870:	0800edab 	.word	0x0800edab
 800a874:	00000000 	.word	0x00000000
 800a878:	0800a5d1 	.word	0x0800a5d1
 800a87c:	0800eda7 	.word	0x0800eda7

0800a880 <_printf_common>:
 800a880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a884:	4616      	mov	r6, r2
 800a886:	4698      	mov	r8, r3
 800a888:	688a      	ldr	r2, [r1, #8]
 800a88a:	690b      	ldr	r3, [r1, #16]
 800a88c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a890:	4293      	cmp	r3, r2
 800a892:	bfb8      	it	lt
 800a894:	4613      	movlt	r3, r2
 800a896:	6033      	str	r3, [r6, #0]
 800a898:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a89c:	4607      	mov	r7, r0
 800a89e:	460c      	mov	r4, r1
 800a8a0:	b10a      	cbz	r2, 800a8a6 <_printf_common+0x26>
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	6033      	str	r3, [r6, #0]
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	0699      	lsls	r1, r3, #26
 800a8aa:	bf42      	ittt	mi
 800a8ac:	6833      	ldrmi	r3, [r6, #0]
 800a8ae:	3302      	addmi	r3, #2
 800a8b0:	6033      	strmi	r3, [r6, #0]
 800a8b2:	6825      	ldr	r5, [r4, #0]
 800a8b4:	f015 0506 	ands.w	r5, r5, #6
 800a8b8:	d106      	bne.n	800a8c8 <_printf_common+0x48>
 800a8ba:	f104 0a19 	add.w	sl, r4, #25
 800a8be:	68e3      	ldr	r3, [r4, #12]
 800a8c0:	6832      	ldr	r2, [r6, #0]
 800a8c2:	1a9b      	subs	r3, r3, r2
 800a8c4:	42ab      	cmp	r3, r5
 800a8c6:	dc26      	bgt.n	800a916 <_printf_common+0x96>
 800a8c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8cc:	6822      	ldr	r2, [r4, #0]
 800a8ce:	3b00      	subs	r3, #0
 800a8d0:	bf18      	it	ne
 800a8d2:	2301      	movne	r3, #1
 800a8d4:	0692      	lsls	r2, r2, #26
 800a8d6:	d42b      	bmi.n	800a930 <_printf_common+0xb0>
 800a8d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8dc:	4641      	mov	r1, r8
 800a8de:	4638      	mov	r0, r7
 800a8e0:	47c8      	blx	r9
 800a8e2:	3001      	adds	r0, #1
 800a8e4:	d01e      	beq.n	800a924 <_printf_common+0xa4>
 800a8e6:	6823      	ldr	r3, [r4, #0]
 800a8e8:	6922      	ldr	r2, [r4, #16]
 800a8ea:	f003 0306 	and.w	r3, r3, #6
 800a8ee:	2b04      	cmp	r3, #4
 800a8f0:	bf02      	ittt	eq
 800a8f2:	68e5      	ldreq	r5, [r4, #12]
 800a8f4:	6833      	ldreq	r3, [r6, #0]
 800a8f6:	1aed      	subeq	r5, r5, r3
 800a8f8:	68a3      	ldr	r3, [r4, #8]
 800a8fa:	bf0c      	ite	eq
 800a8fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a900:	2500      	movne	r5, #0
 800a902:	4293      	cmp	r3, r2
 800a904:	bfc4      	itt	gt
 800a906:	1a9b      	subgt	r3, r3, r2
 800a908:	18ed      	addgt	r5, r5, r3
 800a90a:	2600      	movs	r6, #0
 800a90c:	341a      	adds	r4, #26
 800a90e:	42b5      	cmp	r5, r6
 800a910:	d11a      	bne.n	800a948 <_printf_common+0xc8>
 800a912:	2000      	movs	r0, #0
 800a914:	e008      	b.n	800a928 <_printf_common+0xa8>
 800a916:	2301      	movs	r3, #1
 800a918:	4652      	mov	r2, sl
 800a91a:	4641      	mov	r1, r8
 800a91c:	4638      	mov	r0, r7
 800a91e:	47c8      	blx	r9
 800a920:	3001      	adds	r0, #1
 800a922:	d103      	bne.n	800a92c <_printf_common+0xac>
 800a924:	f04f 30ff 	mov.w	r0, #4294967295
 800a928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a92c:	3501      	adds	r5, #1
 800a92e:	e7c6      	b.n	800a8be <_printf_common+0x3e>
 800a930:	18e1      	adds	r1, r4, r3
 800a932:	1c5a      	adds	r2, r3, #1
 800a934:	2030      	movs	r0, #48	@ 0x30
 800a936:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a93a:	4422      	add	r2, r4
 800a93c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a940:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a944:	3302      	adds	r3, #2
 800a946:	e7c7      	b.n	800a8d8 <_printf_common+0x58>
 800a948:	2301      	movs	r3, #1
 800a94a:	4622      	mov	r2, r4
 800a94c:	4641      	mov	r1, r8
 800a94e:	4638      	mov	r0, r7
 800a950:	47c8      	blx	r9
 800a952:	3001      	adds	r0, #1
 800a954:	d0e6      	beq.n	800a924 <_printf_common+0xa4>
 800a956:	3601      	adds	r6, #1
 800a958:	e7d9      	b.n	800a90e <_printf_common+0x8e>
	...

0800a95c <_printf_i>:
 800a95c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a960:	7e0f      	ldrb	r7, [r1, #24]
 800a962:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a964:	2f78      	cmp	r7, #120	@ 0x78
 800a966:	4691      	mov	r9, r2
 800a968:	4680      	mov	r8, r0
 800a96a:	460c      	mov	r4, r1
 800a96c:	469a      	mov	sl, r3
 800a96e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a972:	d807      	bhi.n	800a984 <_printf_i+0x28>
 800a974:	2f62      	cmp	r7, #98	@ 0x62
 800a976:	d80a      	bhi.n	800a98e <_printf_i+0x32>
 800a978:	2f00      	cmp	r7, #0
 800a97a:	f000 80d1 	beq.w	800ab20 <_printf_i+0x1c4>
 800a97e:	2f58      	cmp	r7, #88	@ 0x58
 800a980:	f000 80b8 	beq.w	800aaf4 <_printf_i+0x198>
 800a984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a988:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a98c:	e03a      	b.n	800aa04 <_printf_i+0xa8>
 800a98e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a992:	2b15      	cmp	r3, #21
 800a994:	d8f6      	bhi.n	800a984 <_printf_i+0x28>
 800a996:	a101      	add	r1, pc, #4	@ (adr r1, 800a99c <_printf_i+0x40>)
 800a998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a99c:	0800a9f5 	.word	0x0800a9f5
 800a9a0:	0800aa09 	.word	0x0800aa09
 800a9a4:	0800a985 	.word	0x0800a985
 800a9a8:	0800a985 	.word	0x0800a985
 800a9ac:	0800a985 	.word	0x0800a985
 800a9b0:	0800a985 	.word	0x0800a985
 800a9b4:	0800aa09 	.word	0x0800aa09
 800a9b8:	0800a985 	.word	0x0800a985
 800a9bc:	0800a985 	.word	0x0800a985
 800a9c0:	0800a985 	.word	0x0800a985
 800a9c4:	0800a985 	.word	0x0800a985
 800a9c8:	0800ab07 	.word	0x0800ab07
 800a9cc:	0800aa33 	.word	0x0800aa33
 800a9d0:	0800aac1 	.word	0x0800aac1
 800a9d4:	0800a985 	.word	0x0800a985
 800a9d8:	0800a985 	.word	0x0800a985
 800a9dc:	0800ab29 	.word	0x0800ab29
 800a9e0:	0800a985 	.word	0x0800a985
 800a9e4:	0800aa33 	.word	0x0800aa33
 800a9e8:	0800a985 	.word	0x0800a985
 800a9ec:	0800a985 	.word	0x0800a985
 800a9f0:	0800aac9 	.word	0x0800aac9
 800a9f4:	6833      	ldr	r3, [r6, #0]
 800a9f6:	1d1a      	adds	r2, r3, #4
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	6032      	str	r2, [r6, #0]
 800a9fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa04:	2301      	movs	r3, #1
 800aa06:	e09c      	b.n	800ab42 <_printf_i+0x1e6>
 800aa08:	6833      	ldr	r3, [r6, #0]
 800aa0a:	6820      	ldr	r0, [r4, #0]
 800aa0c:	1d19      	adds	r1, r3, #4
 800aa0e:	6031      	str	r1, [r6, #0]
 800aa10:	0606      	lsls	r6, r0, #24
 800aa12:	d501      	bpl.n	800aa18 <_printf_i+0xbc>
 800aa14:	681d      	ldr	r5, [r3, #0]
 800aa16:	e003      	b.n	800aa20 <_printf_i+0xc4>
 800aa18:	0645      	lsls	r5, r0, #25
 800aa1a:	d5fb      	bpl.n	800aa14 <_printf_i+0xb8>
 800aa1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa20:	2d00      	cmp	r5, #0
 800aa22:	da03      	bge.n	800aa2c <_printf_i+0xd0>
 800aa24:	232d      	movs	r3, #45	@ 0x2d
 800aa26:	426d      	negs	r5, r5
 800aa28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa2c:	4858      	ldr	r0, [pc, #352]	@ (800ab90 <_printf_i+0x234>)
 800aa2e:	230a      	movs	r3, #10
 800aa30:	e011      	b.n	800aa56 <_printf_i+0xfa>
 800aa32:	6821      	ldr	r1, [r4, #0]
 800aa34:	6833      	ldr	r3, [r6, #0]
 800aa36:	0608      	lsls	r0, r1, #24
 800aa38:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa3c:	d402      	bmi.n	800aa44 <_printf_i+0xe8>
 800aa3e:	0649      	lsls	r1, r1, #25
 800aa40:	bf48      	it	mi
 800aa42:	b2ad      	uxthmi	r5, r5
 800aa44:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa46:	4852      	ldr	r0, [pc, #328]	@ (800ab90 <_printf_i+0x234>)
 800aa48:	6033      	str	r3, [r6, #0]
 800aa4a:	bf14      	ite	ne
 800aa4c:	230a      	movne	r3, #10
 800aa4e:	2308      	moveq	r3, #8
 800aa50:	2100      	movs	r1, #0
 800aa52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa56:	6866      	ldr	r6, [r4, #4]
 800aa58:	60a6      	str	r6, [r4, #8]
 800aa5a:	2e00      	cmp	r6, #0
 800aa5c:	db05      	blt.n	800aa6a <_printf_i+0x10e>
 800aa5e:	6821      	ldr	r1, [r4, #0]
 800aa60:	432e      	orrs	r6, r5
 800aa62:	f021 0104 	bic.w	r1, r1, #4
 800aa66:	6021      	str	r1, [r4, #0]
 800aa68:	d04b      	beq.n	800ab02 <_printf_i+0x1a6>
 800aa6a:	4616      	mov	r6, r2
 800aa6c:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa70:	fb03 5711 	mls	r7, r3, r1, r5
 800aa74:	5dc7      	ldrb	r7, [r0, r7]
 800aa76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa7a:	462f      	mov	r7, r5
 800aa7c:	42bb      	cmp	r3, r7
 800aa7e:	460d      	mov	r5, r1
 800aa80:	d9f4      	bls.n	800aa6c <_printf_i+0x110>
 800aa82:	2b08      	cmp	r3, #8
 800aa84:	d10b      	bne.n	800aa9e <_printf_i+0x142>
 800aa86:	6823      	ldr	r3, [r4, #0]
 800aa88:	07df      	lsls	r7, r3, #31
 800aa8a:	d508      	bpl.n	800aa9e <_printf_i+0x142>
 800aa8c:	6923      	ldr	r3, [r4, #16]
 800aa8e:	6861      	ldr	r1, [r4, #4]
 800aa90:	4299      	cmp	r1, r3
 800aa92:	bfde      	ittt	le
 800aa94:	2330      	movle	r3, #48	@ 0x30
 800aa96:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa9e:	1b92      	subs	r2, r2, r6
 800aaa0:	6122      	str	r2, [r4, #16]
 800aaa2:	f8cd a000 	str.w	sl, [sp]
 800aaa6:	464b      	mov	r3, r9
 800aaa8:	aa03      	add	r2, sp, #12
 800aaaa:	4621      	mov	r1, r4
 800aaac:	4640      	mov	r0, r8
 800aaae:	f7ff fee7 	bl	800a880 <_printf_common>
 800aab2:	3001      	adds	r0, #1
 800aab4:	d14a      	bne.n	800ab4c <_printf_i+0x1f0>
 800aab6:	f04f 30ff 	mov.w	r0, #4294967295
 800aaba:	b004      	add	sp, #16
 800aabc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac0:	6823      	ldr	r3, [r4, #0]
 800aac2:	f043 0320 	orr.w	r3, r3, #32
 800aac6:	6023      	str	r3, [r4, #0]
 800aac8:	4832      	ldr	r0, [pc, #200]	@ (800ab94 <_printf_i+0x238>)
 800aaca:	2778      	movs	r7, #120	@ 0x78
 800aacc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aad0:	6823      	ldr	r3, [r4, #0]
 800aad2:	6831      	ldr	r1, [r6, #0]
 800aad4:	061f      	lsls	r7, r3, #24
 800aad6:	f851 5b04 	ldr.w	r5, [r1], #4
 800aada:	d402      	bmi.n	800aae2 <_printf_i+0x186>
 800aadc:	065f      	lsls	r7, r3, #25
 800aade:	bf48      	it	mi
 800aae0:	b2ad      	uxthmi	r5, r5
 800aae2:	6031      	str	r1, [r6, #0]
 800aae4:	07d9      	lsls	r1, r3, #31
 800aae6:	bf44      	itt	mi
 800aae8:	f043 0320 	orrmi.w	r3, r3, #32
 800aaec:	6023      	strmi	r3, [r4, #0]
 800aaee:	b11d      	cbz	r5, 800aaf8 <_printf_i+0x19c>
 800aaf0:	2310      	movs	r3, #16
 800aaf2:	e7ad      	b.n	800aa50 <_printf_i+0xf4>
 800aaf4:	4826      	ldr	r0, [pc, #152]	@ (800ab90 <_printf_i+0x234>)
 800aaf6:	e7e9      	b.n	800aacc <_printf_i+0x170>
 800aaf8:	6823      	ldr	r3, [r4, #0]
 800aafa:	f023 0320 	bic.w	r3, r3, #32
 800aafe:	6023      	str	r3, [r4, #0]
 800ab00:	e7f6      	b.n	800aaf0 <_printf_i+0x194>
 800ab02:	4616      	mov	r6, r2
 800ab04:	e7bd      	b.n	800aa82 <_printf_i+0x126>
 800ab06:	6833      	ldr	r3, [r6, #0]
 800ab08:	6825      	ldr	r5, [r4, #0]
 800ab0a:	6961      	ldr	r1, [r4, #20]
 800ab0c:	1d18      	adds	r0, r3, #4
 800ab0e:	6030      	str	r0, [r6, #0]
 800ab10:	062e      	lsls	r6, r5, #24
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	d501      	bpl.n	800ab1a <_printf_i+0x1be>
 800ab16:	6019      	str	r1, [r3, #0]
 800ab18:	e002      	b.n	800ab20 <_printf_i+0x1c4>
 800ab1a:	0668      	lsls	r0, r5, #25
 800ab1c:	d5fb      	bpl.n	800ab16 <_printf_i+0x1ba>
 800ab1e:	8019      	strh	r1, [r3, #0]
 800ab20:	2300      	movs	r3, #0
 800ab22:	6123      	str	r3, [r4, #16]
 800ab24:	4616      	mov	r6, r2
 800ab26:	e7bc      	b.n	800aaa2 <_printf_i+0x146>
 800ab28:	6833      	ldr	r3, [r6, #0]
 800ab2a:	1d1a      	adds	r2, r3, #4
 800ab2c:	6032      	str	r2, [r6, #0]
 800ab2e:	681e      	ldr	r6, [r3, #0]
 800ab30:	6862      	ldr	r2, [r4, #4]
 800ab32:	2100      	movs	r1, #0
 800ab34:	4630      	mov	r0, r6
 800ab36:	f7f5 fbeb 	bl	8000310 <memchr>
 800ab3a:	b108      	cbz	r0, 800ab40 <_printf_i+0x1e4>
 800ab3c:	1b80      	subs	r0, r0, r6
 800ab3e:	6060      	str	r0, [r4, #4]
 800ab40:	6863      	ldr	r3, [r4, #4]
 800ab42:	6123      	str	r3, [r4, #16]
 800ab44:	2300      	movs	r3, #0
 800ab46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab4a:	e7aa      	b.n	800aaa2 <_printf_i+0x146>
 800ab4c:	6923      	ldr	r3, [r4, #16]
 800ab4e:	4632      	mov	r2, r6
 800ab50:	4649      	mov	r1, r9
 800ab52:	4640      	mov	r0, r8
 800ab54:	47d0      	blx	sl
 800ab56:	3001      	adds	r0, #1
 800ab58:	d0ad      	beq.n	800aab6 <_printf_i+0x15a>
 800ab5a:	6823      	ldr	r3, [r4, #0]
 800ab5c:	079b      	lsls	r3, r3, #30
 800ab5e:	d413      	bmi.n	800ab88 <_printf_i+0x22c>
 800ab60:	68e0      	ldr	r0, [r4, #12]
 800ab62:	9b03      	ldr	r3, [sp, #12]
 800ab64:	4298      	cmp	r0, r3
 800ab66:	bfb8      	it	lt
 800ab68:	4618      	movlt	r0, r3
 800ab6a:	e7a6      	b.n	800aaba <_printf_i+0x15e>
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	4632      	mov	r2, r6
 800ab70:	4649      	mov	r1, r9
 800ab72:	4640      	mov	r0, r8
 800ab74:	47d0      	blx	sl
 800ab76:	3001      	adds	r0, #1
 800ab78:	d09d      	beq.n	800aab6 <_printf_i+0x15a>
 800ab7a:	3501      	adds	r5, #1
 800ab7c:	68e3      	ldr	r3, [r4, #12]
 800ab7e:	9903      	ldr	r1, [sp, #12]
 800ab80:	1a5b      	subs	r3, r3, r1
 800ab82:	42ab      	cmp	r3, r5
 800ab84:	dcf2      	bgt.n	800ab6c <_printf_i+0x210>
 800ab86:	e7eb      	b.n	800ab60 <_printf_i+0x204>
 800ab88:	2500      	movs	r5, #0
 800ab8a:	f104 0619 	add.w	r6, r4, #25
 800ab8e:	e7f5      	b.n	800ab7c <_printf_i+0x220>
 800ab90:	0800edb2 	.word	0x0800edb2
 800ab94:	0800edc3 	.word	0x0800edc3

0800ab98 <__sflush_r>:
 800ab98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aba0:	0716      	lsls	r6, r2, #28
 800aba2:	4605      	mov	r5, r0
 800aba4:	460c      	mov	r4, r1
 800aba6:	d454      	bmi.n	800ac52 <__sflush_r+0xba>
 800aba8:	684b      	ldr	r3, [r1, #4]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	dc02      	bgt.n	800abb4 <__sflush_r+0x1c>
 800abae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dd48      	ble.n	800ac46 <__sflush_r+0xae>
 800abb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abb6:	2e00      	cmp	r6, #0
 800abb8:	d045      	beq.n	800ac46 <__sflush_r+0xae>
 800abba:	2300      	movs	r3, #0
 800abbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800abc0:	682f      	ldr	r7, [r5, #0]
 800abc2:	6a21      	ldr	r1, [r4, #32]
 800abc4:	602b      	str	r3, [r5, #0]
 800abc6:	d030      	beq.n	800ac2a <__sflush_r+0x92>
 800abc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800abca:	89a3      	ldrh	r3, [r4, #12]
 800abcc:	0759      	lsls	r1, r3, #29
 800abce:	d505      	bpl.n	800abdc <__sflush_r+0x44>
 800abd0:	6863      	ldr	r3, [r4, #4]
 800abd2:	1ad2      	subs	r2, r2, r3
 800abd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800abd6:	b10b      	cbz	r3, 800abdc <__sflush_r+0x44>
 800abd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800abda:	1ad2      	subs	r2, r2, r3
 800abdc:	2300      	movs	r3, #0
 800abde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abe0:	6a21      	ldr	r1, [r4, #32]
 800abe2:	4628      	mov	r0, r5
 800abe4:	47b0      	blx	r6
 800abe6:	1c43      	adds	r3, r0, #1
 800abe8:	89a3      	ldrh	r3, [r4, #12]
 800abea:	d106      	bne.n	800abfa <__sflush_r+0x62>
 800abec:	6829      	ldr	r1, [r5, #0]
 800abee:	291d      	cmp	r1, #29
 800abf0:	d82b      	bhi.n	800ac4a <__sflush_r+0xb2>
 800abf2:	4a2a      	ldr	r2, [pc, #168]	@ (800ac9c <__sflush_r+0x104>)
 800abf4:	40ca      	lsrs	r2, r1
 800abf6:	07d6      	lsls	r6, r2, #31
 800abf8:	d527      	bpl.n	800ac4a <__sflush_r+0xb2>
 800abfa:	2200      	movs	r2, #0
 800abfc:	6062      	str	r2, [r4, #4]
 800abfe:	04d9      	lsls	r1, r3, #19
 800ac00:	6922      	ldr	r2, [r4, #16]
 800ac02:	6022      	str	r2, [r4, #0]
 800ac04:	d504      	bpl.n	800ac10 <__sflush_r+0x78>
 800ac06:	1c42      	adds	r2, r0, #1
 800ac08:	d101      	bne.n	800ac0e <__sflush_r+0x76>
 800ac0a:	682b      	ldr	r3, [r5, #0]
 800ac0c:	b903      	cbnz	r3, 800ac10 <__sflush_r+0x78>
 800ac0e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac12:	602f      	str	r7, [r5, #0]
 800ac14:	b1b9      	cbz	r1, 800ac46 <__sflush_r+0xae>
 800ac16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac1a:	4299      	cmp	r1, r3
 800ac1c:	d002      	beq.n	800ac24 <__sflush_r+0x8c>
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f7ff fbd6 	bl	800a3d0 <_free_r>
 800ac24:	2300      	movs	r3, #0
 800ac26:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac28:	e00d      	b.n	800ac46 <__sflush_r+0xae>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	47b0      	blx	r6
 800ac30:	4602      	mov	r2, r0
 800ac32:	1c50      	adds	r0, r2, #1
 800ac34:	d1c9      	bne.n	800abca <__sflush_r+0x32>
 800ac36:	682b      	ldr	r3, [r5, #0]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d0c6      	beq.n	800abca <__sflush_r+0x32>
 800ac3c:	2b1d      	cmp	r3, #29
 800ac3e:	d001      	beq.n	800ac44 <__sflush_r+0xac>
 800ac40:	2b16      	cmp	r3, #22
 800ac42:	d11e      	bne.n	800ac82 <__sflush_r+0xea>
 800ac44:	602f      	str	r7, [r5, #0]
 800ac46:	2000      	movs	r0, #0
 800ac48:	e022      	b.n	800ac90 <__sflush_r+0xf8>
 800ac4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac4e:	b21b      	sxth	r3, r3
 800ac50:	e01b      	b.n	800ac8a <__sflush_r+0xf2>
 800ac52:	690f      	ldr	r7, [r1, #16]
 800ac54:	2f00      	cmp	r7, #0
 800ac56:	d0f6      	beq.n	800ac46 <__sflush_r+0xae>
 800ac58:	0793      	lsls	r3, r2, #30
 800ac5a:	680e      	ldr	r6, [r1, #0]
 800ac5c:	bf08      	it	eq
 800ac5e:	694b      	ldreq	r3, [r1, #20]
 800ac60:	600f      	str	r7, [r1, #0]
 800ac62:	bf18      	it	ne
 800ac64:	2300      	movne	r3, #0
 800ac66:	eba6 0807 	sub.w	r8, r6, r7
 800ac6a:	608b      	str	r3, [r1, #8]
 800ac6c:	f1b8 0f00 	cmp.w	r8, #0
 800ac70:	dde9      	ble.n	800ac46 <__sflush_r+0xae>
 800ac72:	6a21      	ldr	r1, [r4, #32]
 800ac74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ac76:	4643      	mov	r3, r8
 800ac78:	463a      	mov	r2, r7
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	47b0      	blx	r6
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	dc08      	bgt.n	800ac94 <__sflush_r+0xfc>
 800ac82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac8a:	81a3      	strh	r3, [r4, #12]
 800ac8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac94:	4407      	add	r7, r0
 800ac96:	eba8 0800 	sub.w	r8, r8, r0
 800ac9a:	e7e7      	b.n	800ac6c <__sflush_r+0xd4>
 800ac9c:	20400001 	.word	0x20400001

0800aca0 <_fflush_r>:
 800aca0:	b538      	push	{r3, r4, r5, lr}
 800aca2:	690b      	ldr	r3, [r1, #16]
 800aca4:	4605      	mov	r5, r0
 800aca6:	460c      	mov	r4, r1
 800aca8:	b913      	cbnz	r3, 800acb0 <_fflush_r+0x10>
 800acaa:	2500      	movs	r5, #0
 800acac:	4628      	mov	r0, r5
 800acae:	bd38      	pop	{r3, r4, r5, pc}
 800acb0:	b118      	cbz	r0, 800acba <_fflush_r+0x1a>
 800acb2:	6a03      	ldr	r3, [r0, #32]
 800acb4:	b90b      	cbnz	r3, 800acba <_fflush_r+0x1a>
 800acb6:	f7ff fa41 	bl	800a13c <__sinit>
 800acba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0f3      	beq.n	800acaa <_fflush_r+0xa>
 800acc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800acc4:	07d0      	lsls	r0, r2, #31
 800acc6:	d404      	bmi.n	800acd2 <_fflush_r+0x32>
 800acc8:	0599      	lsls	r1, r3, #22
 800acca:	d402      	bmi.n	800acd2 <_fflush_r+0x32>
 800accc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acce:	f7ff fb5e 	bl	800a38e <__retarget_lock_acquire_recursive>
 800acd2:	4628      	mov	r0, r5
 800acd4:	4621      	mov	r1, r4
 800acd6:	f7ff ff5f 	bl	800ab98 <__sflush_r>
 800acda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800acdc:	07da      	lsls	r2, r3, #31
 800acde:	4605      	mov	r5, r0
 800ace0:	d4e4      	bmi.n	800acac <_fflush_r+0xc>
 800ace2:	89a3      	ldrh	r3, [r4, #12]
 800ace4:	059b      	lsls	r3, r3, #22
 800ace6:	d4e1      	bmi.n	800acac <_fflush_r+0xc>
 800ace8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acea:	f7ff fb51 	bl	800a390 <__retarget_lock_release_recursive>
 800acee:	e7dd      	b.n	800acac <_fflush_r+0xc>

0800acf0 <fiprintf>:
 800acf0:	b40e      	push	{r1, r2, r3}
 800acf2:	b503      	push	{r0, r1, lr}
 800acf4:	4601      	mov	r1, r0
 800acf6:	ab03      	add	r3, sp, #12
 800acf8:	4805      	ldr	r0, [pc, #20]	@ (800ad10 <fiprintf+0x20>)
 800acfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800acfe:	6800      	ldr	r0, [r0, #0]
 800ad00:	9301      	str	r3, [sp, #4]
 800ad02:	f000 f89d 	bl	800ae40 <_vfiprintf_r>
 800ad06:	b002      	add	sp, #8
 800ad08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad0c:	b003      	add	sp, #12
 800ad0e:	4770      	bx	lr
 800ad10:	240000d0 	.word	0x240000d0

0800ad14 <memmove>:
 800ad14:	4288      	cmp	r0, r1
 800ad16:	b510      	push	{r4, lr}
 800ad18:	eb01 0402 	add.w	r4, r1, r2
 800ad1c:	d902      	bls.n	800ad24 <memmove+0x10>
 800ad1e:	4284      	cmp	r4, r0
 800ad20:	4623      	mov	r3, r4
 800ad22:	d807      	bhi.n	800ad34 <memmove+0x20>
 800ad24:	1e43      	subs	r3, r0, #1
 800ad26:	42a1      	cmp	r1, r4
 800ad28:	d008      	beq.n	800ad3c <memmove+0x28>
 800ad2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad32:	e7f8      	b.n	800ad26 <memmove+0x12>
 800ad34:	4402      	add	r2, r0
 800ad36:	4601      	mov	r1, r0
 800ad38:	428a      	cmp	r2, r1
 800ad3a:	d100      	bne.n	800ad3e <memmove+0x2a>
 800ad3c:	bd10      	pop	{r4, pc}
 800ad3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad46:	e7f7      	b.n	800ad38 <memmove+0x24>

0800ad48 <_sbrk_r>:
 800ad48:	b538      	push	{r3, r4, r5, lr}
 800ad4a:	4d06      	ldr	r5, [pc, #24]	@ (800ad64 <_sbrk_r+0x1c>)
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	4604      	mov	r4, r0
 800ad50:	4608      	mov	r0, r1
 800ad52:	602b      	str	r3, [r5, #0]
 800ad54:	f7f9 fcbc 	bl	80046d0 <_sbrk>
 800ad58:	1c43      	adds	r3, r0, #1
 800ad5a:	d102      	bne.n	800ad62 <_sbrk_r+0x1a>
 800ad5c:	682b      	ldr	r3, [r5, #0]
 800ad5e:	b103      	cbz	r3, 800ad62 <_sbrk_r+0x1a>
 800ad60:	6023      	str	r3, [r4, #0]
 800ad62:	bd38      	pop	{r3, r4, r5, pc}
 800ad64:	2400e0f0 	.word	0x2400e0f0

0800ad68 <memcpy>:
 800ad68:	440a      	add	r2, r1
 800ad6a:	4291      	cmp	r1, r2
 800ad6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad70:	d100      	bne.n	800ad74 <memcpy+0xc>
 800ad72:	4770      	bx	lr
 800ad74:	b510      	push	{r4, lr}
 800ad76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad7e:	4291      	cmp	r1, r2
 800ad80:	d1f9      	bne.n	800ad76 <memcpy+0xe>
 800ad82:	bd10      	pop	{r4, pc}

0800ad84 <abort>:
 800ad84:	b508      	push	{r3, lr}
 800ad86:	2006      	movs	r0, #6
 800ad88:	f000 fa2e 	bl	800b1e8 <raise>
 800ad8c:	2001      	movs	r0, #1
 800ad8e:	f7f9 fc26 	bl	80045de <_exit>

0800ad92 <_realloc_r>:
 800ad92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad96:	4607      	mov	r7, r0
 800ad98:	4614      	mov	r4, r2
 800ad9a:	460d      	mov	r5, r1
 800ad9c:	b921      	cbnz	r1, 800ada8 <_realloc_r+0x16>
 800ad9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ada2:	4611      	mov	r1, r2
 800ada4:	f7ff bb88 	b.w	800a4b8 <_malloc_r>
 800ada8:	b92a      	cbnz	r2, 800adb6 <_realloc_r+0x24>
 800adaa:	f7ff fb11 	bl	800a3d0 <_free_r>
 800adae:	4625      	mov	r5, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adb6:	f000 fa33 	bl	800b220 <_malloc_usable_size_r>
 800adba:	4284      	cmp	r4, r0
 800adbc:	4606      	mov	r6, r0
 800adbe:	d802      	bhi.n	800adc6 <_realloc_r+0x34>
 800adc0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adc4:	d8f4      	bhi.n	800adb0 <_realloc_r+0x1e>
 800adc6:	4621      	mov	r1, r4
 800adc8:	4638      	mov	r0, r7
 800adca:	f7ff fb75 	bl	800a4b8 <_malloc_r>
 800adce:	4680      	mov	r8, r0
 800add0:	b908      	cbnz	r0, 800add6 <_realloc_r+0x44>
 800add2:	4645      	mov	r5, r8
 800add4:	e7ec      	b.n	800adb0 <_realloc_r+0x1e>
 800add6:	42b4      	cmp	r4, r6
 800add8:	4622      	mov	r2, r4
 800adda:	4629      	mov	r1, r5
 800addc:	bf28      	it	cs
 800adde:	4632      	movcs	r2, r6
 800ade0:	f7ff ffc2 	bl	800ad68 <memcpy>
 800ade4:	4629      	mov	r1, r5
 800ade6:	4638      	mov	r0, r7
 800ade8:	f7ff faf2 	bl	800a3d0 <_free_r>
 800adec:	e7f1      	b.n	800add2 <_realloc_r+0x40>

0800adee <__sfputc_r>:
 800adee:	6893      	ldr	r3, [r2, #8]
 800adf0:	3b01      	subs	r3, #1
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	b410      	push	{r4}
 800adf6:	6093      	str	r3, [r2, #8]
 800adf8:	da08      	bge.n	800ae0c <__sfputc_r+0x1e>
 800adfa:	6994      	ldr	r4, [r2, #24]
 800adfc:	42a3      	cmp	r3, r4
 800adfe:	db01      	blt.n	800ae04 <__sfputc_r+0x16>
 800ae00:	290a      	cmp	r1, #10
 800ae02:	d103      	bne.n	800ae0c <__sfputc_r+0x1e>
 800ae04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae08:	f000 b932 	b.w	800b070 <__swbuf_r>
 800ae0c:	6813      	ldr	r3, [r2, #0]
 800ae0e:	1c58      	adds	r0, r3, #1
 800ae10:	6010      	str	r0, [r2, #0]
 800ae12:	7019      	strb	r1, [r3, #0]
 800ae14:	4608      	mov	r0, r1
 800ae16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <__sfputs_r>:
 800ae1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1e:	4606      	mov	r6, r0
 800ae20:	460f      	mov	r7, r1
 800ae22:	4614      	mov	r4, r2
 800ae24:	18d5      	adds	r5, r2, r3
 800ae26:	42ac      	cmp	r4, r5
 800ae28:	d101      	bne.n	800ae2e <__sfputs_r+0x12>
 800ae2a:	2000      	movs	r0, #0
 800ae2c:	e007      	b.n	800ae3e <__sfputs_r+0x22>
 800ae2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae32:	463a      	mov	r2, r7
 800ae34:	4630      	mov	r0, r6
 800ae36:	f7ff ffda 	bl	800adee <__sfputc_r>
 800ae3a:	1c43      	adds	r3, r0, #1
 800ae3c:	d1f3      	bne.n	800ae26 <__sfputs_r+0xa>
 800ae3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae40 <_vfiprintf_r>:
 800ae40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae44:	460d      	mov	r5, r1
 800ae46:	b09d      	sub	sp, #116	@ 0x74
 800ae48:	4614      	mov	r4, r2
 800ae4a:	4698      	mov	r8, r3
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	b118      	cbz	r0, 800ae58 <_vfiprintf_r+0x18>
 800ae50:	6a03      	ldr	r3, [r0, #32]
 800ae52:	b90b      	cbnz	r3, 800ae58 <_vfiprintf_r+0x18>
 800ae54:	f7ff f972 	bl	800a13c <__sinit>
 800ae58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae5a:	07d9      	lsls	r1, r3, #31
 800ae5c:	d405      	bmi.n	800ae6a <_vfiprintf_r+0x2a>
 800ae5e:	89ab      	ldrh	r3, [r5, #12]
 800ae60:	059a      	lsls	r2, r3, #22
 800ae62:	d402      	bmi.n	800ae6a <_vfiprintf_r+0x2a>
 800ae64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae66:	f7ff fa92 	bl	800a38e <__retarget_lock_acquire_recursive>
 800ae6a:	89ab      	ldrh	r3, [r5, #12]
 800ae6c:	071b      	lsls	r3, r3, #28
 800ae6e:	d501      	bpl.n	800ae74 <_vfiprintf_r+0x34>
 800ae70:	692b      	ldr	r3, [r5, #16]
 800ae72:	b99b      	cbnz	r3, 800ae9c <_vfiprintf_r+0x5c>
 800ae74:	4629      	mov	r1, r5
 800ae76:	4630      	mov	r0, r6
 800ae78:	f000 f938 	bl	800b0ec <__swsetup_r>
 800ae7c:	b170      	cbz	r0, 800ae9c <_vfiprintf_r+0x5c>
 800ae7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae80:	07dc      	lsls	r4, r3, #31
 800ae82:	d504      	bpl.n	800ae8e <_vfiprintf_r+0x4e>
 800ae84:	f04f 30ff 	mov.w	r0, #4294967295
 800ae88:	b01d      	add	sp, #116	@ 0x74
 800ae8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae8e:	89ab      	ldrh	r3, [r5, #12]
 800ae90:	0598      	lsls	r0, r3, #22
 800ae92:	d4f7      	bmi.n	800ae84 <_vfiprintf_r+0x44>
 800ae94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae96:	f7ff fa7b 	bl	800a390 <__retarget_lock_release_recursive>
 800ae9a:	e7f3      	b.n	800ae84 <_vfiprintf_r+0x44>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aea0:	2320      	movs	r3, #32
 800aea2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aea6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeaa:	2330      	movs	r3, #48	@ 0x30
 800aeac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b05c <_vfiprintf_r+0x21c>
 800aeb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aeb4:	f04f 0901 	mov.w	r9, #1
 800aeb8:	4623      	mov	r3, r4
 800aeba:	469a      	mov	sl, r3
 800aebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aec0:	b10a      	cbz	r2, 800aec6 <_vfiprintf_r+0x86>
 800aec2:	2a25      	cmp	r2, #37	@ 0x25
 800aec4:	d1f9      	bne.n	800aeba <_vfiprintf_r+0x7a>
 800aec6:	ebba 0b04 	subs.w	fp, sl, r4
 800aeca:	d00b      	beq.n	800aee4 <_vfiprintf_r+0xa4>
 800aecc:	465b      	mov	r3, fp
 800aece:	4622      	mov	r2, r4
 800aed0:	4629      	mov	r1, r5
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7ff ffa2 	bl	800ae1c <__sfputs_r>
 800aed8:	3001      	adds	r0, #1
 800aeda:	f000 80a7 	beq.w	800b02c <_vfiprintf_r+0x1ec>
 800aede:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aee0:	445a      	add	r2, fp
 800aee2:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee4:	f89a 3000 	ldrb.w	r3, [sl]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	f000 809f 	beq.w	800b02c <_vfiprintf_r+0x1ec>
 800aeee:	2300      	movs	r3, #0
 800aef0:	f04f 32ff 	mov.w	r2, #4294967295
 800aef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aef8:	f10a 0a01 	add.w	sl, sl, #1
 800aefc:	9304      	str	r3, [sp, #16]
 800aefe:	9307      	str	r3, [sp, #28]
 800af00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af04:	931a      	str	r3, [sp, #104]	@ 0x68
 800af06:	4654      	mov	r4, sl
 800af08:	2205      	movs	r2, #5
 800af0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0e:	4853      	ldr	r0, [pc, #332]	@ (800b05c <_vfiprintf_r+0x21c>)
 800af10:	f7f5 f9fe 	bl	8000310 <memchr>
 800af14:	9a04      	ldr	r2, [sp, #16]
 800af16:	b9d8      	cbnz	r0, 800af50 <_vfiprintf_r+0x110>
 800af18:	06d1      	lsls	r1, r2, #27
 800af1a:	bf44      	itt	mi
 800af1c:	2320      	movmi	r3, #32
 800af1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af22:	0713      	lsls	r3, r2, #28
 800af24:	bf44      	itt	mi
 800af26:	232b      	movmi	r3, #43	@ 0x2b
 800af28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af2c:	f89a 3000 	ldrb.w	r3, [sl]
 800af30:	2b2a      	cmp	r3, #42	@ 0x2a
 800af32:	d015      	beq.n	800af60 <_vfiprintf_r+0x120>
 800af34:	9a07      	ldr	r2, [sp, #28]
 800af36:	4654      	mov	r4, sl
 800af38:	2000      	movs	r0, #0
 800af3a:	f04f 0c0a 	mov.w	ip, #10
 800af3e:	4621      	mov	r1, r4
 800af40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af44:	3b30      	subs	r3, #48	@ 0x30
 800af46:	2b09      	cmp	r3, #9
 800af48:	d94b      	bls.n	800afe2 <_vfiprintf_r+0x1a2>
 800af4a:	b1b0      	cbz	r0, 800af7a <_vfiprintf_r+0x13a>
 800af4c:	9207      	str	r2, [sp, #28]
 800af4e:	e014      	b.n	800af7a <_vfiprintf_r+0x13a>
 800af50:	eba0 0308 	sub.w	r3, r0, r8
 800af54:	fa09 f303 	lsl.w	r3, r9, r3
 800af58:	4313      	orrs	r3, r2
 800af5a:	9304      	str	r3, [sp, #16]
 800af5c:	46a2      	mov	sl, r4
 800af5e:	e7d2      	b.n	800af06 <_vfiprintf_r+0xc6>
 800af60:	9b03      	ldr	r3, [sp, #12]
 800af62:	1d19      	adds	r1, r3, #4
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	9103      	str	r1, [sp, #12]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	bfbb      	ittet	lt
 800af6c:	425b      	neglt	r3, r3
 800af6e:	f042 0202 	orrlt.w	r2, r2, #2
 800af72:	9307      	strge	r3, [sp, #28]
 800af74:	9307      	strlt	r3, [sp, #28]
 800af76:	bfb8      	it	lt
 800af78:	9204      	strlt	r2, [sp, #16]
 800af7a:	7823      	ldrb	r3, [r4, #0]
 800af7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800af7e:	d10a      	bne.n	800af96 <_vfiprintf_r+0x156>
 800af80:	7863      	ldrb	r3, [r4, #1]
 800af82:	2b2a      	cmp	r3, #42	@ 0x2a
 800af84:	d132      	bne.n	800afec <_vfiprintf_r+0x1ac>
 800af86:	9b03      	ldr	r3, [sp, #12]
 800af88:	1d1a      	adds	r2, r3, #4
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	9203      	str	r2, [sp, #12]
 800af8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af92:	3402      	adds	r4, #2
 800af94:	9305      	str	r3, [sp, #20]
 800af96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b06c <_vfiprintf_r+0x22c>
 800af9a:	7821      	ldrb	r1, [r4, #0]
 800af9c:	2203      	movs	r2, #3
 800af9e:	4650      	mov	r0, sl
 800afa0:	f7f5 f9b6 	bl	8000310 <memchr>
 800afa4:	b138      	cbz	r0, 800afb6 <_vfiprintf_r+0x176>
 800afa6:	9b04      	ldr	r3, [sp, #16]
 800afa8:	eba0 000a 	sub.w	r0, r0, sl
 800afac:	2240      	movs	r2, #64	@ 0x40
 800afae:	4082      	lsls	r2, r0
 800afb0:	4313      	orrs	r3, r2
 800afb2:	3401      	adds	r4, #1
 800afb4:	9304      	str	r3, [sp, #16]
 800afb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afba:	4829      	ldr	r0, [pc, #164]	@ (800b060 <_vfiprintf_r+0x220>)
 800afbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afc0:	2206      	movs	r2, #6
 800afc2:	f7f5 f9a5 	bl	8000310 <memchr>
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d03f      	beq.n	800b04a <_vfiprintf_r+0x20a>
 800afca:	4b26      	ldr	r3, [pc, #152]	@ (800b064 <_vfiprintf_r+0x224>)
 800afcc:	bb1b      	cbnz	r3, 800b016 <_vfiprintf_r+0x1d6>
 800afce:	9b03      	ldr	r3, [sp, #12]
 800afd0:	3307      	adds	r3, #7
 800afd2:	f023 0307 	bic.w	r3, r3, #7
 800afd6:	3308      	adds	r3, #8
 800afd8:	9303      	str	r3, [sp, #12]
 800afda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afdc:	443b      	add	r3, r7
 800afde:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe0:	e76a      	b.n	800aeb8 <_vfiprintf_r+0x78>
 800afe2:	fb0c 3202 	mla	r2, ip, r2, r3
 800afe6:	460c      	mov	r4, r1
 800afe8:	2001      	movs	r0, #1
 800afea:	e7a8      	b.n	800af3e <_vfiprintf_r+0xfe>
 800afec:	2300      	movs	r3, #0
 800afee:	3401      	adds	r4, #1
 800aff0:	9305      	str	r3, [sp, #20]
 800aff2:	4619      	mov	r1, r3
 800aff4:	f04f 0c0a 	mov.w	ip, #10
 800aff8:	4620      	mov	r0, r4
 800affa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800affe:	3a30      	subs	r2, #48	@ 0x30
 800b000:	2a09      	cmp	r2, #9
 800b002:	d903      	bls.n	800b00c <_vfiprintf_r+0x1cc>
 800b004:	2b00      	cmp	r3, #0
 800b006:	d0c6      	beq.n	800af96 <_vfiprintf_r+0x156>
 800b008:	9105      	str	r1, [sp, #20]
 800b00a:	e7c4      	b.n	800af96 <_vfiprintf_r+0x156>
 800b00c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b010:	4604      	mov	r4, r0
 800b012:	2301      	movs	r3, #1
 800b014:	e7f0      	b.n	800aff8 <_vfiprintf_r+0x1b8>
 800b016:	ab03      	add	r3, sp, #12
 800b018:	9300      	str	r3, [sp, #0]
 800b01a:	462a      	mov	r2, r5
 800b01c:	4b12      	ldr	r3, [pc, #72]	@ (800b068 <_vfiprintf_r+0x228>)
 800b01e:	a904      	add	r1, sp, #16
 800b020:	4630      	mov	r0, r6
 800b022:	f3af 8000 	nop.w
 800b026:	4607      	mov	r7, r0
 800b028:	1c78      	adds	r0, r7, #1
 800b02a:	d1d6      	bne.n	800afda <_vfiprintf_r+0x19a>
 800b02c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b02e:	07d9      	lsls	r1, r3, #31
 800b030:	d405      	bmi.n	800b03e <_vfiprintf_r+0x1fe>
 800b032:	89ab      	ldrh	r3, [r5, #12]
 800b034:	059a      	lsls	r2, r3, #22
 800b036:	d402      	bmi.n	800b03e <_vfiprintf_r+0x1fe>
 800b038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b03a:	f7ff f9a9 	bl	800a390 <__retarget_lock_release_recursive>
 800b03e:	89ab      	ldrh	r3, [r5, #12]
 800b040:	065b      	lsls	r3, r3, #25
 800b042:	f53f af1f 	bmi.w	800ae84 <_vfiprintf_r+0x44>
 800b046:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b048:	e71e      	b.n	800ae88 <_vfiprintf_r+0x48>
 800b04a:	ab03      	add	r3, sp, #12
 800b04c:	9300      	str	r3, [sp, #0]
 800b04e:	462a      	mov	r2, r5
 800b050:	4b05      	ldr	r3, [pc, #20]	@ (800b068 <_vfiprintf_r+0x228>)
 800b052:	a904      	add	r1, sp, #16
 800b054:	4630      	mov	r0, r6
 800b056:	f7ff fc81 	bl	800a95c <_printf_i>
 800b05a:	e7e4      	b.n	800b026 <_vfiprintf_r+0x1e6>
 800b05c:	0800eda1 	.word	0x0800eda1
 800b060:	0800edab 	.word	0x0800edab
 800b064:	00000000 	.word	0x00000000
 800b068:	0800ae1d 	.word	0x0800ae1d
 800b06c:	0800eda7 	.word	0x0800eda7

0800b070 <__swbuf_r>:
 800b070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b072:	460e      	mov	r6, r1
 800b074:	4614      	mov	r4, r2
 800b076:	4605      	mov	r5, r0
 800b078:	b118      	cbz	r0, 800b082 <__swbuf_r+0x12>
 800b07a:	6a03      	ldr	r3, [r0, #32]
 800b07c:	b90b      	cbnz	r3, 800b082 <__swbuf_r+0x12>
 800b07e:	f7ff f85d 	bl	800a13c <__sinit>
 800b082:	69a3      	ldr	r3, [r4, #24]
 800b084:	60a3      	str	r3, [r4, #8]
 800b086:	89a3      	ldrh	r3, [r4, #12]
 800b088:	071a      	lsls	r2, r3, #28
 800b08a:	d501      	bpl.n	800b090 <__swbuf_r+0x20>
 800b08c:	6923      	ldr	r3, [r4, #16]
 800b08e:	b943      	cbnz	r3, 800b0a2 <__swbuf_r+0x32>
 800b090:	4621      	mov	r1, r4
 800b092:	4628      	mov	r0, r5
 800b094:	f000 f82a 	bl	800b0ec <__swsetup_r>
 800b098:	b118      	cbz	r0, 800b0a2 <__swbuf_r+0x32>
 800b09a:	f04f 37ff 	mov.w	r7, #4294967295
 800b09e:	4638      	mov	r0, r7
 800b0a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0a2:	6823      	ldr	r3, [r4, #0]
 800b0a4:	6922      	ldr	r2, [r4, #16]
 800b0a6:	1a98      	subs	r0, r3, r2
 800b0a8:	6963      	ldr	r3, [r4, #20]
 800b0aa:	b2f6      	uxtb	r6, r6
 800b0ac:	4283      	cmp	r3, r0
 800b0ae:	4637      	mov	r7, r6
 800b0b0:	dc05      	bgt.n	800b0be <__swbuf_r+0x4e>
 800b0b2:	4621      	mov	r1, r4
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	f7ff fdf3 	bl	800aca0 <_fflush_r>
 800b0ba:	2800      	cmp	r0, #0
 800b0bc:	d1ed      	bne.n	800b09a <__swbuf_r+0x2a>
 800b0be:	68a3      	ldr	r3, [r4, #8]
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	60a3      	str	r3, [r4, #8]
 800b0c4:	6823      	ldr	r3, [r4, #0]
 800b0c6:	1c5a      	adds	r2, r3, #1
 800b0c8:	6022      	str	r2, [r4, #0]
 800b0ca:	701e      	strb	r6, [r3, #0]
 800b0cc:	6962      	ldr	r2, [r4, #20]
 800b0ce:	1c43      	adds	r3, r0, #1
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d004      	beq.n	800b0de <__swbuf_r+0x6e>
 800b0d4:	89a3      	ldrh	r3, [r4, #12]
 800b0d6:	07db      	lsls	r3, r3, #31
 800b0d8:	d5e1      	bpl.n	800b09e <__swbuf_r+0x2e>
 800b0da:	2e0a      	cmp	r6, #10
 800b0dc:	d1df      	bne.n	800b09e <__swbuf_r+0x2e>
 800b0de:	4621      	mov	r1, r4
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	f7ff fddd 	bl	800aca0 <_fflush_r>
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	d0d9      	beq.n	800b09e <__swbuf_r+0x2e>
 800b0ea:	e7d6      	b.n	800b09a <__swbuf_r+0x2a>

0800b0ec <__swsetup_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4b29      	ldr	r3, [pc, #164]	@ (800b194 <__swsetup_r+0xa8>)
 800b0f0:	4605      	mov	r5, r0
 800b0f2:	6818      	ldr	r0, [r3, #0]
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	b118      	cbz	r0, 800b100 <__swsetup_r+0x14>
 800b0f8:	6a03      	ldr	r3, [r0, #32]
 800b0fa:	b90b      	cbnz	r3, 800b100 <__swsetup_r+0x14>
 800b0fc:	f7ff f81e 	bl	800a13c <__sinit>
 800b100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b104:	0719      	lsls	r1, r3, #28
 800b106:	d422      	bmi.n	800b14e <__swsetup_r+0x62>
 800b108:	06da      	lsls	r2, r3, #27
 800b10a:	d407      	bmi.n	800b11c <__swsetup_r+0x30>
 800b10c:	2209      	movs	r2, #9
 800b10e:	602a      	str	r2, [r5, #0]
 800b110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b114:	81a3      	strh	r3, [r4, #12]
 800b116:	f04f 30ff 	mov.w	r0, #4294967295
 800b11a:	e033      	b.n	800b184 <__swsetup_r+0x98>
 800b11c:	0758      	lsls	r0, r3, #29
 800b11e:	d512      	bpl.n	800b146 <__swsetup_r+0x5a>
 800b120:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b122:	b141      	cbz	r1, 800b136 <__swsetup_r+0x4a>
 800b124:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b128:	4299      	cmp	r1, r3
 800b12a:	d002      	beq.n	800b132 <__swsetup_r+0x46>
 800b12c:	4628      	mov	r0, r5
 800b12e:	f7ff f94f 	bl	800a3d0 <_free_r>
 800b132:	2300      	movs	r3, #0
 800b134:	6363      	str	r3, [r4, #52]	@ 0x34
 800b136:	89a3      	ldrh	r3, [r4, #12]
 800b138:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b13c:	81a3      	strh	r3, [r4, #12]
 800b13e:	2300      	movs	r3, #0
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	6923      	ldr	r3, [r4, #16]
 800b144:	6023      	str	r3, [r4, #0]
 800b146:	89a3      	ldrh	r3, [r4, #12]
 800b148:	f043 0308 	orr.w	r3, r3, #8
 800b14c:	81a3      	strh	r3, [r4, #12]
 800b14e:	6923      	ldr	r3, [r4, #16]
 800b150:	b94b      	cbnz	r3, 800b166 <__swsetup_r+0x7a>
 800b152:	89a3      	ldrh	r3, [r4, #12]
 800b154:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b15c:	d003      	beq.n	800b166 <__swsetup_r+0x7a>
 800b15e:	4621      	mov	r1, r4
 800b160:	4628      	mov	r0, r5
 800b162:	f000 f88b 	bl	800b27c <__smakebuf_r>
 800b166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b16a:	f013 0201 	ands.w	r2, r3, #1
 800b16e:	d00a      	beq.n	800b186 <__swsetup_r+0x9a>
 800b170:	2200      	movs	r2, #0
 800b172:	60a2      	str	r2, [r4, #8]
 800b174:	6962      	ldr	r2, [r4, #20]
 800b176:	4252      	negs	r2, r2
 800b178:	61a2      	str	r2, [r4, #24]
 800b17a:	6922      	ldr	r2, [r4, #16]
 800b17c:	b942      	cbnz	r2, 800b190 <__swsetup_r+0xa4>
 800b17e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b182:	d1c5      	bne.n	800b110 <__swsetup_r+0x24>
 800b184:	bd38      	pop	{r3, r4, r5, pc}
 800b186:	0799      	lsls	r1, r3, #30
 800b188:	bf58      	it	pl
 800b18a:	6962      	ldrpl	r2, [r4, #20]
 800b18c:	60a2      	str	r2, [r4, #8]
 800b18e:	e7f4      	b.n	800b17a <__swsetup_r+0x8e>
 800b190:	2000      	movs	r0, #0
 800b192:	e7f7      	b.n	800b184 <__swsetup_r+0x98>
 800b194:	240000d0 	.word	0x240000d0

0800b198 <_raise_r>:
 800b198:	291f      	cmp	r1, #31
 800b19a:	b538      	push	{r3, r4, r5, lr}
 800b19c:	4605      	mov	r5, r0
 800b19e:	460c      	mov	r4, r1
 800b1a0:	d904      	bls.n	800b1ac <_raise_r+0x14>
 800b1a2:	2316      	movs	r3, #22
 800b1a4:	6003      	str	r3, [r0, #0]
 800b1a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b1aa:	bd38      	pop	{r3, r4, r5, pc}
 800b1ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1ae:	b112      	cbz	r2, 800b1b6 <_raise_r+0x1e>
 800b1b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1b4:	b94b      	cbnz	r3, 800b1ca <_raise_r+0x32>
 800b1b6:	4628      	mov	r0, r5
 800b1b8:	f000 f830 	bl	800b21c <_getpid_r>
 800b1bc:	4622      	mov	r2, r4
 800b1be:	4601      	mov	r1, r0
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c6:	f000 b817 	b.w	800b1f8 <_kill_r>
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d00a      	beq.n	800b1e4 <_raise_r+0x4c>
 800b1ce:	1c59      	adds	r1, r3, #1
 800b1d0:	d103      	bne.n	800b1da <_raise_r+0x42>
 800b1d2:	2316      	movs	r3, #22
 800b1d4:	6003      	str	r3, [r0, #0]
 800b1d6:	2001      	movs	r0, #1
 800b1d8:	e7e7      	b.n	800b1aa <_raise_r+0x12>
 800b1da:	2100      	movs	r1, #0
 800b1dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	4798      	blx	r3
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	e7e0      	b.n	800b1aa <_raise_r+0x12>

0800b1e8 <raise>:
 800b1e8:	4b02      	ldr	r3, [pc, #8]	@ (800b1f4 <raise+0xc>)
 800b1ea:	4601      	mov	r1, r0
 800b1ec:	6818      	ldr	r0, [r3, #0]
 800b1ee:	f7ff bfd3 	b.w	800b198 <_raise_r>
 800b1f2:	bf00      	nop
 800b1f4:	240000d0 	.word	0x240000d0

0800b1f8 <_kill_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4d07      	ldr	r5, [pc, #28]	@ (800b218 <_kill_r+0x20>)
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	4604      	mov	r4, r0
 800b200:	4608      	mov	r0, r1
 800b202:	4611      	mov	r1, r2
 800b204:	602b      	str	r3, [r5, #0]
 800b206:	f7f9 f9da 	bl	80045be <_kill>
 800b20a:	1c43      	adds	r3, r0, #1
 800b20c:	d102      	bne.n	800b214 <_kill_r+0x1c>
 800b20e:	682b      	ldr	r3, [r5, #0]
 800b210:	b103      	cbz	r3, 800b214 <_kill_r+0x1c>
 800b212:	6023      	str	r3, [r4, #0]
 800b214:	bd38      	pop	{r3, r4, r5, pc}
 800b216:	bf00      	nop
 800b218:	2400e0f0 	.word	0x2400e0f0

0800b21c <_getpid_r>:
 800b21c:	f7f9 b9c7 	b.w	80045ae <_getpid>

0800b220 <_malloc_usable_size_r>:
 800b220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b224:	1f18      	subs	r0, r3, #4
 800b226:	2b00      	cmp	r3, #0
 800b228:	bfbc      	itt	lt
 800b22a:	580b      	ldrlt	r3, [r1, r0]
 800b22c:	18c0      	addlt	r0, r0, r3
 800b22e:	4770      	bx	lr

0800b230 <__swhatbuf_r>:
 800b230:	b570      	push	{r4, r5, r6, lr}
 800b232:	460c      	mov	r4, r1
 800b234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b238:	2900      	cmp	r1, #0
 800b23a:	b096      	sub	sp, #88	@ 0x58
 800b23c:	4615      	mov	r5, r2
 800b23e:	461e      	mov	r6, r3
 800b240:	da0d      	bge.n	800b25e <__swhatbuf_r+0x2e>
 800b242:	89a3      	ldrh	r3, [r4, #12]
 800b244:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b248:	f04f 0100 	mov.w	r1, #0
 800b24c:	bf14      	ite	ne
 800b24e:	2340      	movne	r3, #64	@ 0x40
 800b250:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b254:	2000      	movs	r0, #0
 800b256:	6031      	str	r1, [r6, #0]
 800b258:	602b      	str	r3, [r5, #0]
 800b25a:	b016      	add	sp, #88	@ 0x58
 800b25c:	bd70      	pop	{r4, r5, r6, pc}
 800b25e:	466a      	mov	r2, sp
 800b260:	f000 f848 	bl	800b2f4 <_fstat_r>
 800b264:	2800      	cmp	r0, #0
 800b266:	dbec      	blt.n	800b242 <__swhatbuf_r+0x12>
 800b268:	9901      	ldr	r1, [sp, #4]
 800b26a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b26e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b272:	4259      	negs	r1, r3
 800b274:	4159      	adcs	r1, r3
 800b276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b27a:	e7eb      	b.n	800b254 <__swhatbuf_r+0x24>

0800b27c <__smakebuf_r>:
 800b27c:	898b      	ldrh	r3, [r1, #12]
 800b27e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b280:	079d      	lsls	r5, r3, #30
 800b282:	4606      	mov	r6, r0
 800b284:	460c      	mov	r4, r1
 800b286:	d507      	bpl.n	800b298 <__smakebuf_r+0x1c>
 800b288:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	6123      	str	r3, [r4, #16]
 800b290:	2301      	movs	r3, #1
 800b292:	6163      	str	r3, [r4, #20]
 800b294:	b003      	add	sp, #12
 800b296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b298:	ab01      	add	r3, sp, #4
 800b29a:	466a      	mov	r2, sp
 800b29c:	f7ff ffc8 	bl	800b230 <__swhatbuf_r>
 800b2a0:	9f00      	ldr	r7, [sp, #0]
 800b2a2:	4605      	mov	r5, r0
 800b2a4:	4639      	mov	r1, r7
 800b2a6:	4630      	mov	r0, r6
 800b2a8:	f7ff f906 	bl	800a4b8 <_malloc_r>
 800b2ac:	b948      	cbnz	r0, 800b2c2 <__smakebuf_r+0x46>
 800b2ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b2:	059a      	lsls	r2, r3, #22
 800b2b4:	d4ee      	bmi.n	800b294 <__smakebuf_r+0x18>
 800b2b6:	f023 0303 	bic.w	r3, r3, #3
 800b2ba:	f043 0302 	orr.w	r3, r3, #2
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	e7e2      	b.n	800b288 <__smakebuf_r+0xc>
 800b2c2:	89a3      	ldrh	r3, [r4, #12]
 800b2c4:	6020      	str	r0, [r4, #0]
 800b2c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2ca:	81a3      	strh	r3, [r4, #12]
 800b2cc:	9b01      	ldr	r3, [sp, #4]
 800b2ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2d2:	b15b      	cbz	r3, 800b2ec <__smakebuf_r+0x70>
 800b2d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2d8:	4630      	mov	r0, r6
 800b2da:	f000 f81d 	bl	800b318 <_isatty_r>
 800b2de:	b128      	cbz	r0, 800b2ec <__smakebuf_r+0x70>
 800b2e0:	89a3      	ldrh	r3, [r4, #12]
 800b2e2:	f023 0303 	bic.w	r3, r3, #3
 800b2e6:	f043 0301 	orr.w	r3, r3, #1
 800b2ea:	81a3      	strh	r3, [r4, #12]
 800b2ec:	89a3      	ldrh	r3, [r4, #12]
 800b2ee:	431d      	orrs	r5, r3
 800b2f0:	81a5      	strh	r5, [r4, #12]
 800b2f2:	e7cf      	b.n	800b294 <__smakebuf_r+0x18>

0800b2f4 <_fstat_r>:
 800b2f4:	b538      	push	{r3, r4, r5, lr}
 800b2f6:	4d07      	ldr	r5, [pc, #28]	@ (800b314 <_fstat_r+0x20>)
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	4608      	mov	r0, r1
 800b2fe:	4611      	mov	r1, r2
 800b300:	602b      	str	r3, [r5, #0]
 800b302:	f7f9 f9bc 	bl	800467e <_fstat>
 800b306:	1c43      	adds	r3, r0, #1
 800b308:	d102      	bne.n	800b310 <_fstat_r+0x1c>
 800b30a:	682b      	ldr	r3, [r5, #0]
 800b30c:	b103      	cbz	r3, 800b310 <_fstat_r+0x1c>
 800b30e:	6023      	str	r3, [r4, #0]
 800b310:	bd38      	pop	{r3, r4, r5, pc}
 800b312:	bf00      	nop
 800b314:	2400e0f0 	.word	0x2400e0f0

0800b318 <_isatty_r>:
 800b318:	b538      	push	{r3, r4, r5, lr}
 800b31a:	4d06      	ldr	r5, [pc, #24]	@ (800b334 <_isatty_r+0x1c>)
 800b31c:	2300      	movs	r3, #0
 800b31e:	4604      	mov	r4, r0
 800b320:	4608      	mov	r0, r1
 800b322:	602b      	str	r3, [r5, #0]
 800b324:	f7f9 f9bb 	bl	800469e <_isatty>
 800b328:	1c43      	adds	r3, r0, #1
 800b32a:	d102      	bne.n	800b332 <_isatty_r+0x1a>
 800b32c:	682b      	ldr	r3, [r5, #0]
 800b32e:	b103      	cbz	r3, 800b332 <_isatty_r+0x1a>
 800b330:	6023      	str	r3, [r4, #0]
 800b332:	bd38      	pop	{r3, r4, r5, pc}
 800b334:	2400e0f0 	.word	0x2400e0f0

0800b338 <_init>:
 800b338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33a:	bf00      	nop
 800b33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b33e:	bc08      	pop	{r3}
 800b340:	469e      	mov	lr, r3
 800b342:	4770      	bx	lr

0800b344 <_fini>:
 800b344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b346:	bf00      	nop
 800b348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b34a:	bc08      	pop	{r3}
 800b34c:	469e      	mov	lr, r3
 800b34e:	4770      	bx	lr
