Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 00:50:34 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   193 |
|    Minimum number of control sets                        |   193 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   482 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   193 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |   131 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           32 |
| No           | No                    | Yes                    |              36 |           17 |
| No           | Yes                   | No                     |             102 |           28 |
| Yes          | No                    | No                     |              61 |           34 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |             917 |          264 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |             Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  genblk1[1].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[12].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  uut/keycode_reg[5]_0          |                                      |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[5]         |                                          |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                 | uut/db_clk/O_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                 |                                      | uut/db_data/Iv_i_1__0_n_0                |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[6]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[3]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[5]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[7]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[0]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[1]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[2]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/receiver/data_out[4]           |                                          |                1 |              1 |         1.00 |
|  genblk1[14].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                     | uart1/transmitter/bit_out_i_2__0_n_0 | uart1/transmitter/bit_out0               |                1 |              1 |         1.00 |
|  genblk1[15].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[13].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                 | uut/db_clk/clear                     |                                          |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                 | uut/db_data/O_i_1__0_n_0             |                                          |                1 |              1 |         1.00 |
|  genblk1[16].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG                 | uut/db_data/Iv_i_1__0_n_0            |                                          |                1 |              1 |         1.00 |
|  genblk1[2].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                 | w_p_tick_BUFG                        |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[6]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[1]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[3]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[7]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[2]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[4]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/receiver/data_out_0[0]         |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/transmitter/bit_out            | uart2/transmitter/bit_out0               |                1 |              1 |         1.00 |
|  genblk1[0].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[8].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[4].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[10].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[7].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[3].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[6].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[5].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[11].fDiv/clkDiv_reg_0 |                                      |                                          |                1 |              1 |         1.00 |
|  genblk1[9].fDiv/clkDiv_reg_0  |                                      |                                          |                1 |              1 |         1.00 |
|  fdivTarget/CLK                |                                      |                                          |                1 |              2 |         2.00 |
|  received1_BUFG                |                                      |                                          |                1 |              3 |         3.00 |
| ~uut/db_clk/O_reg_0            | uut/cnt                              | uut/cnt[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  CLK50MHZ_BUFG                 | uut/db_data/count[3]_i_1__0_n_0      | uut/db_data/Iv_i_1__0_n_0                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                 |                                      |                                          |                3 |              4 |         1.33 |
|  received1_BUFG                |                                      | uart1/receiver/data_out_reg[4]_0         |                2 |              5 |         2.50 |
|  CLK50MHZ_BUFG                 |                                      |                                          |                2 |              6 |         3.00 |
|  received1_BUFG                | at/mem[127][6]_i_2_n_0               | at/mem_reg[127]0                         |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[32][6]_i_2_n_0                | at/mem_reg[32]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[21][6]_i_2_n_0                | at/mem_reg[21]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[33][6]_i_2_n_0                | at/mem_reg[33]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[22][6]_i_2_n_0                | at/mem_reg[22]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[40][6]_i_2_n_0                | at/mem_reg[40]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[25][6]_i_2_n_0                | at/mem_reg[25]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[26][6]_i_2_n_0                | at/mem_reg[26]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[47][6]_i_2_n_0                | at/mem_reg[47]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[49][6]_i_2_n_0                | at/mem_reg[49]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[41][6]_i_2_n_0                | at/mem_reg[41]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[122][6]_i_2_n_0               | at/mem_reg[122]0                         |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[126][6]_i_2_n_0               | at/mem_reg[126]0                         |                6 |              7 |         1.17 |
|  received1_BUFG                | at/mem[123][6]_i_2_n_0               | at/mem_reg[123]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[19][6]_i_2_n_0                | at/mem_reg[19]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[23][6]_i_2_n_0                | at/mem_reg[23]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[14][6]_i_2_n_0                | at/mem_reg[14]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[1][6]_i_2_n_0                 | at/mem_reg[1]0                           |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[124][6]_i_2_n_0               | at/mem_reg[124]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[15][6]_i_2_n_0                | at/mem_reg[15]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[16][6]_i_2_n_0                | at/mem_reg[16]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[24][6]_i_2_n_0                | at/mem_reg[24]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[30][6]_i_2_n_0                | at/mem_reg[30]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[31][6]_i_2_n_0                | at/mem_reg[31]0                          |                6 |              7 |         1.17 |
|  received1_BUFG                | at/mem[35][6]_i_2_n_0                | at/mem_reg[35]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[3][6]_i_2_n_0                 | at/mem_reg[3]0                           |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[42][6]_i_2_n_0                | at/mem_reg[42]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[43][6]_i_2_n_0                | at/mem_reg[43]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[4][6]_i_2_n_0                 | at/mem_reg[4]0                           |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[34][6]_i_2_n_0                | at/mem_reg[34]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[44][6]_i_2_n_0                | at/mem_reg[44]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[50][6]_i_2_n_0                | at/mem_reg[50]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[17][6]_i_2_n_0                | at/mem_reg[17]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[18][6]_i_2_n_0                | at/mem_reg[18]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[20][6]_i_2_n_0                | at/mem_reg[20]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[27][6]_i_2_n_0                | at/mem_reg[27]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[38][6]_i_2_n_0                | at/mem_reg[38]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[48][6]_i_2_n_0                | at/mem_reg[48]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[12][6]_i_2_n_0                | at/mem_reg[12]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[37][6]_i_2_n_0                | at/mem_reg[37]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[39][6]_i_2_n_0                | at/mem_reg[39]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[46][6]_i_2_n_0                | at/mem_reg[46]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[51][6]_i_2_n_0                | at/mem_reg[51]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[53][6]_i_2_n_0                | at/mem_reg[53]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[29][6]_i_2_n_0                | at/mem_reg[29]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[2][6]_i_2_n_0                 | at/mem_reg[2]0                           |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[52][6]_i_2_n_0                | at/mem_reg[52]0                          |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[125][6]_i_2_n_0               | at/mem_reg[125]0                         |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[82][6]_i_2_n_0                | at/mem_reg[82]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[8][6]_i_2_n_0                 | at/mem_reg[8]0                           |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[83][6]_i_2_n_0                | at/mem_reg[83]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[58][6]_i_2_n_0                | at/mem_reg[58]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[94][6]_i_2_n_0                | at/mem_reg[94]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[61][6]_i_2_n_0                | at/mem_reg[61]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[90][6]_i_2_n_0                | at/mem_reg[90]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[97][6]_i_2_n_0                | at/mem_reg[97]0                          |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[98][6]_i_2_n_0                | at/mem_reg[98]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[63][6]_i_2_n_0                | at/mem_reg[63]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[99][6]_i_2_n_0                | at/mem_reg[99]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[70][6]_i_2_n_0                | at/mem_reg[70]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[59][6]_i_2_n_0                | at/mem_reg[59]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[6][6]_i_2_n_0                 | at/mem_reg[6]0                           |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[64][6]_i_2_n_0                | at/mem_reg[64]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[74][6]_i_2_n_0                | at/mem_reg[74]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[69][6]_i_2_n_0                | at/mem_reg[69]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[68][6]_i_2_n_0                | at/mem_reg[68]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[71][6]_i_2_n_0                | at/mem_reg[71]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[67][6]_i_2_n_0                | at/mem_reg[67]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[73][6]_i_2_n_0                | at/mem_reg[73]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[75][6]_i_2_n_0                | at/mem_reg[75]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[65][6]_i_2_n_0                | at/mem_reg[65]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[88][6]_i_2_n_0                | at/mem_reg[88]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[9][6]_i_2_n_0                 | at/mem_reg[9]0                           |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[78][6]_i_2_n_0                | at/mem_reg[78]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[91][6]_i_2_n_0                | at/mem_reg[91]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[56][6]_i_2_n_0                | at/mem_reg[56]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[62][6]_i_2_n_0                | at/mem_reg[62]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[60][6]_i_2_n_0                | at/mem_reg[60]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[66][6]_i_2_n_0                | at/mem_reg[66]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[5][6]_i_2_n_0                 | at/mem_reg[5]0                           |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[72][6]_i_2_n_0                | at/mem_reg[72]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[76][6]_i_2_n_0                | at/mem_reg[76]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[89][6]_i_2_n_0                | at/mem_reg[89]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[79][6]_i_2_n_0                | at/mem_reg[79]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[87][6]_i_2_n_0                | at/mem_reg[87]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[92][6]_i_2_n_0                | at/mem_reg[92]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[7][6]_i_2_n_0                 | at/mem_reg[7]0                           |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[93][6]_i_2_n_0                | at/mem_reg[93]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[84][6]_i_2_n_0                | at/mem_reg[84]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[86][6]_i_2_n_0                | at/mem_reg[86]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[95][6]_i_2_n_0                | at/mem_reg[95]0                          |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[77][6]_i_2_n_0                | at/mem_reg[77]0                          |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[96][6]_i_2_n_0                | at/mem_reg[96]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[85][6]_i_2_n_0                | at/mem_reg[85]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[57][6]_i_2_n_0                | at/mem_reg[57]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[81][6]_i_2_n_0                | at/mem_reg[81]0                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[100][6]_i_2_n_0               | at/mem_reg[100]0                         |                2 |              7 |         3.50 |
|  baud_BUFG                     |                                      |                                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[101][6]_i_2_n_0               | at/mem_reg[101]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[107][6]_i_2_n_0               | at/mem_reg[107]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[108][6]_i_2_n_0               | at/mem_reg[108]0                         |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[113][6]_i_2_n_0               | at/mem_reg[113]0                         |                1 |              7 |         7.00 |
|  data_out_reg[7]_i_2_n_0       |                                      |                                          |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[112][6]_i_2_n_0               | at/mem_reg[112]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[115][6]_i_2_n_0               | at/mem_reg[115]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[110][6]_i_2_n_0               | at/mem_reg[110]0                         |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[117][6]_i_2_n_0               | at/mem_reg[117]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[104][6]_i_2_n_0               | at/mem_reg[104]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[28][6]_i_2_n_0                | at/mem_reg[28]0                          |                3 |              7 |         2.33 |
|  received1_BUFG                | at/mem[118][6]_i_2_n_0               | at/mem_reg[118]0                         |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[119][6]_i_2_n_0               | at/mem_reg[119]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[11][6]_i_2_n_0                | at/mem_reg[11]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[103][6]_i_2_n_0               | at/mem_reg[103]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[120][6]_i_2_n_0               | at/mem_reg[120]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[0][6]_i_2_n_0                 | at/mem_reg[0]0                           |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[10][6]_i_2_n_0                | at/mem_reg[10]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[106][6]_i_2_n_0               | at/mem_reg[106]0                         |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[109][6]_i_2_n_0               | at/mem_reg[109]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[105][6]_i_2_n_0               | at/mem_reg[105]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[111][6]_i_2_n_0               | at/mem_reg[111]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[114][6]_i_2_n_0               | at/mem_reg[114]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[116][6]_i_2_n_0               | at/mem_reg[116]0                         |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[102][6]_i_2_n_0               | at/mem_reg[102]0                         |                2 |              7 |         3.50 |
|  received1_BUFG                | at/mem[36][6]_i_2_n_0                | at/mem_reg[36]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[54][6]_i_2_n_0                | at/mem_reg[54]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[13][6]_i_2_n_0                | at/mem_reg[13]0                          |                5 |              7 |         1.40 |
|  received1_BUFG                | at/mem[45][6]_i_2_n_0                | at/mem_reg[45]0                          |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[55][6]_i_2_n_0                | at/mem_reg[55]0                          |                1 |              7 |         7.00 |
|  received1_BUFG                | at/mem[121][6]_i_2_n_0               | at/mem_reg[121]0                         |                4 |              7 |         1.75 |
|  received1_BUFG                | at/mem[80][6]_i_2_n_0                | at/mem_reg[80]0                          |                1 |              7 |         7.00 |
|  baud_BUFG                     | uart1/transmitter/temp[7]_i_1__0_n_0 |                                          |                4 |              8 |         2.00 |
|  data_out_reg[7]_i_2_n_0       | uart2/transmitter/temp[7]_i_1_n_0    |                                          |                4 |              8 |         2.00 |
|  baud_BUFG                     |                                      | uart1/transmitter/count[7]_i_1__0_n_0    |                3 |              8 |         2.67 |
|  data_out_reg[7]_i_2_n_0       |                                      | uart2/receiver/count[7]_i_1__1_n_0       |                2 |              8 |         4.00 |
|  data_out_reg[7]_i_2_n_0       |                                      | uart2/transmitter/count[7]_i_1__2_n_0    |                2 |              8 |         4.00 |
|  baud_BUFG                     |                                      | uart1/receiver/count[7]_i_1_n_0          |                2 |              8 |         4.00 |
| ~uut/db_clk/O_reg_0            |                                      |                                          |                3 |              9 |         3.00 |
|  w_p_tick_BUFG                 |                                      | btnC_IBUF                                |                5 |             10 |         2.00 |
|  w_p_tick_BUFG                 | vga/v_count_next_1                   | btnC_IBUF                                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                 | w_p_tick_BUFG                        | vga/h_count_reg_reg[9]_2                 |                3 |             11 |         3.67 |
|  CLK50MHZ_BUFG                 | uut/dataprev[7]_i_1_n_0              |                                          |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG                 |                                      | btnC_IBUF                                |               12 |             26 |         2.17 |
|  clk_IBUF_BUFG                 |                                      | uart2/baudrate_gen/counter[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                 |                                      | uart1/baudrate_gen/counter[0]_i_1_n_0    |                8 |             32 |         4.00 |
+--------------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+


