DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 92,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 21,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 82,0
)
)
uid 1036,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 83,0
)
)
uid 1038,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 84,0
)
)
uid 1040,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 85,0
)
)
uid 1042,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 86,0
)
)
uid 1044,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 87,0
)
)
uid 1046,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 88,0
)
)
uid 1048,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 89,0
)
)
uid 1050,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 90,0
)
)
uid 1052,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 91,0
)
)
uid 1054,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 92,0
)
)
uid 1056,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 34,0
optionalChildren [
*25 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *26 (MRCItem
litem &1
pos 11
dimension 20
)
uid 36,0
optionalChildren [
*27 (MRCItem
litem &2
pos 0
dimension 20
uid 37,0
)
*28 (MRCItem
litem &3
pos 1
dimension 23
uid 38,0
)
*29 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 39,0
)
*30 (MRCItem
litem &14
pos 0
dimension 20
uid 1037,0
)
*31 (MRCItem
litem &15
pos 1
dimension 20
uid 1039,0
)
*32 (MRCItem
litem &16
pos 2
dimension 20
uid 1041,0
)
*33 (MRCItem
litem &17
pos 3
dimension 20
uid 1043,0
)
*34 (MRCItem
litem &18
pos 4
dimension 20
uid 1045,0
)
*35 (MRCItem
litem &19
pos 5
dimension 20
uid 1047,0
)
*36 (MRCItem
litem &20
pos 6
dimension 20
uid 1049,0
)
*37 (MRCItem
litem &21
pos 7
dimension 20
uid 1051,0
)
*38 (MRCItem
litem &22
pos 8
dimension 20
uid 1053,0
)
*39 (MRCItem
litem &23
pos 9
dimension 20
uid 1055,0
)
*40 (MRCItem
litem &24
pos 10
dimension 20
uid 1057,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 40,0
optionalChildren [
*41 (MRCItem
litem &5
pos 0
dimension 20
uid 41,0
)
*42 (MRCItem
litem &7
pos 1
dimension 50
uid 42,0
)
*43 (MRCItem
litem &8
pos 2
dimension 100
uid 43,0
)
*44 (MRCItem
litem &9
pos 3
dimension 50
uid 44,0
)
*45 (MRCItem
litem &10
pos 4
dimension 100
uid 45,0
)
*46 (MRCItem
litem &11
pos 5
dimension 100
uid 46,0
)
*47 (MRCItem
litem &12
pos 6
dimension 50
uid 47,0
)
*48 (MRCItem
litem &13
pos 7
dimension 80
uid 48,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 35,0
vaOverrides [
]
)
]
)
uid 20,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *49 (LEmptyRow
)
uid 50,0
optionalChildren [
*50 (RefLabelRowHdr
)
*51 (TitleRowHdr
)
*52 (FilterRowHdr
)
*53 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*54 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*55 (GroupColHdr
tm "GroupColHdrMgr"
)
*56 (NameColHdr
tm "GenericNameColHdrMgr"
)
*57 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*58 (InitColHdr
tm "GenericValueColHdrMgr"
)
*59 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*60 (EolColHdr
tm "GenericEolColHdrMgr"
)
*61 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
uid 99,0
)
*62 (LogGeneric
generic (GiElement
name "rs232BitNb"
type "positive"
value "8"
)
uid 101,0
)
*63 (LogGeneric
generic (GiElement
name "rs232BaudRate"
type "real"
value "19200.0"
)
uid 103,0
)
*64 (LogGeneric
generic (GiElement
name "i2cBaudRate"
type "real"
value "3.4E6"
)
uid 105,0
)
*65 (LogGeneric
generic (GiElement
name "i2cUpdateRate"
type "real"
value "1.0E3"
)
uid 395,0
)
*66 (LogGeneric
generic (GiElement
name "sequenceAddressBitNb"
type "positive"
value "8"
)
uid 954,0
)
*67 (LogGeneric
generic (GiElement
name "sequenceArgumentBitNb"
type "positive"
value "12"
)
uid 956,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 62,0
optionalChildren [
*68 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *69 (MRCItem
litem &49
pos 7
dimension 20
)
uid 64,0
optionalChildren [
*70 (MRCItem
litem &50
pos 0
dimension 20
uid 65,0
)
*71 (MRCItem
litem &51
pos 1
dimension 23
uid 66,0
)
*72 (MRCItem
litem &52
pos 2
hidden 1
dimension 20
uid 67,0
)
*73 (MRCItem
litem &61
pos 0
dimension 20
uid 100,0
)
*74 (MRCItem
litem &62
pos 1
dimension 20
uid 102,0
)
*75 (MRCItem
litem &63
pos 2
dimension 20
uid 104,0
)
*76 (MRCItem
litem &64
pos 3
dimension 20
uid 106,0
)
*77 (MRCItem
litem &65
pos 4
dimension 20
uid 396,0
)
*78 (MRCItem
litem &66
pos 5
dimension 20
uid 955,0
)
*79 (MRCItem
litem &67
pos 6
dimension 20
uid 957,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 68,0
optionalChildren [
*80 (MRCItem
litem &53
pos 0
dimension 20
uid 69,0
)
*81 (MRCItem
litem &55
pos 1
dimension 50
uid 70,0
)
*82 (MRCItem
litem &56
pos 2
dimension 100
uid 71,0
)
*83 (MRCItem
litem &57
pos 3
dimension 100
uid 72,0
)
*84 (MRCItem
litem &58
pos 4
dimension 50
uid 73,0
)
*85 (MRCItem
litem &59
pos 5
dimension 50
uid 74,0
)
*86 (MRCItem
litem &60
pos 6
dimension 80
uid 75,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 63,0
vaOverrides [
]
)
]
)
uid 49,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dcMotorController_tester"
)
(vvPair
variable "date"
value "21.08.2015"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "dcMotorController_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dcMotorController_tester"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dcMotorController_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "13:18:59"
)
(vvPair
variable "unit"
value "dcMotorController_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 19,0
optionalChildren [
*87 (SymbolBody
uid 8,0
optionalChildren [
*88 (CptPort
uid 981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 982,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 983,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 984,0
ro 270
va (VaSet
)
xt "30400,7000,31600,15200"
st "bt_connected"
ju 2
blo "31400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 985,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9000,60000,10000"
st "bt_connected : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 82,0
)
)
)
*89 (CptPort
uid 986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 987,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 989,0
ro 270
va (VaSet
)
xt "26400,7000,27600,11900"
st "bt_reset"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 990,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,4000,58600,5000"
st "bt_reset     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 83,0
)
)
)
*90 (CptPort
uid 991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 992,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 994,0
ro 270
va (VaSet
)
xt "24400,7000,25600,11400"
st "bt_RxD"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 995,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,2000,58900,3000"
st "bt_RxD       : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 84,0
)
)
)
*91 (CptPort
uid 996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 997,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 999,0
ro 270
va (VaSet
)
xt "22400,7000,23600,11400"
st "bt_TxD"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1000,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,8000,59300,9000"
st "bt_TxD       : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 85,0
)
)
)
*92 (CptPort
uid 1001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1002,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1004,0
ro 270
va (VaSet
)
xt "28400,7000,29600,13300"
st "bt_VRegEn"
ju 2
blo "29400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1005,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,3000,59400,4000"
st "bt_VRegEn    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 86,0
)
)
)
*93 (CptPort
uid 1006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1007,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 1008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1009,0
ro 270
va (VaSet
)
xt "40400,7000,41600,10400"
st "clock"
ju 2
blo "41400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1010,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10000,58500,11000"
st "clock        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 87,0
)
)
)
*94 (CptPort
uid 1011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1012,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138625,5250,139375,6000"
)
tg (CPTG
uid 1013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1014,0
ro 270
va (VaSet
)
xt "138400,7000,139600,11900"
st "forwards"
ju 2
blo "139400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1015,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,5000,58600,6000"
st "forwards     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 88,0
)
)
)
*95 (CptPort
uid 1016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1017,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136625,5250,137375,6000"
)
tg (CPTG
uid 1018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1019,0
ro 270
va (VaSet
)
xt "136400,7000,137600,9900"
st "pwm"
ju 2
blo "137400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1020,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,6000,58600,7000"
st "pwm          : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 89,0
)
)
)
*96 (CptPort
uid 1021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1022,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,5250,43375,6000"
)
tg (CPTG
uid 1023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1024,0
ro 270
va (VaSet
)
xt "42400,7000,43600,10300"
st "reset"
ju 2
blo "43400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1025,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,11000,58500,12000"
st "reset        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 90,0
)
)
)
*97 (CptPort
uid 1026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1027,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 1028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1029,0
ro 270
va (VaSet
)
xt "36400,7000,37600,12400"
st "uart_RxD"
ju 2
blo "37400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1030,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,7000,59100,8000"
st "uart_RxD     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 91,0
)
)
)
*98 (CptPort
uid 1031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1032,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 1033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1034,0
ro 270
va (VaSet
)
xt "34400,7000,35600,12400"
st "uart_TxD"
ju 2
blo "35400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1035,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,12000,58800,13000"
st "uart_TxD     : OUT    std_uLogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 92,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,147000,14000"
)
oxt "15000,6000,149000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "73600,8800,82600,10000"
st "Controller_test"
blo "73600,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "73600,10000,88400,11200"
st "dcMotorController_tester"
blo "73600,11000"
)
)
gi *99 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "58000,6000,76600,15000"
st "Generic Declarations

clockFrequency        real     10.0E6   
rs232BitNb            positive 8        
rs232BaudRate         real     19200.0  
i2cBaudRate           real     3.4E6    
i2cUpdateRate         real     1.0E3    
sequenceAddressBitNb  positive 8        
sequenceArgumentBitNb positive 12       "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
(GiElement
name "rs232BitNb"
type "positive"
value "8"
)
(GiElement
name "rs232BaudRate"
type "real"
value "19200.0"
)
(GiElement
name "i2cBaudRate"
type "real"
value "3.4E6"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "1.0E3"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "8"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "12"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *100 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*102 (MLText
uid 18,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13600,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
windowSize "64,48,1349,641"
viewArea "-500,-500,95440,40090"
cachedDiagramExtent "0,0,147000,15200"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Controller_test"
entityName "dcMotorController_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "20350,14800,25650,16000"
st "<library>"
blo "20350,15800"
)
second (Text
va (VaSet
)
xt "20350,16000,24250,17200"
st "<cell>"
blo "20350,17000"
)
)
gi *103 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
)
portVis (PortSigDisplay
sTC 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4300,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *104 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,13000,45000,14000"
st "User:"
blo "42000,13800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,14000,44000,14000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1057,0
activeModelName "Symbol:GEN"
)
