# Design Explorer: Shortcut to "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SkaitiklioTestas\SkaitiklioTestas.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile D:/KTU/SkaitmenineLogika/VHDL(Lab4)/Skaitiklis.vhdl
# Adding file D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl ... Done
vlib D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SkaitiklioTestas/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work D:/KTU/SkaitmenineLogika/VHDL(Lab4)/Skaitiklis.vhdl
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl
# Compile Entity "counter"
# Compile Architecture "behv" of Entity "counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
entity counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r counter -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7082 kB (elbread=1280 elab2=5652 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SkaitiklioTestas\src\wave.asdb
#  2:19 AM, Wednesday, May 24, 2017
#  Simulation has been initialized
add wave *
# 7 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SkaitiklioTestas/src/wave.asdb'.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /counter,  Process: line__27.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SkaitiklioTestas\..\Skaitiklis.vhdl
# Compile Entity "counter"
# Compile Architecture "behv" of Entity "counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
comp -include "$dsn\src\TestBench\counter_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SkaitiklioTestas\src\TestBench\counter_TB.vhd
# Compile Entity "counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "counter_tb"
# Compile Configuration "TESTBENCH_FOR_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_counter 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice 