{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693883578455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693883578456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 00:12:58 2023 " "Processing started: Tue Sep 05 00:12:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693883578456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883578456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES " "Command: quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883578456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693883579003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693883579003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.v 1 1 " "Found 1 design units, including 1 entities, in source file testes.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Found entity 1: TESTES" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associado.v 1 1 " "Found 1 design units, including 1 entities, in source file associado.v" { { "Info" "ISGN_ENTITY_NAME" "1 associado " "Found entity 1: associado" {  } { { "associado.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/associado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorfun.v 1 1 " "Found 1 design units, including 1 entities, in source file seletorfun.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletorFUN " "Found entity 1: seletorFUN" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_perfil_binario.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_perfil_binario.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_perfil_binario " "Found entity 1: conversor_perfil_binario" {  } { { "conversor_perfil_binario.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/conversor_perfil_binario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorprioridade.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorprioridade.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorPrioridade " "Found entity 1: controladorPrioridade" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_FUN " "Found entity 1: comp_FUN" {  } { { "comp_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comp_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selec_fun2.v 1 1 " "Found 1 design units, including 1 entities, in source file selec_fun2.v" { { "Info" "ISGN_ENTITY_NAME" "1 selec_FUN2 " "Found entity 1: selec_FUN2" {  } { { "selec_FUN2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/selec_FUN2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_FUN " "Found entity 1: enc_FUN" {  } { { "enc_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/enc_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trat_perfil.v 0 0 " "Found 0 design units, including 0 entities, in source file trat_perfil.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file contr_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_7SEG " "Found entity 1: contr_7SEG" {  } { { "contr_7SEG.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/contr_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fil_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file fil_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out Out atv_PRIO.v(3) " "Verilog HDL Declaration information at atv_PRIO.v(3): object \"out\" differs only in case from object \"Out\" in the same scope" {  } { { "atv_PRIO.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693883590606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv_prio.v 1 1 " "Found 1 design units, including 1 entities, in source file atv_prio.v" { { "Info" "ISGN_ENTITY_NAME" "1 atv_PRIO " "Found entity 1: atv_PRIO" {  } { { "atv_PRIO.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fun2_p_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file fun2_p_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUN2_P_S " "Found entity 1: FUN2_P_S" {  } { { "FUN2_P_S.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/FUN2_P_S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/tristate_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decisor.v 1 1 " "Found 1 design units, including 1 entities, in source file decisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 decisor " "Found entity 1: decisor" {  } { { "decisor.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_perf.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_perf.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_perf " "Found entity 1: enc_perf" {  } { { "enc_perf.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/enc_perf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod_7seg.v(3) " "Verilog HDL Declaration information at decod_7seg.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_7seg.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693883590619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Leds " "Found entity 1: decod_Leds" {  } { { "decod_Leds.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Matriz " "Found entity 1: decod_Matriz" {  } { { "decod_Matriz.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/decod_Matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verfi_perf.v 1 1 " "Found 1 design units, including 1 entities, in source file verfi_perf.v" { { "Info" "ISGN_ENTITY_NAME" "1 verfi_perf " "Found entity 1: verfi_perf" {  } { { "verfi_perf.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/verfi_perf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693883590628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883590628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RGB_g TESTES.v(35) " "Verilog HDL Implicit Net warning at TESTES.v(35): created implicit net for \"RGB_g\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883590628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RGB_b TESTES.v(35) " "Verilog HDL Implicit Net warning at TESTES.v(35): created implicit net for \"RGB_b\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883590628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP0 seletorFUN.v(14) " "Verilog HDL Implicit Net warning at seletorFUN.v(14): created implicit net for \"SUP0\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883590628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTES " "Elaborating entity \"TESTES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693883591200 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 TESTES.v(12) " "Output port \"LED1\" at TESTES.v(12) has no driver" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591306 "|TESTES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 TESTES.v(12) " "Output port \"LED4\" at TESTES.v(12) has no driver" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591306 "|TESTES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_LED1 TESTES.v(14) " "Output port \"M_LED1\" at TESTES.v(14) has no driver" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591306 "|TESTES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_perfil_binario conversor_perfil_binario:CONV_IE01 " "Elaborating entity \"conversor_perfil_binario\" for hierarchy \"conversor_perfil_binario:CONV_IE01\"" {  } { { "TESTES.v" "CONV_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletorFUN seletorFUN:seletorIE01 " "Elaborating entity \"seletorFUN\" for hierarchy \"seletorFUN:seletorIE01\"" {  } { { "TESTES.v" "seletorIE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_FUN comp_FUN:comp_FUN " "Elaborating entity \"comp_FUN\" for hierarchy \"comp_FUN:comp_FUN\"" {  } { { "TESTES.v" "comp_FUN" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorPrioridade controladorPrioridade:CON_PRIO " "Elaborating entity \"controladorPrioridade\" for hierarchy \"controladorPrioridade:CON_PRIO\"" {  } { { "TESTES.v" "CON_PRIO" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591707 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_r controladorPrioridade.sv(3) " "Output port \"LED_r\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591735 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_g controladorPrioridade.sv(3) " "Output port \"LED_g\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591736 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_b controladorPrioridade.sv(3) " "Output port \"LED_b\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693883591736 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atv_PRIO atv_PRIO:atv_PRIO0 " "Elaborating entity \"atv_PRIO\" for hierarchy \"atv_PRIO:atv_PRIO0\"" {  } { { "TESTES.v" "atv_PRIO0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_FUN enc_FUN:enc_IE01 " "Elaborating entity \"enc_FUN\" for hierarchy \"enc_FUN:enc_IE01\"" {  } { { "TESTES.v" "enc_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisor decisor:decisor " "Elaborating entity \"decisor\" for hierarchy \"decisor:decisor\"" {  } { { "TESTES.v" "decisor" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_perf enc_perf:enc_p_0 " "Elaborating entity \"enc_perf\" for hierarchy \"enc_perf:enc_p_0\"" {  } { { "TESTES.v" "enc_p_0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Leds decod_Leds:Ligar_Leds " "Elaborating entity \"decod_Leds\" for hierarchy \"decod_Leds:Ligar_Leds\"" {  } { { "TESTES.v" "Ligar_Leds" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Matriz decod_Matriz:Ligar_MLeds " "Elaborating entity \"decod_Matriz\" for hierarchy \"decod_Matriz:Ligar_MLeds\"" {  } { { "TESTES.v" "Ligar_MLeds" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_7seg decod_7seg:Ligar_7seg " "Elaborating entity \"decod_7seg\" for hierarchy \"decod_7seg:Ligar_7seg\"" {  } { { "TESTES.v" "Ligar_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verfi_perf verfi_perf:verf_p_IE01 " "Elaborating entity \"verfi_perf\" for hierarchy \"verfi_perf:verf_p_IE01\"" {  } { { "TESTES.v" "verf_p_IE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693883591875 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RGB_r RGB_r " "Net \"RGB_r\", which fans out to \"RGB_r\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "controladorPrioridade:CON_PRIO\|LED_r " "Net is fed by \"controladorPrioridade:CON_PRIO\|LED_r\"" {  } { { "controladorPrioridade.sv" "LED_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693883592346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "comb " "Net is fed by \"comb\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693883592346 ""}  } { { "TESTES.v" "RGB_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693883592346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/output_files/TESTES.map.smsg " "Generated suppressed messages file C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/output_files/TESTES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883592582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693883592607 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 05 00:13:12 2023 " "Processing ended: Tue Sep 05 00:13:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693883592607 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693883592607 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693883592607 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883592607 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693883593224 ""}
