<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64PostLegalizerCombiner.cpp source code [llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>GISel</a>/<a href='AArch64PostLegalizerCombiner.cpp.html'>AArch64PostLegalizerCombiner.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== AArch64PostLegalizerCombiner.cpp --------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Post-legalization combines on generic MachineInstrs.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// The combines here must preserve instruction legality.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>/// Lowering combines (e.g. pseudo matching) should be handled by</i></td></tr>
<tr><th id="15">15</th><td><i>/// AArch64PostLegalizerLowering.</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>/// Combines which don't rely on instruction legality should go in the</i></td></tr>
<tr><th id="18">18</th><td><i>/// AArch64PreLegalizerCombiner.</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html">"llvm/CodeGen/GlobalISel/Combiner.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html">"llvm/CodeGen/GlobalISel/CombinerHelper.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html">"llvm/CodeGen/GlobalISel/CombinerInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html">"llvm/CodeGen/GlobalISel/GISelKnownBits.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"aarch64-postlegalizer-combiner"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// This combine tries do what performExtractVectorEltCombine does in SDAG.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// Rewrite for pairwise fadd pattern</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">///   (s32 (g_extract_vector_elt</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">///           (g_fadd (vXs32 Other)</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">///                  (g_vector_shuffle (vXs32 Other) undef &lt;1,X,...&gt; )) 0))</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// -&gt;</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">///   (s32 (g_fadd (g_extract_vector_elt (vXs32 Other) 0)</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">///              (g_extract_vector_elt (vXs32 Other) 1))</i></td></tr>
<tr><th id="48">48</th><td><em>bool</em> <dfn class="decl def fn" id="_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE" title='matchExtractVecEltPairwiseAdd' data-ref="_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE" data-ref-filename="_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE">matchExtractVecEltPairwiseAdd</dfn>(</td></tr>
<tr><th id="49">49</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI" data-ref-filename="1MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="2MRI" data-ref-filename="2MRI">MRI</dfn>,</td></tr>
<tr><th id="50">50</th><td>    <span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>unsigned</em>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; &amp;<dfn class="local col3 decl" id="3MatchInfo" title='MatchInfo' data-type='std::tuple&lt;unsigned int, LLT, Register&gt; &amp;' data-ref="3MatchInfo" data-ref-filename="3MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="4Src1" title='Src1' data-type='llvm::Register' data-ref="4Src1" data-ref-filename="4Src1">Src1</dfn> = <a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI" data-ref-filename="1MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="5Src2" title='Src2' data-type='llvm::Register' data-ref="5Src2" data-ref-filename="5Src2">Src2</dfn> = <a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI" data-ref-filename="1MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="6DstTy" title='DstTy' data-type='llvm::LLT' data-ref="6DstTy" data-ref-filename="6DstTy">DstTy</dfn> = <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI" data-ref-filename="1MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>auto</em> <dfn class="local col7 decl" id="7Cst" title='Cst' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="7Cst" data-ref-filename="7Cst">Cst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#5Src2" title='Src2' data-ref="5Src2" data-ref-filename="5Src2">Src2</a>, <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>);</td></tr>
<tr><th id="56">56</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#7Cst" title='Cst' data-ref="7Cst" data-ref-filename="7Cst">Cst</a> || <a class="local col7 ref" href="#7Cst" title='Cst' data-ref="7Cst" data-ref-filename="7Cst">Cst</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneEm" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneEm" data-ref-filename="_ZNK4llvm5APIntneEm">!=</a> <var>0</var>)</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="58">58</th><td>  <i>// SDAG also checks for FullFP16, but this looks to be beneficial anyway.</i></td></tr>
<tr><th id="59">59</th><td><i></i></td></tr>
<tr><th id="60">60</th><td><i>  // Now check for an fadd operation. TODO: expand this for integer add?</i></td></tr>
<tr><th id="61">61</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="8FAddMI" title='FAddMI' data-type='llvm::MachineInstr *' data-ref="8FAddMI" data-ref-filename="8FAddMI">FAddMI</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#4Src1" title='Src1' data-ref="4Src1" data-ref-filename="4Src1">Src1</a>, <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>);</td></tr>
<tr><th id="62">62</th><td>  <b>if</b> (!<a class="local col8 ref" href="#8FAddMI" title='FAddMI' data-ref="8FAddMI" data-ref-filename="8FAddMI">FAddMI</a>)</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// If we add support for integer add, must restrict these types to just s64.</i></td></tr>
<tr><th id="66">66</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="9DstSize" title='DstSize' data-type='unsigned int' data-ref="9DstSize" data-ref-filename="9DstSize">DstSize</dfn> = <a class="local col6 ref" href="#6DstTy" title='DstTy' data-ref="6DstTy" data-ref-filename="6DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col9 ref" href="#9DstSize" title='DstSize' data-ref="9DstSize" data-ref-filename="9DstSize">DstSize</a> != <var>16</var> &amp;&amp; <a class="local col9 ref" href="#9DstSize" title='DstSize' data-ref="9DstSize" data-ref-filename="9DstSize">DstSize</a> != <var>32</var> &amp;&amp; <a class="local col9 ref" href="#9DstSize" title='DstSize' data-ref="9DstSize" data-ref-filename="9DstSize">DstSize</a> != <var>64</var>)</td></tr>
<tr><th id="68">68</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="10Src1Op1" title='Src1Op1' data-type='llvm::Register' data-ref="10Src1Op1" data-ref-filename="10Src1Op1">Src1Op1</dfn> = <a class="local col8 ref" href="#8FAddMI" title='FAddMI' data-ref="8FAddMI" data-ref-filename="8FAddMI">FAddMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11Src1Op2" title='Src1Op2' data-type='llvm::Register' data-ref="11Src1Op2" data-ref-filename="11Src1Op2">Src1Op2</dfn> = <a class="local col8 ref" href="#8FAddMI" title='FAddMI' data-ref="8FAddMI" data-ref-filename="8FAddMI">FAddMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12Shuffle" title='Shuffle' data-type='llvm::MachineInstr *' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</dfn> =</td></tr>
<tr><th id="73">73</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11Src1Op2" title='Src1Op2' data-ref="11Src1Op2" data-ref-filename="11Src1Op2">Src1Op2</a>, <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>);</td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13Other" title='Other' data-type='llvm::MachineInstr *' data-ref="13Other" data-ref-filename="13Other">Other</dfn> = <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Src1Op1" title='Src1Op1' data-ref="10Src1Op1" data-ref-filename="10Src1Op1">Src1Op1</a>);</td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (!<a class="local col2 ref" href="#12Shuffle" title='Shuffle' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</a>) {</td></tr>
<tr><th id="76">76</th><td>    <a class="local col2 ref" href="#12Shuffle" title='Shuffle' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</a> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Src1Op1" title='Src1Op1' data-ref="10Src1Op1" data-ref-filename="10Src1Op1">Src1Op1</a>, <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>);</td></tr>
<tr><th id="77">77</th><td>    <a class="local col3 ref" href="#13Other" title='Other' data-ref="13Other" data-ref-filename="13Other">Other</a> = <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11Src1Op2" title='Src1Op2' data-ref="11Src1Op2" data-ref-filename="11Src1Op2">Src1Op2</a>);</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// We're looking for a shuffle that moves the second element to index 0.</i></td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (<a class="local col2 ref" href="#12Shuffle" title='Shuffle' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</a> &amp;&amp; <a class="local col2 ref" href="#12Shuffle" title='Shuffle' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>()<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="82">82</th><td>      <a class="local col3 ref" href="#13Other" title='Other' data-ref="13Other" data-ref-filename="13Other">Other</a> == <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI" data-ref-filename="2MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#12Shuffle" title='Shuffle' data-ref="12Shuffle" data-ref-filename="12Shuffle">Shuffle</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="83">83</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col3 ref" href="#3MatchInfo" title='MatchInfo' data-ref="3MatchInfo" data-ref-filename="3MatchInfo">MatchInfo</a></span>) = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>;</td></tr>
<tr><th id="84">84</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col3 ref" href="#3MatchInfo" title='MatchInfo' data-ref="3MatchInfo" data-ref-filename="3MatchInfo">MatchInfo</a></span>) <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSERKS0_" data-ref-filename="_ZN4llvm3LLTaSERKS0_">=</a> <a class="local col6 ref" href="#6DstTy" title='DstTy' data-ref="6DstTy" data-ref-filename="6DstTy">DstTy</a>;</td></tr>
<tr><th id="85">85</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col3 ref" href="#3MatchInfo" title='MatchInfo' data-ref="3MatchInfo" data-ref-filename="3MatchInfo">MatchInfo</a></span>) <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#13Other" title='Other' data-ref="13Other" data-ref-filename="13Other">Other</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>bool</em> <dfn class="decl def fn" id="_Z29applyExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt5tupleIJjNS_3LLTENS_8RegisterEEE" title='applyExtractVecEltPairwiseAdd' data-ref="_Z29applyExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt5tupleIJjNS_3LLTENS_8RegisterEEE" data-ref-filename="_Z29applyExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt5tupleIJjNS_3LLTENS_8RegisterEEE">applyExtractVecEltPairwiseAdd</dfn>(</td></tr>
<tr><th id="92">92</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI" data-ref-filename="14MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="15MRI" data-ref-filename="15MRI">MRI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="16B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="16B" data-ref-filename="16B">B</dfn>,</td></tr>
<tr><th id="93">93</th><td>    <span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>unsigned</em>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; &amp;<dfn class="local col7 decl" id="17MatchInfo" title='MatchInfo' data-type='std::tuple&lt;unsigned int, LLT, Register&gt; &amp;' data-ref="17MatchInfo" data-ref-filename="17MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18Opc" title='Opc' data-type='unsigned int' data-ref="18Opc" data-ref-filename="18Opc">Opc</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#17MatchInfo" title='MatchInfo' data-ref="17MatchInfo" data-ref-filename="17MatchInfo">MatchInfo</a></span>);</td></tr>
<tr><th id="95">95</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc == TargetOpcode::G_FADD &amp;&amp; <q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="96">96</th><td>  <i>// We want to generate two extracts of elements 0 and 1, and add them.</i></td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="19Ty" title='Ty' data-type='llvm::LLT' data-ref="19Ty" data-ref-filename="19Ty">Ty</dfn> = <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#17MatchInfo" title='MatchInfo' data-ref="17MatchInfo" data-ref-filename="17MatchInfo">MatchInfo</a></span>);</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="20Src" title='Src' data-type='llvm::Register' data-ref="20Src" data-ref-filename="20Src">Src</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#17MatchInfo" title='MatchInfo' data-ref="17MatchInfo" data-ref-filename="17MatchInfo">MatchInfo</a></span>);</td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="21s64" title='s64' data-type='llvm::LLT' data-ref="21s64" data-ref-filename="21s64">s64</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="100">100</th><td>  <a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a></span>);</td></tr>
<tr><th id="101">101</th><td>  <em>auto</em> <dfn class="local col2 decl" id="22Elt0" title='Elt0' data-type='llvm::MachineInstrBuilder' data-ref="22Elt0" data-ref-filename="22Elt0">Elt0</dfn> = <a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#19Ty" title='Ty' data-ref="19Ty" data-ref-filename="19Ty">Ty</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#20Src" title='Src' data-ref="20Src" data-ref-filename="20Src">Src</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#21s64" title='s64' data-ref="21s64" data-ref-filename="21s64">s64</a>, <var>0</var>));</td></tr>
<tr><th id="102">102</th><td>  <em>auto</em> <dfn class="local col3 decl" id="23Elt1" title='Elt1' data-type='llvm::MachineInstrBuilder' data-ref="23Elt1" data-ref-filename="23Elt1">Elt1</dfn> = <a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#19Ty" title='Ty' data-ref="19Ty" data-ref-filename="19Ty">Ty</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#20Src" title='Src' data-ref="20Src" data-ref-filename="20Src">Src</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#21s64" title='s64' data-ref="21s64" data-ref-filename="21s64">s64</a>, <var>1</var>));</td></tr>
<tr><th id="103">103</th><td>  <a class="local col6 ref" href="#16B" title='B' data-ref="16B" data-ref-filename="16B">B</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col8 ref" href="#18Opc" title='Opc' data-ref="18Opc" data-ref-filename="18Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#22Elt0" title='Elt0' data-ref="22Elt0" data-ref-filename="22Elt0">Elt0</a>, <a class="local col3 ref" href="#23Elt1" title='Elt1' data-ref="23Elt1" data-ref-filename="23Elt1">Elt1</a>});</td></tr>
<tr><th id="104">104</th><td>  <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isSignExtended' data-type='bool isSignExtended(llvm::Register R, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE">isSignExtended</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="24R" title='R' data-type='llvm::Register' data-ref="24R" data-ref-filename="24R">R</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="25MRI" data-ref-filename="25MRI">MRI</dfn>) {</td></tr>
<tr><th id="109">109</th><td>  <i>// TODO: check if extended build vector as well.</i></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26Opc" title='Opc' data-type='unsigned int' data-ref="26Opc" data-ref-filename="26Opc">Opc</dfn> = <a class="local col5 ref" href="#25MRI" title='MRI' data-ref="25MRI" data-ref-filename="25MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#24R" title='R' data-ref="24R" data-ref-filename="24R">R</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="111">111</th><td>  <b>return</b> <a class="local col6 ref" href="#26Opc" title='Opc' data-ref="26Opc" data-ref-filename="26Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a> || <a class="local col6 ref" href="#26Opc" title='Opc' data-ref="26Opc" data-ref-filename="26Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>;</td></tr>
<tr><th id="112">112</th><td>}</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isZeroExtended' data-type='bool isZeroExtended(llvm::Register R, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE">isZeroExtended</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="27R" title='R' data-type='llvm::Register' data-ref="27R" data-ref-filename="27R">R</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="28MRI" data-ref-filename="28MRI">MRI</dfn>) {</td></tr>
<tr><th id="115">115</th><td>  <i>// TODO: check if extended build vector as well.</i></td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI" data-ref-filename="28MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#27R" title='R' data-ref="27R" data-ref-filename="27R">R</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>bool</em> <dfn class="decl def fn" id="_Z27matchAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt8functionIFvRNS_16MachineIRBuilderENS_8RegisterEEE" title='matchAArch64MulConstCombine' data-ref="_Z27matchAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt8functionIFvRNS_16MachineIRBuilderENS_8RegisterEEE" data-ref-filename="_Z27matchAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt8functionIFvRNS_16MachineIRBuilderENS_8RegisterEEE">matchAArch64MulConstCombine</dfn>(</td></tr>
<tr><th id="120">120</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="29MI" data-ref-filename="29MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="30MRI" data-ref-filename="30MRI">MRI</dfn>,</td></tr>
<tr><th id="121">121</th><td>    <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<em>void</em>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="32B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="32B" data-ref-filename="32B">B</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="33DstReg" title='DstReg' data-type='llvm::Register' data-ref="33DstReg" data-ref-filename="33DstReg">DstReg</dfn>)&gt; &amp;<dfn class="local col1 decl" id="31ApplyFn" title='ApplyFn' data-type='std::function&lt;void (MachineIRBuilder &amp;, Register)&gt; &amp;' data-ref="31ApplyFn" data-ref-filename="31ApplyFn">ApplyFn</dfn>) {</td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_MUL);</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34LHS" title='LHS' data-type='llvm::Register' data-ref="34LHS" data-ref-filename="34LHS">LHS</dfn> = <a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="35RHS" title='RHS' data-type='llvm::Register' data-ref="35RHS" data-ref-filename="35RHS">RHS</dfn> = <a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="36Dst" title='Dst' data-type='llvm::Register' data-ref="36Dst" data-ref-filename="36Dst">Dst</dfn> = <a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="37Ty" title='Ty' data-type='const llvm::LLT' data-ref="37Ty" data-ref-filename="37Ty">Ty</dfn> = <a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// The below optimizations require a constant RHS.</i></td></tr>
<tr><th id="129">129</th><td>  <em>auto</em> <dfn class="local col8 decl" id="38Const" title='Const' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="38Const" data-ref-filename="38Const">Const</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35RHS" title='RHS' data-ref="35RHS" data-ref-filename="35RHS">RHS</a>, <a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a>);</td></tr>
<tr><th id="130">130</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#38Const" title='Const' data-ref="38Const" data-ref-filename="38Const">Const</a>)</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col9 decl" id="39ConstValue" title='ConstValue' data-type='const llvm::APInt' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</dfn> = <a class="local col8 ref" href="#38Const" title='Const' data-ref="38Const" data-ref-filename="38Const">Const</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10sextOrSelfEj" title='llvm::APInt::sextOrSelf' data-ref="_ZNK4llvm5APInt10sextOrSelfEj" data-ref-filename="_ZNK4llvm5APInt10sextOrSelfEj">sextOrSelf</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty" data-ref-filename="37Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="134">134</th><td>  <i>// The following code is ported from AArch64ISelLowering.</i></td></tr>
<tr><th id="135">135</th><td><i>  // Multiplication of a power of two plus/minus one can be done more</i></td></tr>
<tr><th id="136">136</th><td><i>  // cheaply as as shift+add/sub. For now, this is true unilaterally. If</i></td></tr>
<tr><th id="137">137</th><td><i>  // future CPUs have a cheaper MADD instruction, this may need to be</i></td></tr>
<tr><th id="138">138</th><td><i>  // gated on a subtarget feature. For Cyclone, 32-bit MADD is 4 cycles and</i></td></tr>
<tr><th id="139">139</th><td><i>  // 64-bit is 5 cycles, so this is always a win.</i></td></tr>
<tr><th id="140">140</th><td><i>  // More aggressively, some multiplications N0 * C can be lowered to</i></td></tr>
<tr><th id="141">141</th><td><i>  // shift+add+shift if the constant C = A * B where A = 2^N + 1 and B = 2^M,</i></td></tr>
<tr><th id="142">142</th><td><i>  // e.g. 6=3*2=(2+1)*2.</i></td></tr>
<tr><th id="143">143</th><td><i>  // TODO: consider lowering more cases, e.g. C = 14, -6, -14 or even 45</i></td></tr>
<tr><th id="144">144</th><td><i>  // which equals to (1+2)*16-(1+2).</i></td></tr>
<tr><th id="145">145</th><td><i>  // TrailingZeroes is used to test if the mul can be lowered to</i></td></tr>
<tr><th id="146">146</th><td><i>  // shift+add+shift.</i></td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40TrailingZeroes" title='TrailingZeroes' data-type='unsigned int' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</dfn> = <a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt18countTrailingZerosEv" title='llvm::APInt::countTrailingZeros' data-ref="_ZNK4llvm5APInt18countTrailingZerosEv" data-ref-filename="_ZNK4llvm5APInt18countTrailingZerosEv">countTrailingZeros</a>();</td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="local col0 ref" href="#40TrailingZeroes" title='TrailingZeroes' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</a>) {</td></tr>
<tr><th id="149">149</th><td>    <i>// Conservatively do not lower to shift+add+shift if the mul might be</i></td></tr>
<tr><th id="150">150</th><td><i>    // folded into smul or umul.</i></td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (<a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>) &amp;&amp;</td></tr>
<tr><th id="152">152</th><td>        (<a class="tu ref fn" href="#_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isSignExtended' data-use='c' data-ref="_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE">isSignExtended</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>, <span class='refarg'><a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a></span>) || <a class="tu ref fn" href="#_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isZeroExtended' data-use='c' data-ref="_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE">isZeroExtended</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>, <span class='refarg'><a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a></span>)))</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>    <i>// Conservatively do not lower to shift+add+shift if the mul might be</i></td></tr>
<tr><th id="155">155</th><td><i>    // folded into madd or msub.</i></td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36Dst" title='Dst' data-ref="36Dst" data-ref-filename="36Dst">Dst</a>)) {</td></tr>
<tr><th id="157">157</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="41UseMI" data-ref-filename="41UseMI">UseMI</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI" data-ref-filename="30MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36Dst" title='Dst' data-ref="36Dst" data-ref-filename="36Dst">Dst</a>);</td></tr>
<tr><th id="158">158</th><td>      <b>if</b> (<a class="local col1 ref" href="#41UseMI" title='UseMI' data-ref="41UseMI" data-ref-filename="41UseMI">UseMI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a> ||</td></tr>
<tr><th id="159">159</th><td>          <a class="local col1 ref" href="#41UseMI" title='UseMI' data-ref="41UseMI" data-ref-filename="41UseMI">UseMI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>)</td></tr>
<tr><th id="160">160</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>  <i>// Use ShiftedConstValue instead of ConstValue to support both shift+add/sub</i></td></tr>
<tr><th id="164">164</th><td><i>  // and shift+add+shift.</i></td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col2 decl" id="42ShiftedConstValue" title='ShiftedConstValue' data-type='llvm::APInt' data-ref="42ShiftedConstValue" data-ref-filename="42ShiftedConstValue">ShiftedConstValue</dfn> = <a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4ashrEj" title='llvm::APInt::ashr' data-ref="_ZNK4llvm5APInt4ashrEj" data-ref-filename="_ZNK4llvm5APInt4ashrEj">ashr</a>(<a class="local col0 ref" href="#40TrailingZeroes" title='TrailingZeroes' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</a>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43ShiftAmt" title='ShiftAmt' data-type='unsigned int' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</dfn>, <dfn class="local col4 decl" id="44AddSubOpc" title='AddSubOpc' data-type='unsigned int' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</dfn>;</td></tr>
<tr><th id="168">168</th><td>  <i>// Is the shifted value the LHS operand of the add/sub?</i></td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45ShiftValUseIsLHS" title='ShiftValUseIsLHS' data-type='bool' data-ref="45ShiftValUseIsLHS" data-ref-filename="45ShiftValUseIsLHS">ShiftValUseIsLHS</dfn> = <b>true</b>;</td></tr>
<tr><th id="170">170</th><td>  <i>// Do we need to negate the result?</i></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46NegateResult" title='NegateResult' data-type='bool' data-ref="46NegateResult" data-ref-filename="46NegateResult">NegateResult</dfn> = <b>false</b>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <b>if</b> (<a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt13isNonNegativeEv" title='llvm::APInt::isNonNegative' data-ref="_ZNK4llvm5APInt13isNonNegativeEv" data-ref-filename="_ZNK4llvm5APInt13isNonNegativeEv">isNonNegative</a>()) {</td></tr>
<tr><th id="174">174</th><td>    <i>// (mul x, 2^N + 1) =&gt; (add (shl x, N), x)</i></td></tr>
<tr><th id="175">175</th><td><i>    // (mul x, 2^N - 1) =&gt; (sub (shl x, N), x)</i></td></tr>
<tr><th id="176">176</th><td><i>    // (mul x, (2^N + 1) * 2^M) =&gt; (shl (add (shl x, N), x), M)</i></td></tr>
<tr><th id="177">177</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col7 decl" id="47SCVMinus1" title='SCVMinus1' data-type='llvm::APInt' data-ref="47SCVMinus1" data-ref-filename="47SCVMinus1">SCVMinus1</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#42ShiftedConstValue" title='ShiftedConstValue' data-ref="42ShiftedConstValue" data-ref-filename="42ShiftedConstValue">ShiftedConstValue</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntEm" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntEm" data-ref-filename="_ZN4llvmmiENS_5APIntEm">-</a> <var>1</var>;</td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col8 decl" id="48CVPlus1" title='CVPlus1' data-type='llvm::APInt' data-ref="48CVPlus1" data-ref-filename="48CVPlus1">CVPlus1</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm" data-ref-filename="_ZN4llvmplENS_5APIntEm">+</a> <var>1</var>;</td></tr>
<tr><th id="179">179</th><td>    <b>if</b> (<a class="local col7 ref" href="#47SCVMinus1" title='SCVMinus1' data-ref="47SCVMinus1" data-ref-filename="47SCVMinus1">SCVMinus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="180">180</th><td>      <a class="local col3 ref" href="#43ShiftAmt" title='ShiftAmt' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</a> = <a class="local col7 ref" href="#47SCVMinus1" title='SCVMinus1' data-ref="47SCVMinus1" data-ref-filename="47SCVMinus1">SCVMinus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="181">181</th><td>      <a class="local col4 ref" href="#44AddSubOpc" title='AddSubOpc' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>;</td></tr>
<tr><th id="182">182</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48CVPlus1" title='CVPlus1' data-ref="48CVPlus1" data-ref-filename="48CVPlus1">CVPlus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="183">183</th><td>      <a class="local col3 ref" href="#43ShiftAmt" title='ShiftAmt' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</a> = <a class="local col8 ref" href="#48CVPlus1" title='CVPlus1' data-ref="48CVPlus1" data-ref-filename="48CVPlus1">CVPlus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="184">184</th><td>      <a class="local col4 ref" href="#44AddSubOpc" title='AddSubOpc' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>;</td></tr>
<tr><th id="185">185</th><td>    } <b>else</b></td></tr>
<tr><th id="186">186</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="187">187</th><td>  } <b>else</b> {</td></tr>
<tr><th id="188">188</th><td>    <i>// (mul x, -(2^N - 1)) =&gt; (sub x, (shl x, N))</i></td></tr>
<tr><th id="189">189</th><td><i>    // (mul x, -(2^N + 1)) =&gt; - (add (shl x, N), x)</i></td></tr>
<tr><th id="190">190</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col9 decl" id="49CVNegPlus1" title='CVNegPlus1' data-type='llvm::APInt' data-ref="49CVNegPlus1" data-ref-filename="49CVNegPlus1">CVNegPlus1</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmngENS_5APIntE" title='llvm::operator-' data-ref="_ZN4llvmngENS_5APIntE" data-ref-filename="_ZN4llvmngENS_5APIntE">-</a><a class="ref fn fake" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm" data-ref-filename="_ZN4llvmplENS_5APIntEm">+</a> <var>1</var>;</td></tr>
<tr><th id="191">191</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="50CVNegMinus1" title='CVNegMinus1' data-type='llvm::APInt' data-ref="50CVNegMinus1" data-ref-filename="50CVNegMinus1">CVNegMinus1</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmngENS_5APIntE" title='llvm::operator-' data-ref="_ZN4llvmngENS_5APIntE" data-ref-filename="_ZN4llvmngENS_5APIntE">-</a><a class="ref fn fake" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col9 ref" href="#39ConstValue" title='ConstValue' data-ref="39ConstValue" data-ref-filename="39ConstValue">ConstValue</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmmiENS_5APIntEm" title='llvm::operator-' data-ref="_ZN4llvmmiENS_5APIntEm" data-ref-filename="_ZN4llvmmiENS_5APIntEm">-</a> <var>1</var>;</td></tr>
<tr><th id="192">192</th><td>    <b>if</b> (<a class="local col9 ref" href="#49CVNegPlus1" title='CVNegPlus1' data-ref="49CVNegPlus1" data-ref-filename="49CVNegPlus1">CVNegPlus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="193">193</th><td>      <a class="local col3 ref" href="#43ShiftAmt" title='ShiftAmt' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</a> = <a class="local col9 ref" href="#49CVNegPlus1" title='CVNegPlus1' data-ref="49CVNegPlus1" data-ref-filename="49CVNegPlus1">CVNegPlus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="194">194</th><td>      <a class="local col4 ref" href="#44AddSubOpc" title='AddSubOpc' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>;</td></tr>
<tr><th id="195">195</th><td>      <a class="local col5 ref" href="#45ShiftValUseIsLHS" title='ShiftValUseIsLHS' data-ref="45ShiftValUseIsLHS" data-ref-filename="45ShiftValUseIsLHS">ShiftValUseIsLHS</a> = <b>false</b>;</td></tr>
<tr><th id="196">196</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#50CVNegMinus1" title='CVNegMinus1' data-ref="50CVNegMinus1" data-ref-filename="50CVNegMinus1">CVNegMinus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="197">197</th><td>      <a class="local col3 ref" href="#43ShiftAmt" title='ShiftAmt' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</a> = <a class="local col0 ref" href="#50CVNegMinus1" title='CVNegMinus1' data-ref="50CVNegMinus1" data-ref-filename="50CVNegMinus1">CVNegMinus1</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="198">198</th><td>      <a class="local col4 ref" href="#44AddSubOpc" title='AddSubOpc' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>;</td></tr>
<tr><th id="199">199</th><td>      <a class="local col6 ref" href="#46NegateResult" title='NegateResult' data-ref="46NegateResult" data-ref-filename="46NegateResult">NegateResult</a> = <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>    } <b>else</b></td></tr>
<tr><th id="201">201</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="local col6 ref" href="#46NegateResult" title='NegateResult' data-ref="46NegateResult" data-ref-filename="46NegateResult">NegateResult</a> &amp;&amp; <a class="local col0 ref" href="#40TrailingZeroes" title='TrailingZeroes' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</a>)</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="local col1 ref" href="#31ApplyFn" title='ApplyFn' data-ref="31ApplyFn" data-ref-filename="31ApplyFn">ApplyFn</a> <span class='tu ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator=' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEaSEOTL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEaSEOTL0__">=</span> [=](<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="51B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="51B" data-ref-filename="51B">B</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="52DstReg" title='DstReg' data-type='llvm::Register' data-ref="52DstReg" data-ref-filename="52DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="208">208</th><td>    <em>auto</em> <dfn class="local col3 decl" id="53Shift" title='Shift' data-type='llvm::MachineInstrBuilder' data-ref="53Shift" data-ref-filename="53Shift">Shift</dfn> = <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="local col3 ref" href="#43ShiftAmt" title='ShiftAmt' data-ref="43ShiftAmt" data-ref-filename="43ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="209">209</th><td>    <em>auto</em> <dfn class="local col4 decl" id="54ShiftedVal" title='ShiftedVal' data-type='llvm::MachineInstrBuilder' data-ref="54ShiftedVal" data-ref-filename="54ShiftedVal">ShiftedVal</dfn> = <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty" data-ref-filename="37Ty">Ty</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#53Shift" title='Shift' data-ref="53Shift" data-ref-filename="53Shift">Shift</a>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="55AddSubLHS" title='AddSubLHS' data-type='llvm::Register' data-ref="55AddSubLHS" data-ref-filename="55AddSubLHS">AddSubLHS</dfn> = <a class="local col5 ref" href="#45ShiftValUseIsLHS" title='ShiftValUseIsLHS' data-ref="45ShiftValUseIsLHS" data-ref-filename="45ShiftValUseIsLHS">ShiftValUseIsLHS</a> ? <a class="local col4 ref" href="#54ShiftedVal" title='ShiftedVal' data-ref="54ShiftedVal" data-ref-filename="54ShiftedVal">ShiftedVal</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>) : <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a>;</td></tr>
<tr><th id="212">212</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="56AddSubRHS" title='AddSubRHS' data-type='llvm::Register' data-ref="56AddSubRHS" data-ref-filename="56AddSubRHS">AddSubRHS</dfn> = <a class="local col5 ref" href="#45ShiftValUseIsLHS" title='ShiftValUseIsLHS' data-ref="45ShiftValUseIsLHS" data-ref-filename="45ShiftValUseIsLHS">ShiftValUseIsLHS</a> ? <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34LHS" title='LHS' data-ref="34LHS" data-ref-filename="34LHS">LHS</a> : <a class="local col4 ref" href="#54ShiftedVal" title='ShiftedVal' data-ref="54ShiftedVal" data-ref-filename="54ShiftedVal">ShiftedVal</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="213">213</th><td>    <em>auto</em> <dfn class="local col7 decl" id="57Res" title='Res' data-type='llvm::MachineInstrBuilder' data-ref="57Res" data-ref-filename="57Res">Res</dfn> = <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col4 ref" href="#44AddSubOpc" title='AddSubOpc' data-ref="44AddSubOpc" data-ref-filename="44AddSubOpc">AddSubOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty" data-ref-filename="37Ty">Ty</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#55AddSubLHS" title='AddSubLHS' data-ref="55AddSubLHS" data-ref-filename="55AddSubLHS">AddSubLHS</a>, <a class="local col6 ref" href="#56AddSubRHS" title='AddSubRHS' data-ref="56AddSubRHS" data-ref-filename="56AddSubRHS">AddSubRHS</a>});</td></tr>
<tr><th id="214">214</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(NegateResult &amp;&amp; TrailingZeroes) &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>           <q>"NegateResult and TrailingZeroes cannot both be true for now."</q>);</td></tr>
<tr><th id="216">216</th><td>    <i>// Negate the result.</i></td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="local col6 ref" href="#46NegateResult" title='NegateResult' data-ref="46NegateResult" data-ref-filename="46NegateResult">NegateResult</a>) {</td></tr>
<tr><th id="218">218</th><td>      <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#52DstReg" title='DstReg' data-ref="52DstReg" data-ref-filename="52DstReg">DstReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty" data-ref-filename="37Ty">Ty</a>, <var>0</var>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res" data-ref-filename="57Res">Res</a>);</td></tr>
<tr><th id="219">219</th><td>      <b>return</b>;</td></tr>
<tr><th id="220">220</th><td>    }</td></tr>
<tr><th id="221">221</th><td>    <i>// Shift the result.</i></td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="local col0 ref" href="#40TrailingZeroes" title='TrailingZeroes' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</a>) {</td></tr>
<tr><th id="223">223</th><td>      <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#52DstReg" title='DstReg' data-ref="52DstReg" data-ref-filename="52DstReg">DstReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res" data-ref-filename="57Res">Res</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="local col0 ref" href="#40TrailingZeroes" title='TrailingZeroes' data-ref="40TrailingZeroes" data-ref-filename="40TrailingZeroes">TrailingZeroes</a>));</td></tr>
<tr><th id="224">224</th><td>      <b>return</b>;</td></tr>
<tr><th id="225">225</th><td>    }</td></tr>
<tr><th id="226">226</th><td>    <a class="local col1 ref" href="#51B" title='B' data-ref="51B" data-ref-filename="51B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#52DstReg" title='DstReg' data-ref="52DstReg" data-ref-filename="52DstReg">DstReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#57Res" title='Res' data-ref="57Res" data-ref-filename="57Res">Res</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="227">227</th><td>  };</td></tr>
<tr><th id="228">228</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>bool</em> <dfn class="decl def fn" id="_Z27applyAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt8functionIFvS5_NS_8RegisterEEE" title='applyAArch64MulConstCombine' data-ref="_Z27applyAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt8functionIFvS5_NS_8RegisterEEE" data-ref-filename="_Z27applyAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt8functionIFvS5_NS_8RegisterEEE">applyAArch64MulConstCombine</dfn>(</td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="59MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="59MRI" data-ref-filename="59MRI">MRI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="60B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="60B" data-ref-filename="60B">B</dfn>,</td></tr>
<tr><th id="233">233</th><td>    <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<em>void</em>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="62B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="62B" data-ref-filename="62B">B</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="63DstReg" title='DstReg' data-type='llvm::Register' data-ref="63DstReg" data-ref-filename="63DstReg">DstReg</dfn>)&gt; &amp;<dfn class="local col1 decl" id="61ApplyFn" title='ApplyFn' data-type='std::function&lt;void (MachineIRBuilder &amp;, Register)&gt; &amp;' data-ref="61ApplyFn" data-ref-filename="61ApplyFn">ApplyFn</dfn>) {</td></tr>
<tr><th id="234">234</th><td>  <a class="local col0 ref" href="#60B" title='B' data-ref="60B" data-ref-filename="60B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a></span>);</td></tr>
<tr><th id="235">235</th><td>  <a class="local col1 ref" href="#61ApplyFn" title='ApplyFn' data-ref="61ApplyFn" data-ref-filename="61ApplyFn">ApplyFn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col0 ref" href="#60B" title='B' data-ref="60B" data-ref-filename="60B">B</a>, <a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</span>;</td></tr>
<tr><th id="236">236</th><td>  <a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</dfn></u></td></tr>
<tr><th id="241">241</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html">"AArch64GenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="242">242</th><td><u>#undef <a class="macro" href="#240" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</a></u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><b>namespace</b> {</td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</dfn></u></td></tr>
<tr><th id="246">246</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html">"AArch64GenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="247">247</th><td><u>#undef <a class="macro" href="#245" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</a></u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo">AArch64PostLegalizerCombinerInfo</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a> {</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::KB' data-type='llvm::GISelKnownBits *' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..KB">KB</dfn>;</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..MDT">MDT</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><b>public</b>:</td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html#(anonymousnamespace)::AArch64GenPostLegalizerCombinerHelperRuleConfig" title='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelperRuleConfig' data-ref="(anonymousnamespace)::AArch64GenPostLegalizerCombinerHelperRuleConfig" data-ref-filename="(anonymousnamespace)..AArch64GenPostLegalizerCombinerHelperRuleConfig">AArch64GenPostLegalizerCombinerHelperRuleConfig</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg' data-type='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelperRuleConfig' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</dfn>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::AArch64PostLegalizerCombinerInfo' data-type='void (anonymous namespace)::AArch64PostLegalizerCombinerInfo::AArch64PostLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, llvm::GISelKnownBits * KB, llvm::MachineDominatorTree * MDT)' data-ref="_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE">AArch64PostLegalizerCombinerInfo</dfn>(<em>bool</em> <dfn class="local col8 decl" id="88EnableOpt" title='EnableOpt' data-type='bool' data-ref="88EnableOpt" data-ref-filename="88EnableOpt">EnableOpt</dfn>, <em>bool</em> <dfn class="local col9 decl" id="89OptSize" title='OptSize' data-type='bool' data-ref="89OptSize" data-ref-filename="89OptSize">OptSize</dfn>, <em>bool</em> <dfn class="local col0 decl" id="90MinSize" title='MinSize' data-type='bool' data-ref="90MinSize" data-ref-filename="90MinSize">MinSize</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="local col1 decl" id="91KB" title='KB' data-type='llvm::GISelKnownBits *' data-ref="91KB" data-ref-filename="91KB">KB</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col2 decl" id="92MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="92MDT" data-ref-filename="92MDT">MDT</dfn>)</td></tr>
<tr><th id="259">259</th><td>      : <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" title='llvm::CombinerInfo::CombinerInfo' data-ref="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" data-ref-filename="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb">(</a><i>/*AllowIllegalOps*/</i> <b>true</b>, <i>/*ShouldLegalizeIllegal*/</i> <b>false</b>,</td></tr>
<tr><th id="260">260</th><td>                     <i>/*LegalizerInfo*/</i> <b>nullptr</b>, <a class="local col8 ref" href="#88EnableOpt" title='EnableOpt' data-ref="88EnableOpt" data-ref-filename="88EnableOpt">EnableOpt</a>, <a class="local col9 ref" href="#89OptSize" title='OptSize' data-ref="89OptSize" data-ref-filename="89OptSize">OptSize</a>, <a class="local col0 ref" href="#90MinSize" title='MinSize' data-ref="90MinSize" data-ref-filename="90MinSize">MinSize</a>),</td></tr>
<tr><th id="261">261</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::KB' data-use='w' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..KB">KB</a>(<a class="local col1 ref" href="#91KB" title='KB' data-ref="91KB" data-ref-filename="91KB">KB</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::MDT' data-use='w' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..MDT">MDT</a>(<a class="local col2 ref" href="#92MDT" title='MDT' data-ref="92MDT" data-ref-filename="92MDT">MDT</a>) {</td></tr>
<tr><th id="262">262</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg' data-use='m' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>.<a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html#_ZN12_GLOBAL__N_147AArch64GenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv" title='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelperRuleConfig::parseCommandLineOption' data-ref="_ZN12_GLOBAL__N_147AArch64GenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv" data-ref-filename="_ZN12_GLOBAL__N_147AArch64GenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv">parseCommandLineOption</a>())</td></tr>
<tr><th id="263">263</th><td>      <a class="ref fn" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Invalid rule identifier"</q>);</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::combine' data-type='bool (anonymous namespace)::AArch64PostLegalizerCombinerInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</a>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col3 decl" id="93Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="93Observer" data-ref-filename="93Observer">Observer</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="94MI" data-ref-filename="94MI">MI</dfn>,</td></tr>
<tr><th id="267">267</th><td>                       <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="95B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="95B" data-ref-filename="95B">B</dfn>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td>};</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo">AArch64PostLegalizerCombinerInfo</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::combine' data-type='bool (anonymous namespace)::AArch64PostLegalizerCombinerInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_132AArch64PostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col6 decl" id="96Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="96Observer" data-ref-filename="96Observer">Observer</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                               <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI" data-ref-filename="97MI">MI</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                               <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="98B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="98B" data-ref-filename="98B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="99LI" title='LI' data-type='const llvm::LegalizerInfo *' data-ref="99LI" data-ref-filename="99LI">LI</dfn> =</td></tr>
<tr><th id="274">274</th><td>      <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv" title='llvm::TargetSubtargetInfo::getLegalizerInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv">getLegalizerInfo</a>();</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> <dfn class="local col0 decl" id="100Helper" title='Helper' data-type='llvm::CombinerHelper' data-ref="100Helper" data-ref-filename="100Helper">Helper</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" title='llvm::CombinerHelper::CombinerHelper' data-ref="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" data-ref-filename="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE">(</a><a class="local col6 ref" href="#96Observer" title='Observer' data-ref="96Observer" data-ref-filename="96Observer">Observer</a>, <a class="local col8 ref" href="#98B" title='B' data-ref="98B" data-ref-filename="98B">B</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::KB' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..KB">KB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::MDT' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..MDT">MDT</a>, <a class="local col9 ref" href="#99LI" title='LI' data-ref="99LI" data-ref-filename="99LI">LI</a>);</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html#(anonymousnamespace)::AArch64GenPostLegalizerCombinerHelper" title='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelper' data-ref="(anonymousnamespace)::AArch64GenPostLegalizerCombinerHelper" data-ref-filename="(anonymousnamespace)..AArch64GenPostLegalizerCombinerHelper">AArch64GenPostLegalizerCombinerHelper</a> <dfn class="local col1 decl" id="101Generated" title='Generated' data-type='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelper' data-ref="101Generated" data-ref-filename="101Generated">Generated</dfn><a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html#_ZN12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelperC1ERKNS_47AArch64GenPostLegalizerCombinerHelperRuleConfigEDpOT_" title='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelper::AArch64GenPostLegalizerCombinerHelper' data-ref="_ZN12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelperC1ERKNS_47AArch64GenPostLegalizerCombinerHelperRuleConfigEDpOT_" data-ref-filename="_ZN12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelperC1ERKNS_47AArch64GenPostLegalizerCombinerHelperRuleConfigEDpOT_">(</a><a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>);</td></tr>
<tr><th id="277">277</th><td>  <b>return</b> <a class="local col1 ref" href="#101Generated" title='Generated' data-ref="101Generated" data-ref-filename="101Generated">Generated</a>.<a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html#_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE" title='(anonymous namespace)::AArch64GenPostLegalizerCombinerHelper::tryCombineAll' data-ref="_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE" data-ref-filename="_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE">tryCombineAll</a>(<span class='refarg'><a class="local col6 ref" href="#96Observer" title='Observer' data-ref="96Observer" data-ref-filename="96Observer">Observer</a></span>, <span class='refarg'><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#98B" title='B' data-ref="98B" data-ref-filename="98B">B</a></span>, <span class='refarg'><a class="local col0 ref" href="#100Helper" title='Helper' data-ref="100Helper" data-ref-filename="100Helper">Helper</a></span>);</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</dfn></u></td></tr>
<tr><th id="281">281</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.html">"AArch64GenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="282">282</th><td><u>#undef <a class="macro" href="#280" data-ref="_M/AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</a></u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="285">285</th><td><b>public</b>:</td></tr>
<tr><th id="286">286</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" title='(anonymous namespace)::AArch64PostLegalizerCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..ID">ID</dfn>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" title='(anonymous namespace)::AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner' data-type='void (anonymous namespace)::AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner(bool IsOptNone = false)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb">AArch64PostLegalizerCombiner</a>(<em>bool</em> <dfn class="local col4 decl" id="124IsOptNone" title='IsOptNone' data-type='bool' data-ref="124IsOptNone" data-ref-filename="124IsOptNone">IsOptNone</dfn> = <b>false</b>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner11getPassNameEv" title='(anonymous namespace)::AArch64PostLegalizerCombiner::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64PostLegalizerCombiner::getPassName() const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64PostLegalizerCombiner"</q>;</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64PostLegalizerCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64PostLegalizerCombiner::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="125MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="125MF" data-ref-filename="125MF">MF</dfn>) override;</td></tr>
<tr><th id="295">295</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64PostLegalizerCombiner::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64PostLegalizerCombiner::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="126AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="126AU" data-ref-filename="126AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><b>private</b>:</td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AArch64PostLegalizerCombiner::IsOptNone' data-type='bool' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..IsOptNone">IsOptNone</dfn>;</td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64PostLegalizerCombiner::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64PostLegalizerCombiner::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="127AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="127AU" data-ref-filename="127AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>  <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="304">304</th><td>  <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="305">305</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a></span>);</td></tr>
<tr><th id="306">306</th><td>  <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;();</td></tr>
<tr><th id="307">307</th><td>  <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;();</td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AArch64PostLegalizerCombiner::IsOptNone' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..IsOptNone">IsOptNone</a>) {</td></tr>
<tr><th id="309">309</th><td>    <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="310">310</th><td>    <a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#127AU" title='AU' data-ref="127AU" data-ref-filename="127AU">AU</a></span>);</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" title='(anonymous namespace)::AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner' data-type='void (anonymous namespace)::AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner(bool IsOptNone = false)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb">AArch64PostLegalizerCombiner</dfn>(<em>bool</em> <dfn class="local col8 decl" id="128IsOptNone" title='IsOptNone' data-type='bool' data-ref="128IsOptNone" data-ref-filename="128IsOptNone">IsOptNone</dfn>)</td></tr>
<tr><th id="316">316</th><td>    : <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" title='(anonymous namespace)::AArch64PostLegalizerCombiner::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..ID">ID</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AArch64PostLegalizerCombiner::IsOptNone' data-use='w' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..IsOptNone">IsOptNone</a>(<a class="local col8 ref" href="#128IsOptNone" title='IsOptNone' data-ref="128IsOptNone" data-ref-filename="128IsOptNone">IsOptNone</a>) {</td></tr>
<tr><th id="317">317</th><td>  <a class="ref fn" href="#346" title='llvm::initializeAArch64PostLegalizerCombinerPass' data-ref="_ZN4llvm42initializeAArch64PostLegalizerCombinerPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm42initializeAArch64PostLegalizerCombinerPassERNS_12PassRegistryE">initializeAArch64PostLegalizerCombinerPass</a>(<span class='refarg'>*<a class="type" href="../../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64PostLegalizerCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64PostLegalizerCombiner::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="129MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="129MF" data-ref-filename="129MF">MF</dfn>) {</td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (<a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF" data-ref-filename="129MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" data-ref-filename="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="322">322</th><td>          <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::FailedISel" title='llvm::MachineFunctionProperties::Property::FailedISel' data-ref="llvm::MachineFunctionProperties::Property::FailedISel" data-ref-filename="llvm..MachineFunctionProperties..Property..FailedISel">FailedISel</a>))</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="324">324</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getProperties().hasProperty(</td></tr>
<tr><th id="325">325</th><td>             MachineFunctionProperties::Property::Legalized) &amp;&amp;</td></tr>
<tr><th id="326">326</th><td>         <q>"Expected a legalized function?"</q>);</td></tr>
<tr><th id="327">327</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="130TPC" title='TPC' data-type='llvm::TargetPassConfig *' data-ref="130TPC" data-ref-filename="130TPC">TPC</dfn> = &amp;<a class="member fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="328">328</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="131F" title='F' data-type='const llvm::Function &amp;' data-ref="131F" data-ref-filename="131F">F</dfn> = <a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF" data-ref-filename="129MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132EnableOpt" title='EnableOpt' data-type='bool' data-ref="132EnableOpt" data-ref-filename="132EnableOpt">EnableOpt</dfn> =</td></tr>
<tr><th id="330">330</th><td>      <a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF" data-ref-filename="129MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a> &amp;&amp; !<a class="member fn" href="../../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#131F" title='F' data-ref="131F" data-ref-filename="131F">F</a>);</td></tr>
<tr><th id="331">331</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="local col3 decl" id="133KB" title='KB' data-type='llvm::GISelKnownBits *' data-ref="133KB" data-ref-filename="133KB">KB</dfn> = &amp;<a class="member fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;().<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE" title='llvm::GISelKnownBitsAnalysis::get' data-ref="_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE">get</a>(<span class='refarg'><a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF" data-ref-filename="129MF">MF</a></span>);</td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col4 decl" id="134MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="134MDT" data-ref-filename="134MDT">MDT</dfn> =</td></tr>
<tr><th id="333">333</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AArch64PostLegalizerCombiner::IsOptNone' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..IsOptNone">IsOptNone</a> ? <b>nullptr</b> : &amp;<a class="member fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="334">334</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombinerInfo">AArch64PostLegalizerCombinerInfo</a> <dfn class="local col5 decl" id="135PCInfo" title='PCInfo' data-type='(anonymous namespace)::AArch64PostLegalizerCombinerInfo' data-ref="135PCInfo" data-ref-filename="135PCInfo">PCInfo</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::AArch64PostLegalizerCombinerInfo::AArch64PostLegalizerCombinerInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE">(</a><a class="local col2 ref" href="#132EnableOpt" title='EnableOpt' data-ref="132EnableOpt" data-ref-filename="132EnableOpt">EnableOpt</a>, <a class="local col1 ref" href="#131F" title='F' data-ref="131F" data-ref-filename="131F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>(),</td></tr>
<tr><th id="335">335</th><td>                                          <a class="local col1 ref" href="#131F" title='F' data-ref="131F" data-ref-filename="131F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>(), <a class="local col3 ref" href="#133KB" title='KB' data-ref="133KB" data-ref-filename="133KB">KB</a>, <a class="local col4 ref" href="#134MDT" title='MDT' data-ref="134MDT" data-ref-filename="134MDT">MDT</a>);</td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#llvm::Combiner" title='llvm::Combiner' data-ref="llvm::Combiner" data-ref-filename="llvm..Combiner">Combiner</a> <dfn class="local col6 decl" id="136C" title='C' data-type='llvm::Combiner' data-ref="136C" data-ref-filename="136C">C</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" title='llvm::Combiner::Combiner' data-ref="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" data-ref-filename="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE">(</a><a class="local col5 ref" href="#135PCInfo" title='PCInfo' data-ref="135PCInfo" data-ref-filename="135PCInfo">PCInfo</a>, <a class="local col0 ref" href="#130TPC" title='TPC' data-ref="130TPC" data-ref-filename="130TPC">TPC</a>);</td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <a class="local col6 ref" href="#136C" title='C' data-ref="136C" data-ref-filename="136C">C</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" title='llvm::Combiner::combineMachineInstrs' data-ref="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" data-ref-filename="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE">combineMachineInstrs</a>(<span class='refarg'><a class="local col9 ref" href="#129MF" title='MF' data-ref="129MF" data-ref-filename="129MF">MF</a></span>, <i>/*CSEInfo*/</i> <b>nullptr</b>);</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" title='(anonymous namespace)::AArch64PostLegalizerCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="341">341</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#51" title="static void *initializeAArch64PostLegalizerCombinerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(AArch64PostLegalizerCombiner, DEBUG_TYPE,</td></tr>
<tr><th id="342">342</th><td>                      <q>"Combine AArch64 MachineInstrs after legalization"</q>, <b>false</b>,</td></tr>
<tr><th id="343">343</th><td>                      <b>false</b>)</td></tr>
<tr><th id="344">344</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#54" title="initializeTargetPassConfigPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(TargetPassConfig)</td></tr>
<tr><th id="345">345</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#54" title="initializeGISelKnownBitsAnalysisPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(GISelKnownBitsAnalysis)</td></tr>
<tr><th id="346">346</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Combine AArch64 MachineInstrs after legalization&quot;, &quot;aarch64-postlegalizer-combiner&quot;, &amp;AArch64PostLegalizerCombiner::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64PostLegalizerCombiner&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64PostLegalizerCombinerPassFlag; void llvm::initializeAArch64PostLegalizerCombinerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64PostLegalizerCombinerPassFlag, initializeAArch64PostLegalizerCombinerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a>, <a class="macro" href="#36" title="&quot;aarch64-postlegalizer-combiner&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="347">347</th><td>                    <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Combine AArch64 MachineInstrs after legalization"</q>, <b>false</b>,</td></tr>
<tr><th id="348">348</th><td>                    <b>false</b>)</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="351">351</th><td><a class="type" href="../../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl def fn" id="_ZN4llvm34createAArch64PostLegalizerCombinerEb" title='llvm::createAArch64PostLegalizerCombiner' data-ref="_ZN4llvm34createAArch64PostLegalizerCombinerEb" data-ref-filename="_ZN4llvm34createAArch64PostLegalizerCombinerEb">createAArch64PostLegalizerCombiner</dfn>(<em>bool</em> <dfn class="local col7 decl" id="137IsOptNone" title='IsOptNone' data-type='bool' data-ref="137IsOptNone" data-ref-filename="137IsOptNone">IsOptNone</dfn>) {</td></tr>
<tr><th id="352">352</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerCombiner" title='(anonymous namespace)::AArch64PostLegalizerCombiner' data-ref="(anonymousnamespace)::AArch64PostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerCombiner">AArch64PostLegalizerCombiner</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" title='(anonymous namespace)::AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner' data-use='c' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb">(</a><a class="local col7 ref" href="#137IsOptNone" title='IsOptNone' data-ref="137IsOptNone" data-ref-filename="137IsOptNone">IsOptNone</a>);</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>