
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+70 (git sha1 0b9bb85, clang 3.4.2 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_formal_tb.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_formal_tb'.
fwrisc_formal_tb.sv:42: Warning: Identifier `\ivalid' is implicitly declared.
fwrisc_formal_tb.sv:61: Warning: Identifier `\dwrite' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_alu.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_comparator.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_comparator'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_dbus_if.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_dbus_if'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_regfile.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_regfile'.
Warning: Blocking assignment to memory in line fwrisc_regfile.sv:43 is handled like a non-blocking assignment.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend.
Parsing formal SystemVerilog input from `fwrisc_formal_arith_checker.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_tracer'.
Successfully finished Verilog frontend.

8. Executing PREP pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \fwrisc_formal_tb
Used module:     \fwrisc
Used module:         \fwrisc_tracer
Used module:         \fwrisc_dbus_if
Used module:         \fwrisc_alu
Used module:         \fwrisc_regfile
Used module:         \fwrisc_comparator

8.1.2. Analyzing design hierarchy..
Top module:  \fwrisc_formal_tb
Used module:     \fwrisc
Used module:         \fwrisc_tracer
Used module:         \fwrisc_dbus_if
Used module:         \fwrisc_alu
Used module:         \fwrisc_regfile
Used module:         \fwrisc_comparator
Removed 0 unused modules.
Module fwrisc_tracer directly or indirectly contains $assert cells -> setting "keep" attribute.
Module fwrisc_formal_tb directly or indirectly contains $assert cells -> setting "keep" attribute.
Module fwrisc directly or indirectly contains $assert cells -> setting "keep" attribute.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1822'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$512_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1820'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$510_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1818'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$508_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1816'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$506_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1814'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$504_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1812'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$502_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1810'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$500_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1808'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$498_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1806'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$496_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1804'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$494_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1802'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$492_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1800'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$490_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1798'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$488_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1796'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$486_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1794'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$484_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1792'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$482_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1790'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$480_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1788'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$478_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1786'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$476_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1784'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$474_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1782'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$472_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1780'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$470_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1778'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$468_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1776'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$466_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1774'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$464_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1772'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$462_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1770'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$460_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1768'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$458_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1766'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$456_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1764'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$454_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1762'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$452_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1760'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$450_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1758'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$448_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1756'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$446_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1754'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$444_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1752'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$442_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1750'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$440_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1748'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$438_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1746'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$436_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1744'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$434_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1742'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$432_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1740'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$430_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1738'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$428_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1736'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$426_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1734'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$424_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1732'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$422_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1730'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$420_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1728'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$418_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1726'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$416_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1724'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$414_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1722'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$412_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1720'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$410_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1718'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$408_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1716'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$406_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1714'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$404_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1712'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$402_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1710'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$400_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1708'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$398_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1706'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$396_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1704'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$394_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1702'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$392_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1700'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$390_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1698'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:96$388_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:86$1696'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:86$323_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:81$1694'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:81$322_EN = 1'0
Found init rule in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:79$1692'.
  Set init value: $formal$fwrisc_formal_arith_checker.sv:79$321_EN = 1'0
Found init rule in `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:15$150'.
  Set init value: \reset = 1'1
Found init rule in `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:14$149'.
  Set init value: \reset_cnt = 4'0000
Found init rule in `\fwrisc.$proc$fwrisc.sv:65$141'.
  Set init value: \instr_counter = 8'00000000
Found init rule in `\fwrisc.$proc$fwrisc.sv:63$140'.
  Set init value: \cycle_counter = 8'00000001

8.2.4. Executing PROC_ARST pass (detect async resets in processes).

8.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1822'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1823
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1820'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$510_EN[0:0]$1821
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1818'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$508_EN[0:0]$1819
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1816'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$506_EN[0:0]$1817
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1814'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$504_EN[0:0]$1815
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1812'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$502_EN[0:0]$1813
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1810'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$500_EN[0:0]$1811
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1808'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$498_EN[0:0]$1809
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1806'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$496_EN[0:0]$1807
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1804'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$494_EN[0:0]$1805
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1802'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$492_EN[0:0]$1803
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1800'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$490_EN[0:0]$1801
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1798'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$488_EN[0:0]$1799
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1796'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$486_EN[0:0]$1797
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1794'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$484_EN[0:0]$1795
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1792'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$482_EN[0:0]$1793
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1790'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$480_EN[0:0]$1791
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1788'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$478_EN[0:0]$1789
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1786'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$476_EN[0:0]$1787
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1784'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$474_EN[0:0]$1785
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1782'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$472_EN[0:0]$1783
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1780'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$470_EN[0:0]$1781
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1778'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$468_EN[0:0]$1779
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1776'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$466_EN[0:0]$1777
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1774'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$464_EN[0:0]$1775
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1772'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$462_EN[0:0]$1773
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1770'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$460_EN[0:0]$1771
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1768'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$458_EN[0:0]$1769
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1766'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$456_EN[0:0]$1767
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1764'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$454_EN[0:0]$1765
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1762'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$452_EN[0:0]$1763
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1760'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$450_EN[0:0]$1761
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1758'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$448_EN[0:0]$1759
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1756'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$446_EN[0:0]$1757
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1754'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$444_EN[0:0]$1755
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1752'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$442_EN[0:0]$1753
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1750'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$440_EN[0:0]$1751
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1748'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$438_EN[0:0]$1749
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1746'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$436_EN[0:0]$1747
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1744'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$434_EN[0:0]$1745
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1742'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$432_EN[0:0]$1743
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1740'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$430_EN[0:0]$1741
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1738'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$428_EN[0:0]$1739
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1736'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$426_EN[0:0]$1737
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1734'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$424_EN[0:0]$1735
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1732'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$422_EN[0:0]$1733
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1730'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$420_EN[0:0]$1731
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1728'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$418_EN[0:0]$1729
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1726'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$416_EN[0:0]$1727
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1724'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$414_EN[0:0]$1725
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1722'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$412_EN[0:0]$1723
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1720'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$410_EN[0:0]$1721
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1718'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$408_EN[0:0]$1719
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1716'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$406_EN[0:0]$1717
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1714'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$404_EN[0:0]$1715
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1712'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$402_EN[0:0]$1713
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1710'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$400_EN[0:0]$1711
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1708'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$398_EN[0:0]$1709
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1706'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$396_EN[0:0]$1707
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1704'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$394_EN[0:0]$1705
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1702'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$392_EN[0:0]$1703
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1700'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$390_EN[0:0]$1701
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1698'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$1699
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:86$1696'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:86$323_EN[0:0]$1697
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:81$1694'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:81$322_EN[0:0]$1695
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:79$1692'.
     1/1: $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$1693
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$512_CHECK[0:0]$1485
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN[0:0]$1489
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_ADDR[31:0]$1487
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$510_EN[0:0]$1475
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$510_CHECK[0:0]$1474
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_EN[0:0]$1478
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_DATA[0:0]$1477
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_ADDR[31:0]$1476
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$508_EN[0:0]$1464
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$508_CHECK[0:0]$1463
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_EN[0:0]$1467
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_DATA[0:0]$1466
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_ADDR[31:0]$1465
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$506_EN[0:0]$1453
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$506_CHECK[0:0]$1452
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_EN[0:0]$1456
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_DATA[0:0]$1455
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_ADDR[31:0]$1454
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$504_EN[0:0]$1442
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$504_CHECK[0:0]$1441
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_EN[0:0]$1445
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_DATA[0:0]$1444
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_ADDR[31:0]$1443
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$502_EN[0:0]$1431
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$502_CHECK[0:0]$1430
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_EN[0:0]$1434
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_DATA[0:0]$1433
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_ADDR[31:0]$1432
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$500_EN[0:0]$1420
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$500_CHECK[0:0]$1419
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_EN[0:0]$1423
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_DATA[0:0]$1422
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_ADDR[31:0]$1421
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$498_EN[0:0]$1409
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$498_CHECK[0:0]$1408
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_EN[0:0]$1412
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_DATA[0:0]$1411
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_ADDR[31:0]$1410
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$496_EN[0:0]$1398
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$496_CHECK[0:0]$1397
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_EN[0:0]$1401
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_DATA[0:0]$1400
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_ADDR[31:0]$1399
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$494_EN[0:0]$1387
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$494_CHECK[0:0]$1386
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_EN[0:0]$1390
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_DATA[0:0]$1389
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_ADDR[31:0]$1388
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$492_EN[0:0]$1376
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$492_CHECK[0:0]$1375
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_EN[0:0]$1379
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_DATA[0:0]$1378
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_ADDR[31:0]$1377
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$490_EN[0:0]$1365
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$490_CHECK[0:0]$1364
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_EN[0:0]$1368
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_DATA[0:0]$1367
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_ADDR[31:0]$1366
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$488_EN[0:0]$1354
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$488_CHECK[0:0]$1353
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_EN[0:0]$1357
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_DATA[0:0]$1356
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_ADDR[31:0]$1355
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$486_EN[0:0]$1343
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$486_CHECK[0:0]$1342
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_EN[0:0]$1346
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_DATA[0:0]$1345
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_ADDR[31:0]$1344
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$484_EN[0:0]$1332
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$484_CHECK[0:0]$1331
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_EN[0:0]$1335
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_DATA[0:0]$1334
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_ADDR[31:0]$1333
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$482_EN[0:0]$1321
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$482_CHECK[0:0]$1320
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_EN[0:0]$1324
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_DATA[0:0]$1323
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_ADDR[31:0]$1322
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$480_EN[0:0]$1310
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$480_CHECK[0:0]$1309
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_EN[0:0]$1313
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_DATA[0:0]$1312
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_ADDR[31:0]$1311
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$478_EN[0:0]$1299
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$478_CHECK[0:0]$1298
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_EN[0:0]$1302
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_DATA[0:0]$1301
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_ADDR[31:0]$1300
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$476_EN[0:0]$1288
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$476_CHECK[0:0]$1287
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_EN[0:0]$1291
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_DATA[0:0]$1290
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_ADDR[31:0]$1289
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$474_EN[0:0]$1277
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$474_CHECK[0:0]$1276
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_EN[0:0]$1280
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_DATA[0:0]$1279
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_ADDR[31:0]$1278
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$472_EN[0:0]$1266
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$472_CHECK[0:0]$1265
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_EN[0:0]$1269
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_DATA[0:0]$1268
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_ADDR[31:0]$1267
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$470_EN[0:0]$1255
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$470_CHECK[0:0]$1254
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_EN[0:0]$1258
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_DATA[0:0]$1257
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_ADDR[31:0]$1256
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$468_EN[0:0]$1244
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$468_CHECK[0:0]$1243
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_EN[0:0]$1247
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_DATA[0:0]$1246
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_ADDR[31:0]$1245
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$466_EN[0:0]$1233
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$466_CHECK[0:0]$1232
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_EN[0:0]$1236
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_DATA[0:0]$1235
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_ADDR[31:0]$1234
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$464_EN[0:0]$1222
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$464_CHECK[0:0]$1221
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_EN[0:0]$1225
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_DATA[0:0]$1224
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_ADDR[31:0]$1223
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$462_EN[0:0]$1211
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$462_CHECK[0:0]$1210
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_EN[0:0]$1214
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_DATA[0:0]$1213
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_ADDR[31:0]$1212
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$460_EN[0:0]$1200
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$460_CHECK[0:0]$1199
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_EN[0:0]$1203
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_DATA[0:0]$1202
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_ADDR[31:0]$1201
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$458_EN[0:0]$1189
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$458_CHECK[0:0]$1188
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_EN[0:0]$1192
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_DATA[0:0]$1191
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_ADDR[31:0]$1190
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$456_EN[0:0]$1178
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$456_CHECK[0:0]$1177
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_EN[0:0]$1181
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_DATA[0:0]$1180
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_ADDR[31:0]$1179
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$454_EN[0:0]$1167
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$454_CHECK[0:0]$1166
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_EN[0:0]$1170
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_DATA[0:0]$1169
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_ADDR[31:0]$1168
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$452_EN[0:0]$1156
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$452_CHECK[0:0]$1155
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_EN[0:0]$1159
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_DATA[0:0]$1158
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_ADDR[31:0]$1157
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$450_EN[0:0]$1145
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$450_CHECK[0:0]$1144
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_EN[0:0]$1148
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_DATA[0:0]$1147
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_ADDR[31:0]$1146
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$448_EN[0:0]$1134
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$448_CHECK[0:0]$1133
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_EN[0:0]$1137
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_DATA[0:0]$1136
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_ADDR[31:0]$1135
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$446_EN[0:0]$1123
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$446_CHECK[0:0]$1122
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_EN[0:0]$1126
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_DATA[0:0]$1125
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_ADDR[31:0]$1124
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$444_EN[0:0]$1112
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$444_CHECK[0:0]$1111
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_EN[0:0]$1115
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_DATA[0:0]$1114
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_ADDR[31:0]$1113
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$442_EN[0:0]$1101
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$442_CHECK[0:0]$1100
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_EN[0:0]$1104
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_DATA[0:0]$1103
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_ADDR[31:0]$1102
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$440_EN[0:0]$1090
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$440_CHECK[0:0]$1089
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_EN[0:0]$1093
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_DATA[0:0]$1092
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_ADDR[31:0]$1091
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$438_EN[0:0]$1079
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$438_CHECK[0:0]$1078
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_EN[0:0]$1082
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_DATA[0:0]$1081
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_ADDR[31:0]$1080
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$436_EN[0:0]$1068
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$436_CHECK[0:0]$1067
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_EN[0:0]$1071
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_DATA[0:0]$1070
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_ADDR[31:0]$1069
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$434_EN[0:0]$1057
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$434_CHECK[0:0]$1056
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_EN[0:0]$1060
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_DATA[0:0]$1059
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_ADDR[31:0]$1058
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$432_EN[0:0]$1046
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$432_CHECK[0:0]$1045
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_EN[0:0]$1049
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_DATA[0:0]$1048
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_ADDR[31:0]$1047
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$430_EN[0:0]$1035
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$430_CHECK[0:0]$1034
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_EN[0:0]$1038
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_DATA[0:0]$1037
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_ADDR[31:0]$1036
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$428_EN[0:0]$1024
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$428_CHECK[0:0]$1023
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_EN[0:0]$1027
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_DATA[0:0]$1026
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_ADDR[31:0]$1025
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$426_EN[0:0]$1013
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$426_CHECK[0:0]$1012
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_EN[0:0]$1016
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_DATA[0:0]$1015
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_ADDR[31:0]$1014
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$424_EN[0:0]$1002
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$424_CHECK[0:0]$1001
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_EN[0:0]$1005
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_DATA[0:0]$1004
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_ADDR[31:0]$1003
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$422_EN[0:0]$991
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$422_CHECK[0:0]$990
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_EN[0:0]$994
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_DATA[0:0]$993
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_ADDR[31:0]$992
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$420_EN[0:0]$980
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$420_CHECK[0:0]$979
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_EN[0:0]$983
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_DATA[0:0]$982
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_ADDR[31:0]$981
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$418_EN[0:0]$969
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$418_CHECK[0:0]$968
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_EN[0:0]$972
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_DATA[0:0]$971
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_ADDR[31:0]$970
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$416_EN[0:0]$958
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$416_CHECK[0:0]$957
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_EN[0:0]$961
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_DATA[0:0]$960
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_ADDR[31:0]$959
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$414_EN[0:0]$947
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$414_CHECK[0:0]$946
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_EN[0:0]$950
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_DATA[0:0]$949
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_ADDR[31:0]$948
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$412_EN[0:0]$936
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$412_CHECK[0:0]$935
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_EN[0:0]$939
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_DATA[0:0]$938
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_ADDR[31:0]$937
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$410_EN[0:0]$925
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$410_CHECK[0:0]$924
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_EN[0:0]$928
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_DATA[0:0]$927
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_ADDR[31:0]$926
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$408_EN[0:0]$914
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$408_CHECK[0:0]$913
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_EN[0:0]$917
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_DATA[0:0]$916
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_ADDR[31:0]$915
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$406_EN[0:0]$903
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$406_CHECK[0:0]$902
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_EN[0:0]$906
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_DATA[0:0]$905
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_ADDR[31:0]$904
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$404_EN[0:0]$892
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$404_CHECK[0:0]$891
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_EN[0:0]$895
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_DATA[0:0]$894
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_ADDR[31:0]$893
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$402_EN[0:0]$881
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$402_CHECK[0:0]$880
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_EN[0:0]$884
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_DATA[0:0]$883
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_ADDR[31:0]$882
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$400_EN[0:0]$870
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$400_CHECK[0:0]$869
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_EN[0:0]$873
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_DATA[0:0]$872
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_ADDR[31:0]$871
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$398_EN[0:0]$859
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$398_CHECK[0:0]$858
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_EN[0:0]$862
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_DATA[0:0]$861
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_ADDR[31:0]$860
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$396_EN[0:0]$848
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$396_CHECK[0:0]$847
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_EN[0:0]$851
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_DATA[0:0]$850
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_ADDR[31:0]$849
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$394_EN[0:0]$837
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$394_CHECK[0:0]$836
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_EN[0:0]$840
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_DATA[0:0]$839
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_ADDR[31:0]$838
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$392_EN[0:0]$826
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$392_CHECK[0:0]$825
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_EN[0:0]$829
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_DATA[0:0]$828
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_ADDR[31:0]$827
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$390_EN[0:0]$815
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$390_CHECK[0:0]$814
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_EN[0:0]$818
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_DATA[0:0]$817
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_ADDR[31:0]$816
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
     1/5: $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804
     2/5: $0$formal$fwrisc_formal_arith_checker.sv:96$388_CHECK[0:0]$803
     3/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_EN[0:0]$807
     4/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_DATA[0:0]$806
     5/5: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_ADDR[31:0]$805
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_ADDR[31:0]$799
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_EN[0:0]$797
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_DATA[0:0]$796
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_ADDR[31:0]$795
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_EN[0:0]$793
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_DATA[0:0]$792
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_ADDR[31:0]$791
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_EN[0:0]$789
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_DATA[0:0]$788
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_ADDR[31:0]$787
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_EN[0:0]$785
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_DATA[0:0]$784
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_ADDR[31:0]$783
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_EN[0:0]$781
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_DATA[0:0]$780
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_ADDR[31:0]$779
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_EN[0:0]$777
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_DATA[0:0]$776
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_ADDR[31:0]$775
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_EN[0:0]$773
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_DATA[0:0]$772
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_ADDR[31:0]$771
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_EN[0:0]$769
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_DATA[0:0]$768
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_ADDR[31:0]$767
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_EN[0:0]$765
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_DATA[0:0]$764
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_ADDR[31:0]$763
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_EN[0:0]$761
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_DATA[0:0]$760
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_ADDR[31:0]$759
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_EN[0:0]$757
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_DATA[0:0]$756
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_ADDR[31:0]$755
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_EN[0:0]$753
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_DATA[0:0]$752
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_ADDR[31:0]$751
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_EN[0:0]$749
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_DATA[0:0]$748
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_ADDR[31:0]$747
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_EN[0:0]$745
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_DATA[0:0]$744
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_ADDR[31:0]$743
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_EN[0:0]$741
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_DATA[0:0]$740
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_ADDR[31:0]$739
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_EN[0:0]$737
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_DATA[0:0]$736
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_ADDR[31:0]$735
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_EN[0:0]$733
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_DATA[0:0]$732
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_ADDR[31:0]$731
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_EN[0:0]$729
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_DATA[0:0]$728
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_ADDR[31:0]$727
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_EN[0:0]$725
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_DATA[0:0]$724
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_ADDR[31:0]$723
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_EN[0:0]$721
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_DATA[0:0]$720
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_ADDR[31:0]$719
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_EN[0:0]$717
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_DATA[0:0]$716
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_ADDR[31:0]$715
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_EN[0:0]$713
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_DATA[0:0]$712
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_ADDR[31:0]$711
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_EN[0:0]$709
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_DATA[0:0]$708
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_ADDR[31:0]$707
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_EN[0:0]$705
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_DATA[0:0]$704
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_ADDR[31:0]$703
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_EN[0:0]$701
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_DATA[0:0]$700
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_ADDR[31:0]$699
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_EN[0:0]$697
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_DATA[0:0]$696
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_ADDR[31:0]$695
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_EN[0:0]$693
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_DATA[0:0]$692
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_ADDR[31:0]$691
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_EN[0:0]$689
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_DATA[0:0]$688
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_ADDR[31:0]$687
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_EN[0:0]$685
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_DATA[0:0]$684
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_ADDR[31:0]$683
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_EN[0:0]$681
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_DATA[0:0]$680
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_ADDR[31:0]$679
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_EN[0:0]$677
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_DATA[0:0]$676
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_ADDR[31:0]$675
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_EN[0:0]$673
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_DATA[0:0]$672
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_ADDR[31:0]$671
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_EN[0:0]$669
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_DATA[0:0]$668
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_ADDR[31:0]$667
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_EN[0:0]$665
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_DATA[0:0]$664
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_ADDR[31:0]$663
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_EN[0:0]$661
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_DATA[0:0]$660
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_ADDR[31:0]$659
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_EN[0:0]$657
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_DATA[0:0]$656
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_ADDR[31:0]$655
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_EN[0:0]$653
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_DATA[0:0]$652
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_ADDR[31:0]$651
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_EN[0:0]$649
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_DATA[0:0]$648
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_ADDR[31:0]$647
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_EN[0:0]$645
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_DATA[0:0]$644
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_ADDR[31:0]$643
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_EN[0:0]$641
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_DATA[0:0]$640
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_ADDR[31:0]$639
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_EN[0:0]$637
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_DATA[0:0]$636
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_ADDR[31:0]$635
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_EN[0:0]$633
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_DATA[0:0]$632
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_ADDR[31:0]$631
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_EN[0:0]$629
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_DATA[0:0]$628
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_ADDR[31:0]$627
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_EN[0:0]$625
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_DATA[0:0]$624
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_ADDR[31:0]$623
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_EN[0:0]$621
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_DATA[0:0]$620
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_ADDR[31:0]$619
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_EN[0:0]$617
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_DATA[0:0]$616
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_ADDR[31:0]$615
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_EN[0:0]$613
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_DATA[0:0]$612
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_ADDR[31:0]$611
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_EN[0:0]$609
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_DATA[0:0]$608
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_ADDR[31:0]$607
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_EN[0:0]$605
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_DATA[0:0]$604
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_ADDR[31:0]$603
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_EN[0:0]$601
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_DATA[0:0]$600
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_ADDR[31:0]$599
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_EN[0:0]$597
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_DATA[0:0]$596
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_ADDR[31:0]$595
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_EN[0:0]$593
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_DATA[0:0]$592
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_ADDR[31:0]$591
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_EN[0:0]$589
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_DATA[0:0]$588
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_ADDR[31:0]$587
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_EN[0:0]$585
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_DATA[0:0]$584
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_ADDR[31:0]$583
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_EN[0:0]$581
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_DATA[0:0]$580
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_ADDR[31:0]$579
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_EN[0:0]$577
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_DATA[0:0]$576
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_ADDR[31:0]$575
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_EN[0:0]$573
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_DATA[0:0]$572
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_ADDR[31:0]$571
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_EN[0:0]$569
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_DATA[0:0]$568
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_ADDR[31:0]$567
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_EN[0:0]$565
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_DATA[0:0]$564
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_ADDR[31:0]$563
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_EN[0:0]$561
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_DATA[0:0]$560
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_ADDR[31:0]$559
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_EN[0:0]$557
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_DATA[0:0]$556
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_ADDR[31:0]$555
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_EN[0:0]$553
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_DATA[0:0]$552
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_ADDR[31:0]$551
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
     1/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549
     2/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_DATA[0:0]$548
     3/3: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_ADDR[31:0]$547
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
     1/7: $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
     2/7: $0$formal$fwrisc_formal_arith_checker.sv:79$321_CHECK[0:0]$530
     3/7: $0$formal$fwrisc_formal_arith_checker.sv:81$322_EN[0:0]$533
     4/7: $0$formal$fwrisc_formal_arith_checker.sv:81$322_CHECK[0:0]$532
     5/7: $0$formal$fwrisc_formal_arith_checker.sv:86$323_EN[0:0]$535
     6/7: $0$formal$fwrisc_formal_arith_checker.sv:86$323_CHECK[0:0]$534
     7/7: $0\ivalid_r[0:0]
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
     1/14: $0\rb_raddr_r[5:0]
     2/14: $0\ra_raddr_r[5:0]
     3/14: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_EN[0:0]$518
     4/14: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_DATA[0:0]$517
     5/14: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_ADDR[5:0]$516
     6/14: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521
     7/14: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_DATA[31:0]$520
     8/14: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_ADDR[5:0]$519
     9/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524
    10/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_DATA[31:0]$523
    11/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_ADDR[5:0]$522
    12/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527
    13/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_DATA[31:0]$526
    14/14: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_ADDR[5:0]$525
Creating decoders for process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
     1/3: $0\rd[5:0]
     2/3: $0\rs2[5:0]
     3/3: $0\rs1[5:0]
Creating decoders for process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:43$187'.
     1/2: $0$memwr$\regs$fwrisc_regfile.sv:43$177_DATA[31:0]$189
     2/2: $0$memwr$\regs$fwrisc_regfile.sv:43$177_ADDR[31:0]$188
Creating decoders for process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
     1/5: $0\rb_raddr_r[5:0]
     2/5: $0\ra_raddr_r[5:0]
     3/5: $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182
     4/5: $0$memwr$\regs$fwrisc_regfile.sv:58$178_DATA[31:0]$181
     5/5: $0$memwr$\regs$fwrisc_regfile.sv:58$178_ADDR[5:0]$180
Creating decoders for process `\fwrisc_dbus_if.$proc$fwrisc_dbus_if.sv:30$174'.
     1/4: $1\dwdata[31:0]
     2/4: $1\dstrb[3:0]
     3/4: $0\dstrb[3:0]
     4/4: $0\dwdata[31:0]
Creating decoders for process `\fwrisc_comparator.$proc$fwrisc_comparator.sv:37$166'.
     1/2: $1\out[0:0]
     2/2: $0\out[0:0]
Creating decoders for process `\fwrisc_alu.$proc$fwrisc_alu.sv:53$161'.
     1/2: $1\out[31:0]
     2/2: $0\out[31:0]
Creating decoders for process `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:15$150'.
     1/1: $1\reset[0:0]
Creating decoders for process `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:14$149'.
     1/1: $1\reset_cnt[3:0]
Creating decoders for process `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:17$142'.
     1/2: $0\reset_cnt[3:0]
     2/2: $0\reset[0:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:65$141'.
     1/1: $1\instr_counter[7:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:63$140'.
     1/1: $1\cycle_counter[7:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:816$126'.
     1/4: $3\misaligned_addr[0:0]
     2/4: $2\misaligned_addr[0:0]
     3/4: $1\misaligned_addr[0:0]
     4/4: $0\misaligned_addr[0:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:791$121'.
     1/3: $2\pc_next[29:0]
     2/3: $1\pc_next[29:0]
     3/3: $0\pc_next[29:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:674$110'.
     1/21: $7\alu_op[2:0]
     2/21: $6\alu_op[2:0]
     3/21: $5\alu_op[2:0]
     4/21: $4\alu_op[2:0]
     5/21: $3\alu_op[2:0]
     6/21: $2\alu_op[2:0]
     7/21: $1\alu_op[2:0]
     8/21: $5\alu_op_b[31:0]
     9/21: $4\alu_op_b[31:0]
    10/21: $3\alu_op_b[31:0]
    11/21: $2\alu_op_b[31:0]
    12/21: $1\alu_op_b[31:0]
    13/21: $6\alu_op_a[31:0]
    14/21: $5\alu_op_a[31:0]
    15/21: $4\alu_op_a[31:0]
    16/21: $3\alu_op_a[31:0]
    17/21: $2\alu_op_a[31:0]
    18/21: $1\alu_op_a[31:0]
    19/21: $0\alu_op[2:0]
    20/21: $0\alu_op_b[31:0]
    21/21: $0\alu_op_a[31:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:632$99'.
     1/2: $1\rd_wen[0:0]
     2/2: $0\rd_wen[0:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:553$93'.
     1/6: $5\rd_wdata[31:0]
     2/6: $4\rd_wdata[31:0]
     3/6: $3\rd_wdata[31:0]
     4/6: $2\rd_wdata[31:0]
     5/6: $1\rd_wdata[31:0]
     6/6: $0\rd_wdata[31:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:535$91'.
     1/4: $3\exc_code[3:0]
     2/4: $2\exc_code[3:0]
     3/4: $1\exc_code[3:0]
     4/4: $0\exc_code[3:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:480$78'.
     1/10: $9\read_data_wb[31:0]
     2/10: $8\read_data_wb[31:0]
     3/10: $7\read_data_wb[31:0]
     4/10: $6\read_data_wb[31:0]
     5/10: $5\read_data_wb[31:0]
     6/10: $4\read_data_wb[31:0]
     7/10: $3\read_data_wb[31:0]
     8/10: $2\read_data_wb[31:0]
     9/10: $1\read_data_wb[31:0]
    10/10: $0\read_data_wb[31:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:371$73'.
     1/25: $8\rd_waddr[5:0]
     2/25: $8\rb_raddr[5:0]
     3/25: $6\ra_raddr[5:0]
     4/25: $7\rd_waddr[5:0]
     5/25: $6\rd_waddr[5:0]
     6/25: $7\rb_raddr[5:0]
     7/25: $5\ra_raddr[5:0]
     8/25: $5\rd_waddr[5:0]
     9/25: $4\rd_waddr[5:0]
    10/25: $6\rb_raddr[5:0]
    11/25: $4\ra_raddr[5:0]
    12/25: $5\rb_raddr[5:0]
    13/25: $3\rd_waddr[5:0]
    14/25: $4\rb_raddr[5:0]
    15/25: $3\ra_raddr[5:0]
    16/25: $3\rb_raddr[5:0]
    17/25: $2\rd_waddr[5:0]
    18/25: $2\rb_raddr[5:0]
    19/25: $2\ra_raddr[5:0]
    20/25: $1\rd_waddr[5:0]
    21/25: $1\rb_raddr[5:0]
    22/25: $1\ra_raddr[5:0]
    23/25: $0\rd_waddr[5:0]
    24/25: $0\rb_raddr[5:0]
    25/25: $0\ra_raddr[5:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:346$68'.
     1/6: $3\comp_op[1:0]
     2/6: $2\comp_op[1:0]
     3/6: $1\comp_op[1:0]
     4/6: $1\comp_op_b[31:0]
     5/6: $0\comp_op[1:0]
     6/6: $0\comp_op_b[31:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:288$62'.
     1/4: $3\csr_addr[5:0]
     2/4: $2\csr_addr[5:0]
     3/4: $1\csr_addr[5:0]
     4/4: $0\csr_addr[5:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:135$52'.
     1/4: $0\shift_amt[4:0]
     2/4: $0\pc[29:0]
     3/4: $0\state[3:0]
     4/4: $0\instr[31:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:74$9'.
     1/1: $0\instr_counter[7:0]
Creating decoders for process `\fwrisc.$proc$fwrisc.sv:66$5'.
     1/1: $0\cycle_counter[7:0]

8.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fwrisc_regfile.$memwr$\regs$fwrisc_regfile.sv:43$177_ADDR' from process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:43$187'.
No latch inferred for signal `\fwrisc_regfile.$memwr$\regs$fwrisc_regfile.sv:43$177_DATA' from process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:43$187'.
No latch inferred for signal `\fwrisc_dbus_if.\dwdata' from process `\fwrisc_dbus_if.$proc$fwrisc_dbus_if.sv:30$174'.
No latch inferred for signal `\fwrisc_dbus_if.\dstrb' from process `\fwrisc_dbus_if.$proc$fwrisc_dbus_if.sv:30$174'.
No latch inferred for signal `\fwrisc_comparator.\out' from process `\fwrisc_comparator.$proc$fwrisc_comparator.sv:37$166'.
No latch inferred for signal `\fwrisc_alu.\out' from process `\fwrisc_alu.$proc$fwrisc_alu.sv:53$161'.
No latch inferred for signal `\fwrisc.\misaligned_addr' from process `\fwrisc.$proc$fwrisc.sv:816$126'.
No latch inferred for signal `\fwrisc.\pc_next' from process `\fwrisc.$proc$fwrisc.sv:791$121'.
No latch inferred for signal `\fwrisc.\alu_op_a' from process `\fwrisc.$proc$fwrisc.sv:674$110'.
No latch inferred for signal `\fwrisc.\alu_op_b' from process `\fwrisc.$proc$fwrisc.sv:674$110'.
No latch inferred for signal `\fwrisc.\alu_op' from process `\fwrisc.$proc$fwrisc.sv:674$110'.
No latch inferred for signal `\fwrisc.\rd_wen' from process `\fwrisc.$proc$fwrisc.sv:632$99'.
No latch inferred for signal `\fwrisc.\rd_wdata' from process `\fwrisc.$proc$fwrisc.sv:553$93'.
No latch inferred for signal `\fwrisc.\exc_code' from process `\fwrisc.$proc$fwrisc.sv:535$91'.
No latch inferred for signal `\fwrisc.\read_data_wb' from process `\fwrisc.$proc$fwrisc.sv:480$78'.
No latch inferred for signal `\fwrisc.\ra_raddr' from process `\fwrisc.$proc$fwrisc.sv:371$73'.
No latch inferred for signal `\fwrisc.\rb_raddr' from process `\fwrisc.$proc$fwrisc.sv:371$73'.
No latch inferred for signal `\fwrisc.\rd_waddr' from process `\fwrisc.$proc$fwrisc.sv:371$73'.
No latch inferred for signal `\fwrisc.\comp_op_b' from process `\fwrisc.$proc$fwrisc.sv:346$68'.
No latch inferred for signal `\fwrisc.\comp_op' from process `\fwrisc.$proc$fwrisc.sv:346$68'.
No latch inferred for signal `\fwrisc.\csr_addr' from process `\fwrisc.$proc$fwrisc.sv:288$62'.

8.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$512_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$512_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$510_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$510_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$508_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$508_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$506_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$506_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$504_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$504_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$502_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$502_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$500_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$500_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$498_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$498_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$496_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$496_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$494_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$494_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$492_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$492_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$490_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$490_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$488_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$488_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$486_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$486_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$484_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$484_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$482_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$482_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$480_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$480_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$478_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$478_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$476_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$476_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$474_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$474_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$472_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$472_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$470_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$470_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$468_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$468_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$466_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$466_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$464_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$464_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$462_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$462_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$460_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$460_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$458_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$458_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$456_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$456_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$454_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$454_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$452_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$452_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$450_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$450_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$448_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$448_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$446_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$446_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$444_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$444_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$442_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$442_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$440_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$440_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$438_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$438_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$436_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$436_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$434_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$434_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$432_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$432_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$430_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$430_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$428_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$428_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$426_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$426_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$424_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$424_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$422_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$422_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$420_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$420_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$418_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$418_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$416_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$416_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$414_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$414_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$412_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$412_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$410_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$410_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$408_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$408_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$406_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$406_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$404_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$404_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$402_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$402_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$400_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$400_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$398_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$398_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$396_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$396_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$394_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$394_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$392_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$392_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$390_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$390_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$388_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:96$388_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
  created $dff cell `$procdff$4787' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
  created $dff cell `$procdff$4788' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
  created $dff cell `$procdff$4789' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
  created $dff cell `$procdff$4790' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
  created $dff cell `$procdff$4791' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
  created $dff cell `$procdff$4792' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
  created $dff cell `$procdff$4793' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
  created $dff cell `$procdff$4794' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
  created $dff cell `$procdff$4795' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
  created $dff cell `$procdff$4796' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
  created $dff cell `$procdff$4797' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
  created $dff cell `$procdff$4798' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
  created $dff cell `$procdff$4799' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
  created $dff cell `$procdff$4800' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
  created $dff cell `$procdff$4801' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
  created $dff cell `$procdff$4802' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
  created $dff cell `$procdff$4803' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
  created $dff cell `$procdff$4804' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
  created $dff cell `$procdff$4805' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
  created $dff cell `$procdff$4806' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
  created $dff cell `$procdff$4807' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
  created $dff cell `$procdff$4808' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
  created $dff cell `$procdff$4809' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
  created $dff cell `$procdff$4810' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
  created $dff cell `$procdff$4811' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
  created $dff cell `$procdff$4812' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
  created $dff cell `$procdff$4813' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
  created $dff cell `$procdff$4814' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
  created $dff cell `$procdff$4815' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
  created $dff cell `$procdff$4816' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
  created $dff cell `$procdff$4817' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
  created $dff cell `$procdff$4818' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
  created $dff cell `$procdff$4819' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
  created $dff cell `$procdff$4820' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
  created $dff cell `$procdff$4821' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
  created $dff cell `$procdff$4822' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
  created $dff cell `$procdff$4823' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
  created $dff cell `$procdff$4824' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
  created $dff cell `$procdff$4825' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
  created $dff cell `$procdff$4826' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
  created $dff cell `$procdff$4827' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
  created $dff cell `$procdff$4828' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
  created $dff cell `$procdff$4829' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
  created $dff cell `$procdff$4830' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
  created $dff cell `$procdff$4831' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
  created $dff cell `$procdff$4832' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
  created $dff cell `$procdff$4833' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
  created $dff cell `$procdff$4834' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
  created $dff cell `$procdff$4835' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
  created $dff cell `$procdff$4836' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
  created $dff cell `$procdff$4837' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
  created $dff cell `$procdff$4838' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
  created $dff cell `$procdff$4839' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
  created $dff cell `$procdff$4840' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
  created $dff cell `$procdff$4841' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
  created $dff cell `$procdff$4842' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
  created $dff cell `$procdff$4843' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
  created $dff cell `$procdff$4844' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
  created $dff cell `$procdff$4845' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
  created $dff cell `$procdff$4846' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
  created $dff cell `$procdff$4847' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
  created $dff cell `$procdff$4848' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
  created $dff cell `$procdff$4849' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
  created $dff cell `$procdff$4850' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
  created $dff cell `$procdff$4851' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
  created $dff cell `$procdff$4852' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
  created $dff cell `$procdff$4853' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
  created $dff cell `$procdff$4854' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
  created $dff cell `$procdff$4855' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
  created $dff cell `$procdff$4856' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
  created $dff cell `$procdff$4857' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
  created $dff cell `$procdff$4858' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
  created $dff cell `$procdff$4859' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
  created $dff cell `$procdff$4860' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
  created $dff cell `$procdff$4861' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
  created $dff cell `$procdff$4862' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
  created $dff cell `$procdff$4863' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
  created $dff cell `$procdff$4864' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
  created $dff cell `$procdff$4865' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
  created $dff cell `$procdff$4866' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
  created $dff cell `$procdff$4867' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
  created $dff cell `$procdff$4868' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
  created $dff cell `$procdff$4869' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
  created $dff cell `$procdff$4870' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
  created $dff cell `$procdff$4871' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
  created $dff cell `$procdff$4872' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
  created $dff cell `$procdff$4873' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
  created $dff cell `$procdff$4874' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
  created $dff cell `$procdff$4875' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
  created $dff cell `$procdff$4876' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
  created $dff cell `$procdff$4877' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
  created $dff cell `$procdff$4878' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
  created $dff cell `$procdff$4879' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
  created $dff cell `$procdff$4880' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
  created $dff cell `$procdff$4881' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\ivalid_r' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4882' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:79$321_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4883' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:79$321_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4884' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:81$322_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4885' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:81$322_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4886' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:86$323_CHECK' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4887' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$formal$fwrisc_formal_arith_checker.sv:86$323_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
  created $dff cell `$procdff$4888' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\ra_raddr_r' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4889' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\rb_raddr_r' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4890' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4891' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4892' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4893' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4894' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4895' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4896' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4897' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4898' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4899' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_ADDR' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4900' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_DATA' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4901' with positive edge clock.
Creating register for signal `\fwrisc_tracer.$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
  created $dff cell `$procdff$4902' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\rs1' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
  created $dff cell `$procdff$4903' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\rs2' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
  created $dff cell `$procdff$4904' with positive edge clock.
Creating register for signal `\fwrisc_tracer.\rd' using process `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
  created $dff cell `$procdff$4905' with positive edge clock.
Creating register for signal `\fwrisc_regfile.\ra_raddr_r' using process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
  created $dff cell `$procdff$4906' with positive edge clock.
Creating register for signal `\fwrisc_regfile.\rb_raddr_r' using process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
  created $dff cell `$procdff$4907' with positive edge clock.
Creating register for signal `\fwrisc_regfile.$memwr$\regs$fwrisc_regfile.sv:58$178_ADDR' using process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
  created $dff cell `$procdff$4908' with positive edge clock.
Creating register for signal `\fwrisc_regfile.$memwr$\regs$fwrisc_regfile.sv:58$178_DATA' using process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
  created $dff cell `$procdff$4909' with positive edge clock.
Creating register for signal `\fwrisc_regfile.$memwr$\regs$fwrisc_regfile.sv:58$178_EN' using process `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
  created $dff cell `$procdff$4910' with positive edge clock.
Creating register for signal `\fwrisc_formal_tb.\reset' using process `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:17$142'.
  created $dff cell `$procdff$4911' with positive edge clock.
Creating register for signal `\fwrisc_formal_tb.\reset_cnt' using process `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:17$142'.
  created $dff cell `$procdff$4912' with positive edge clock.
Creating register for signal `\fwrisc.\instr' using process `\fwrisc.$proc$fwrisc.sv:135$52'.
  created $dff cell `$procdff$4913' with positive edge clock.
Creating register for signal `\fwrisc.\state' using process `\fwrisc.$proc$fwrisc.sv:135$52'.
  created $dff cell `$procdff$4914' with positive edge clock.
Creating register for signal `\fwrisc.\pc' using process `\fwrisc.$proc$fwrisc.sv:135$52'.
  created $dff cell `$procdff$4915' with positive edge clock.
Creating register for signal `\fwrisc.\shift_amt' using process `\fwrisc.$proc$fwrisc.sv:135$52'.
  created $dff cell `$procdff$4916' with positive edge clock.
Creating register for signal `\fwrisc.\instr_counter' using process `\fwrisc.$proc$fwrisc.sv:74$9'.
  created $dff cell `$procdff$4917' with positive edge clock.
Creating register for signal `\fwrisc.\cycle_counter' using process `\fwrisc.$proc$fwrisc.sv:66$5'.
  created $dff cell `$procdff$4918' with positive edge clock.

8.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1822'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1820'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1818'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1816'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1814'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1812'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1810'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1808'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1806'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1804'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1802'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1800'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1798'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1796'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1794'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1792'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1790'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1788'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1786'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1784'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1782'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1780'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1778'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1776'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1774'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1772'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1770'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1768'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1766'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1764'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1762'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1760'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1758'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1756'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1754'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1752'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1750'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1748'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1746'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1744'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1742'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1740'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1738'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1736'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1734'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1732'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1730'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1728'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1726'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1724'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1722'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1720'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1718'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1716'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1714'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1712'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1710'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1708'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1706'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1704'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1702'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1700'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:96$1698'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:86$1696'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:81$1694'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:79$1692'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1484'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1473'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1462'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1451'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1440'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1429'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1418'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1407'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1396'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1385'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1374'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1363'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1352'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1341'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1330'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1319'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1308'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1297'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1286'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1275'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1264'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1253'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1242'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1231'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1220'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1209'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1198'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1187'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1176'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1165'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1154'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1143'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1132'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1121'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1110'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1099'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1088'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1077'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1066'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1055'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1044'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1033'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1022'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1011'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$1000'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$989'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$978'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$967'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$956'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$945'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$934'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$923'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$912'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$901'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$890'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$879'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$868'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$857'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$846'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$835'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$824'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$813'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:94$802'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$798'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$794'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$790'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$786'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$782'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$778'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$774'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$770'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$766'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$762'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$758'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$754'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$750'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$746'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$742'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$738'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$734'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$730'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$726'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$722'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$718'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$714'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$710'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$706'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$702'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$698'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$694'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$690'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$686'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$682'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$678'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$674'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$670'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$666'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$662'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$658'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$654'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$650'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$646'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$642'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$638'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$634'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$630'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$626'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$622'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$618'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$614'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$610'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$606'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$602'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$598'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$594'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$590'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$586'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$582'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$578'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$574'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$570'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$566'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$562'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$558'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$554'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$550'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:41$546'.
Found and cleaned up 3 empty switches in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:72$529'.
Found and cleaned up 2 empty switches in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:57$515'.
Found and cleaned up 1 empty switch in `\fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
Removing empty process `fwrisc_tracer.$proc$fwrisc_formal_arith_checker.sv:46$514'.
Removing empty process `fwrisc_regfile.$proc$fwrisc_regfile.sv:43$187'.
Found and cleaned up 1 empty switch in `\fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
Removing empty process `fwrisc_regfile.$proc$fwrisc_regfile.sv:54$179'.
Found and cleaned up 1 empty switch in `\fwrisc_dbus_if.$proc$fwrisc_dbus_if.sv:30$174'.
Removing empty process `fwrisc_dbus_if.$proc$fwrisc_dbus_if.sv:30$174'.
Found and cleaned up 1 empty switch in `\fwrisc_comparator.$proc$fwrisc_comparator.sv:37$166'.
Removing empty process `fwrisc_comparator.$proc$fwrisc_comparator.sv:37$166'.
Found and cleaned up 1 empty switch in `\fwrisc_alu.$proc$fwrisc_alu.sv:53$161'.
Removing empty process `fwrisc_alu.$proc$fwrisc_alu.sv:53$161'.
Removing empty process `fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:15$150'.
Removing empty process `fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:14$149'.
Found and cleaned up 1 empty switch in `\fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:17$142'.
Removing empty process `fwrisc_formal_tb.$proc$fwrisc_formal_tb.sv:17$142'.
Removing empty process `fwrisc.$proc$fwrisc.sv:65$141'.
Removing empty process `fwrisc.$proc$fwrisc.sv:63$140'.
Found and cleaned up 3 empty switches in `\fwrisc.$proc$fwrisc.sv:816$126'.
Removing empty process `fwrisc.$proc$fwrisc.sv:816$126'.
Found and cleaned up 2 empty switches in `\fwrisc.$proc$fwrisc.sv:791$121'.
Removing empty process `fwrisc.$proc$fwrisc.sv:791$121'.
Found and cleaned up 18 empty switches in `\fwrisc.$proc$fwrisc.sv:674$110'.
Removing empty process `fwrisc.$proc$fwrisc.sv:674$110'.
Found and cleaned up 1 empty switch in `\fwrisc.$proc$fwrisc.sv:632$99'.
Removing empty process `fwrisc.$proc$fwrisc.sv:632$99'.
Found and cleaned up 5 empty switches in `\fwrisc.$proc$fwrisc.sv:553$93'.
Removing empty process `fwrisc.$proc$fwrisc.sv:553$93'.
Found and cleaned up 3 empty switches in `\fwrisc.$proc$fwrisc.sv:535$91'.
Removing empty process `fwrisc.$proc$fwrisc.sv:535$91'.
Found and cleaned up 9 empty switches in `\fwrisc.$proc$fwrisc.sv:480$78'.
Removing empty process `fwrisc.$proc$fwrisc.sv:480$78'.
Found and cleaned up 10 empty switches in `\fwrisc.$proc$fwrisc.sv:371$73'.
Removing empty process `fwrisc.$proc$fwrisc.sv:371$73'.
Found and cleaned up 4 empty switches in `\fwrisc.$proc$fwrisc.sv:346$68'.
Removing empty process `fwrisc.$proc$fwrisc.sv:346$68'.
Found and cleaned up 3 empty switches in `\fwrisc.$proc$fwrisc.sv:288$62'.
Removing empty process `fwrisc.$proc$fwrisc.sv:288$62'.
Found and cleaned up 16 empty switches in `\fwrisc.$proc$fwrisc.sv:135$52'.
Removing empty process `fwrisc.$proc$fwrisc.sv:135$52'.
Found and cleaned up 2 empty switches in `\fwrisc.$proc$fwrisc.sv:74$9'.
Removing empty process `fwrisc.$proc$fwrisc.sv:74$9'.
Found and cleaned up 1 empty switch in `\fwrisc.$proc$fwrisc.sv:66$5'.
Removing empty process `fwrisc.$proc$fwrisc.sv:66$5'.
Cleaned up 215 empty switches.

8.3. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:61$528' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:73$536' (1) in module `\fwrisc_tracer' with constant driver `$eq$fwrisc_formal_arith_checker.sv:73$536_Y = \reset'.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:79$538' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:81$539' (1) in module `\fwrisc_tracer' with constant driver `$eq$fwrisc_formal_arith_checker.sv:81$539_Y = \ivalid_r'.
Replacing $ne cell `$ne$fwrisc_formal_arith_checker.sv:84$540' in module `fwrisc_tracer' with $logic_not.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$808' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$819' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$830' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$841' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$852' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$863' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$874' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$885' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$896' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$907' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$918' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$929' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$940' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$951' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$962' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$973' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$984' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$995' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1006' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1017' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1028' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1039' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1050' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1061' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1072' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1083' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1094' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1105' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1116' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1127' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1138' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1149' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1160' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1171' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1182' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1193' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1204' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1215' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1226' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1237' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1248' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1259' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1270' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1281' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1292' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1303' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1314' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1325' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1336' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1347' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1358' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1369' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1380' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1391' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1402' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1413' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1424' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1435' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1446' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1457' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1468' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1479' in module `fwrisc_tracer' with inverter.
Replacing $eq cell `$eq$fwrisc_formal_arith_checker.sv:95$1490' in module `fwrisc_tracer' with inverter.
Optimizing away select inverter for $mux cell `$procmux$3382' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3388' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3394' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3400' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3406' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3412' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3415' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3418' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3421' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3424' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3427' in module `fwrisc_tracer'.
Optimizing away select inverter for $mux cell `$procmux$3430' in module `fwrisc_tracer'.
Replacing $eq cell `$procmux$3453_CMP0' in module `fwrisc_dbus_if' with $logic_not.
Replacing $eq cell `$procmux$3457_CMP0' in module `fwrisc_dbus_if' with $logic_not.
Replacing $eq cell `$procmux$3461_CMP0' in module `fwrisc_comparator' with $logic_not.
Replacing $eq cell `$eq$fwrisc_alu.sv:40$155' in module `fwrisc_alu' with $logic_not.
Replacing $shl cell `$shl$fwrisc_alu.sv:60$162' (B=1, SHR=-1) in module `fwrisc_alu' with fixed wiring: { \op_a [30:0] 1'0 }
Replacing $shr cell `$shr$fwrisc_alu.sv:61$163' (B=1, SHR=1) in module `fwrisc_alu' with fixed wiring: { 1'0 \op_a [31:1] }
Replacing $sshr cell `$sshr$fwrisc_alu.sv:62$164' (B=1, SHR=1) in module `fwrisc_alu' with fixed wiring: { \op_a [31] \op_a [31:1] }
Replacing $eq cell `$procmux$3468_CMP0' in module `fwrisc_alu' with $logic_not.
Replacing $eq cell `$eq$fwrisc.sv:58$2' in module `fwrisc' with $logic_not.
Replacing $eq cell `$eq$fwrisc.sv:92$16' in module `fwrisc' with $logic_not.
Replacing $eq cell `$eq$fwrisc.sv:291$63' in module `fwrisc' with $logic_not.
Replacing $eq cell `$eq$fwrisc.sv:461$76' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3485_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3549_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3564_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3699_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3815_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3817_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3827_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3838_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3848_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3850_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3857_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3859_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$3863_CMP0' in module `fwrisc' with $logic_not.
Replacing $eq cell `$procmux$4211_CMP0' in module `fwrisc' with $logic_not.

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_tracer..
  removing unused `$not' cell `$eq$fwrisc_formal_arith_checker.sv:61$528'.
  removed 1139 unused temporary wires.
Finding unused cells or wires in module \fwrisc_regfile..
  removed 14 unused temporary wires.
Finding unused cells or wires in module \fwrisc_dbus_if..
  removed 8 unused temporary wires.
Finding unused cells or wires in module \fwrisc_comparator..
  removed 3 unused temporary wires.
Finding unused cells or wires in module \fwrisc_alu..
  removed 10 unused temporary wires.
Finding unused cells or wires in module \fwrisc_formal_tb..
  removed 10 unused temporary wires.
Finding unused cells or wires in module \fwrisc..
  removing unused `$eq' cell `$eq$fwrisc.sv:91$15'.
  removing unused non-port wire \zero.
  removing unused non-port wire \CSR_tmp.
  removing unused non-port wire \CSR_MINSTRH.
  removing unused non-port wire \CSR_MCYCLEH.
  removing unused non-port wire \CSR_MINSTR.
  removing unused non-port wire \CSR_MCYCLE.
  removing unused non-port wire \CSR_MTVAL.
  removing unused non-port wire \CSR_MCAUSE.
  removing unused non-port wire \CSR_MEPC.
  removing unused non-port wire \CSR_MTVEC.
  removing unused non-port wire \op_fence.
  removed 278 unused temporary wires.
Removed 2 unused cells and 1462 unused wires.

8.5. Executing CHECK pass (checking for obvious problems).
checking module fwrisc..
checking module fwrisc_alu..
checking module fwrisc_comparator..
checking module fwrisc_dbus_if..
checking module fwrisc_formal_tb..
checking module fwrisc_regfile..
checking module fwrisc_tracer..
found and reported 0 problems.

8.6. Executing OPT pass (performing simple optimizations).

8.6.1. Executing OPT_EXPR pass (perform const folding).

8.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
  Cell `$eq$fwrisc.sv:837$134' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $eq$fwrisc.sv:837$134_Y = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$eq$fwrisc.sv:837$134' from module `\fwrisc'.
  Cell `$eq$fwrisc.sv:839$137' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: \exec_state = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$eq$fwrisc.sv:839$137' from module `\fwrisc'.
  Cell `$eq$fwrisc.sv:96$24' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $eq$fwrisc.sv:96$24_Y = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$eq$fwrisc.sv:96$24' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:111$43' is identical to cell `$logic_and$fwrisc.sv:108$40'.
    Redirecting output \Y: $logic_and$fwrisc.sv:111$43_Y = $logic_and$fwrisc.sv:108$40_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:111$43' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:147$54' is identical to cell `$logic_and$fwrisc.sv:141$53'.
    Redirecting output \Y: $logic_and$fwrisc.sv:147$54_Y = $logic_and$fwrisc.sv:141$53_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:147$54' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:830$132' is identical to cell `$logic_and$fwrisc.sv:792$123'.
    Redirecting output \Y: $logic_and$fwrisc.sv:830$132_Y = $logic_and$fwrisc.sv:792$123_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:830$132' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:861$139' is identical to cell `$logic_and$fwrisc.sv:193$55'.
    Redirecting output \Y: $logic_and$fwrisc.sv:861$139_Y = $logic_and$fwrisc.sv:193$55_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:861$139' from module `\fwrisc'.
  Cell `$logic_not$fwrisc.sv:492$81' is identical to cell `$logic_not$fwrisc.sv:485$79'.
    Redirecting output \Y: $logic_not$fwrisc.sv:492$81_Y = $logic_not$fwrisc.sv:485$79_Y
    Removing $logic_not cell `$logic_not$fwrisc.sv:492$81' from module `\fwrisc'.
  Cell `$logic_not$fwrisc.sv:499$83' is identical to cell `$logic_not$fwrisc.sv:485$79'.
    Redirecting output \Y: $logic_not$fwrisc.sv:499$83_Y = $logic_not$fwrisc.sv:485$79_Y
    Removing $logic_not cell `$logic_not$fwrisc.sv:499$83' from module `\fwrisc'.
  Cell `$logic_not$fwrisc.sv:506$85' is identical to cell `$logic_not$fwrisc.sv:485$79'.
    Redirecting output \Y: $logic_not$fwrisc.sv:506$85_Y = $logic_not$fwrisc.sv:485$79_Y
    Removing $logic_not cell `$logic_not$fwrisc.sv:506$85' from module `\fwrisc'.
  Cell `$logic_not$fwrisc.sv:516$87' is identical to cell `$logic_not$fwrisc.sv:485$79'.
    Redirecting output \Y: $logic_not$fwrisc.sv:516$87_Y = $logic_not$fwrisc.sv:485$79_Y
    Removing $logic_not cell `$logic_not$fwrisc.sv:516$87' from module `\fwrisc'.
  Cell `$logic_not$fwrisc.sv:522$89' is identical to cell `$logic_not$fwrisc.sv:485$79'.
    Redirecting output \Y: $logic_not$fwrisc.sv:522$89_Y = $logic_not$fwrisc.sv:485$79_Y
    Removing $logic_not cell `$logic_not$fwrisc.sv:522$89' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:619$96' is identical to cell `$logic_or$fwrisc.sv:352$69'.
    Redirecting output \Y: $logic_or$fwrisc.sv:619$96_Y = $logic_or$fwrisc.sv:352$69_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:619$96' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:726$117' is identical to cell `$logic_or$fwrisc.sv:352$69'.
    Redirecting output \Y: $logic_or$fwrisc.sv:726$117_Y = $logic_or$fwrisc.sv:352$69_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:726$117' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:792$122' is identical to cell `$logic_or$fwrisc.sv:617$95'.
    Redirecting output \Y: $logic_or$fwrisc.sv:792$122_Y = $logic_or$fwrisc.sv:617$95_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:792$122' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:830$131' is identical to cell `$logic_or$fwrisc.sv:617$95'.
    Redirecting output \Y: $logic_or$fwrisc.sv:830$131_Y = $logic_or$fwrisc.sv:617$95_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:830$131' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:830$133' is identical to cell `$logic_or$fwrisc.sv:792$124'.
    Redirecting output \Y: $logic_or$fwrisc.sv:830$133_Y = $logic_or$fwrisc.sv:792$124_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:830$133' from module `\fwrisc'.
  Cell `$logic_or$fwrisc.sv:99$29' is identical to cell `$logic_or$fwrisc.sv:817$127'.
    Redirecting output \Y: \op_ld_st = $logic_or$fwrisc.sv:817$127_Y
    Removing $logic_or cell `$logic_or$fwrisc.sv:99$29' from module `\fwrisc'.
  Cell `$procmux$3484_CMP0' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $procmux$3484_CMP = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$procmux$3484_CMP0' from module `\fwrisc'.
  Cell `$procmux$3522_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3522_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3522_CMP0' from module `\fwrisc'.
  Cell `$procmux$3535_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3535_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3535_CMP0' from module `\fwrisc'.
  Cell `$procmux$3553_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3553_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3553_CMP0' from module `\fwrisc'.
  Cell `$procmux$3564_CMP0' is identical to cell `$procmux$3549_CMP0'.
    Redirecting output \Y: $procmux$3564_CMP = $procmux$3549_CMP
    Removing $logic_not cell `$procmux$3564_CMP0' from module `\fwrisc'.
  Cell `$procmux$3568_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3568_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3568_CMP0' from module `\fwrisc'.
  Cell `$procmux$3578_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3578_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3578_CMP0' from module `\fwrisc'.
  Cell `$procmux$3582_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3582_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3582_CMP0' from module `\fwrisc'.
  Cell `$procmux$3584_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3584_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3584_CMP1' from module `\fwrisc'.
  Cell `$procmux$3585_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3585_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3585_CMP0' from module `\fwrisc'.
  Cell `$procmux$3600_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3600_CMP [0] = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3600_CMP0' from module `\fwrisc'.
  Cell `$procmux$3600_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3600_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3600_CMP1' from module `\fwrisc'.
  Cell `$procmux$3612_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3612_CMP [0] = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3612_CMP0' from module `\fwrisc'.
  Cell `$procmux$3612_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3612_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3612_CMP1' from module `\fwrisc'.
  Cell `$procmux$3621_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3621_CMP [0] = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3621_CMP0' from module `\fwrisc'.
  Cell `$procmux$3621_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3621_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3621_CMP1' from module `\fwrisc'.
  Cell `$procmux$3627_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3627_CMP [0] = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3627_CMP0' from module `\fwrisc'.
  Cell `$procmux$3627_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3627_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3627_CMP1' from module `\fwrisc'.
  Cell `$procmux$3630_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3630_CMP [0] = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3630_CMP0' from module `\fwrisc'.
  Cell `$procmux$3630_CMP1' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3630_CMP [1] = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3630_CMP1' from module `\fwrisc'.
  Cell `$procmux$3645_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3645_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3645_CMP0' from module `\fwrisc'.
  Cell `$procmux$3646_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3646_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3646_CMP0' from module `\fwrisc'.
  Cell `$procmux$3647_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3647_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3647_CMP0' from module `\fwrisc'.
  Cell `$procmux$3659_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3659_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3659_CMP0' from module `\fwrisc'.
  Cell `$procmux$3660_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3660_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3660_CMP0' from module `\fwrisc'.
  Cell `$procmux$3661_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3661_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3661_CMP0' from module `\fwrisc'.
  Cell `$procmux$3670_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3670_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3670_CMP0' from module `\fwrisc'.
  Cell `$procmux$3671_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3671_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3671_CMP0' from module `\fwrisc'.
  Cell `$procmux$3672_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3672_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3672_CMP0' from module `\fwrisc'.
  Cell `$procmux$3678_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3678_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3678_CMP0' from module `\fwrisc'.
  Cell `$procmux$3679_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3679_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3679_CMP0' from module `\fwrisc'.
  Cell `$procmux$3680_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3680_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3680_CMP0' from module `\fwrisc'.
  Cell `$procmux$3688_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3688_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3688_CMP0' from module `\fwrisc'.
  Cell `$procmux$3691_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3691_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3691_CMP0' from module `\fwrisc'.
  Cell `$procmux$3692_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3692_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3692_CMP0' from module `\fwrisc'.
  Cell `$procmux$3693_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3693_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3693_CMP0' from module `\fwrisc'.
  Cell `$procmux$3696_CMP0' is identical to cell `$procmux$3581_CMP1'.
    Redirecting output \Y: $procmux$3696_CMP = $procmux$3581_CMP [1]
    Removing $eq cell `$procmux$3696_CMP0' from module `\fwrisc'.
  Cell `$procmux$3697_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3697_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3697_CMP0' from module `\fwrisc'.
  Cell `$procmux$3698_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$3698_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$3698_CMP0' from module `\fwrisc'.
  Cell `$procmux$3699_CMP0' is identical to cell `$eq$fwrisc.sv:58$2'.
    Redirecting output \Y: $procmux$3699_CMP [0] = $eq$fwrisc.sv:58$2_Y
    Removing $logic_not cell `$procmux$3699_CMP0' from module `\fwrisc'.
  Cell `$procmux$3712_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3712_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3712_CMP0' from module `\fwrisc'.
  Cell `$procmux$3713_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3713_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3713_CMP0' from module `\fwrisc'.
  Cell `$procmux$3714_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3714_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3714_CMP0' from module `\fwrisc'.
  Cell `$procmux$3725_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3725_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$3725_CMP0' from module `\fwrisc'.
  Cell `$procmux$3726_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3726_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3726_CMP0' from module `\fwrisc'.
  Cell `$procmux$3727_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3727_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3727_CMP0' from module `\fwrisc'.
  Cell `$procmux$3728_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3728_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3728_CMP0' from module `\fwrisc'.
  Cell `$procmux$3729_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3729_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3729_CMP0' from module `\fwrisc'.
  Cell `$procmux$3730_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3730_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3730_CMP0' from module `\fwrisc'.
  Cell `$procmux$3739_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3739_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$3739_CMP0' from module `\fwrisc'.
  Cell `$procmux$3740_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3740_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3740_CMP0' from module `\fwrisc'.
  Cell `$procmux$3741_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3741_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3741_CMP0' from module `\fwrisc'.
  Cell `$procmux$3742_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3742_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3742_CMP0' from module `\fwrisc'.
  Cell `$procmux$3743_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3743_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3743_CMP0' from module `\fwrisc'.
  Cell `$procmux$3744_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3744_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3744_CMP0' from module `\fwrisc'.
  Cell `$procmux$3750_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3750_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$3750_CMP0' from module `\fwrisc'.
  Cell `$procmux$3751_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3751_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3751_CMP0' from module `\fwrisc'.
  Cell `$procmux$3752_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3752_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3752_CMP0' from module `\fwrisc'.
  Cell `$procmux$3753_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3753_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3753_CMP0' from module `\fwrisc'.
  Cell `$procmux$3754_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3754_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3754_CMP0' from module `\fwrisc'.
  Cell `$procmux$3755_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3755_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3755_CMP0' from module `\fwrisc'.
  Cell `$procmux$3758_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3758_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$3758_CMP0' from module `\fwrisc'.
  Cell `$procmux$3759_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3759_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3759_CMP0' from module `\fwrisc'.
  Cell `$procmux$3760_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3760_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3760_CMP0' from module `\fwrisc'.
  Cell `$procmux$3761_CMP0' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$3761_CMP = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$3761_CMP0' from module `\fwrisc'.
  Cell `$procmux$3762_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3762_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3762_CMP0' from module `\fwrisc'.
  Cell `$procmux$3763_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3763_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3763_CMP0' from module `\fwrisc'.
  Cell `$procmux$3790_CMP0' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $procmux$3790_CMP = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$procmux$3790_CMP0' from module `\fwrisc'.
  Cell `$procmux$3799_CMP0' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $procmux$3799_CMP = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$procmux$3799_CMP0' from module `\fwrisc'.
  Cell `$procmux$3805_CMP0' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $procmux$3805_CMP = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$procmux$3805_CMP0' from module `\fwrisc'.
  Cell `$procmux$3817_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3817_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3817_CMP0' from module `\fwrisc'.
  Cell `$procmux$3825_CMP0' is identical to cell `$procmux$3813_CMP0'.
    Redirecting output \Y: $procmux$3825_CMP = $procmux$3813_CMP
    Removing $eq cell `$procmux$3825_CMP0' from module `\fwrisc'.
  Cell `$procmux$3827_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3827_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3827_CMP0' from module `\fwrisc'.
  Cell `$procmux$3836_CMP0' is identical to cell `$procmux$3814_CMP0'.
    Redirecting output \Y: $procmux$3836_CMP = $procmux$3814_CMP
    Removing $eq cell `$procmux$3836_CMP0' from module `\fwrisc'.
  Cell `$procmux$3838_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3838_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3838_CMP0' from module `\fwrisc'.
  Cell `$procmux$3848_CMP0' is identical to cell `$procmux$3815_CMP0'.
    Redirecting output \Y: $procmux$3848_CMP = $procmux$3815_CMP
    Removing $logic_not cell `$procmux$3848_CMP0' from module `\fwrisc'.
  Cell `$procmux$3850_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3850_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3850_CMP0' from module `\fwrisc'.
  Cell `$procmux$3855_CMP0' is identical to cell `$procmux$3813_CMP0'.
    Redirecting output \Y: $procmux$3855_CMP = $procmux$3813_CMP
    Removing $eq cell `$procmux$3855_CMP0' from module `\fwrisc'.
  Cell `$procmux$3856_CMP0' is identical to cell `$procmux$3814_CMP0'.
    Redirecting output \Y: $procmux$3856_CMP = $procmux$3814_CMP
    Removing $eq cell `$procmux$3856_CMP0' from module `\fwrisc'.
  Cell `$procmux$3857_CMP0' is identical to cell `$procmux$3815_CMP0'.
    Redirecting output \Y: $procmux$3857_CMP = $procmux$3815_CMP
    Removing $logic_not cell `$procmux$3857_CMP0' from module `\fwrisc'.
  Cell `$procmux$3859_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3859_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3859_CMP0' from module `\fwrisc'.
  Cell `$procmux$3862_CMP0' is identical to cell `$eq$fwrisc.sv:95$22'.
    Redirecting output \Y: $procmux$3862_CMP = $eq$fwrisc.sv:95$22_Y
    Removing $eq cell `$procmux$3862_CMP0' from module `\fwrisc'.
  Cell `$procmux$3863_CMP0' is identical to cell `$procmux$3485_CMP0'.
    Redirecting output \Y: $procmux$3863_CMP = $procmux$3485_CMP
    Removing $logic_not cell `$procmux$3863_CMP0' from module `\fwrisc'.
  Cell `$procmux$3874_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3874_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3874_CMP0' from module `\fwrisc'.
  Cell `$procmux$3875_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3875_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3875_CMP0' from module `\fwrisc'.
  Cell `$procmux$3876_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3876_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3876_CMP0' from module `\fwrisc'.
  Cell `$procmux$3877_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3877_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3877_CMP0' from module `\fwrisc'.
  Cell `$procmux$3877_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3877_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3877_CMP1' from module `\fwrisc'.
  Cell `$procmux$3878_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3878_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3878_CMP0' from module `\fwrisc'.
  Cell `$procmux$3879_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3879_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3879_CMP0' from module `\fwrisc'.
  Cell `$procmux$3881_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3881_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3881_CMP0' from module `\fwrisc'.
  Cell `$procmux$3882_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3882_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3882_CMP0' from module `\fwrisc'.
  Cell `$procmux$3894_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3894_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3894_CMP0' from module `\fwrisc'.
  Cell `$procmux$3895_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3895_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3895_CMP0' from module `\fwrisc'.
  Cell `$procmux$3896_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3896_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3896_CMP0' from module `\fwrisc'.
  Cell `$procmux$3897_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3897_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3897_CMP0' from module `\fwrisc'.
  Cell `$procmux$3897_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3897_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3897_CMP1' from module `\fwrisc'.
  Cell `$procmux$3898_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3898_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3898_CMP0' from module `\fwrisc'.
  Cell `$procmux$3899_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3899_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3899_CMP0' from module `\fwrisc'.
  Cell `$procmux$3900_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3900_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3900_CMP0' from module `\fwrisc'.
  Cell `$procmux$3901_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3901_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3901_CMP0' from module `\fwrisc'.
  Cell `$procmux$3902_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3902_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3902_CMP0' from module `\fwrisc'.
  Cell `$procmux$3914_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3914_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3914_CMP0' from module `\fwrisc'.
  Cell `$procmux$3915_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3915_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3915_CMP0' from module `\fwrisc'.
  Cell `$procmux$3916_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3916_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3916_CMP0' from module `\fwrisc'.
  Cell `$procmux$3917_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3917_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3917_CMP0' from module `\fwrisc'.
  Cell `$procmux$3917_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3917_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3917_CMP1' from module `\fwrisc'.
  Cell `$procmux$3918_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3918_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3918_CMP0' from module `\fwrisc'.
  Cell `$procmux$3919_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3919_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3919_CMP0' from module `\fwrisc'.
  Cell `$procmux$3920_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3920_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3920_CMP0' from module `\fwrisc'.
  Cell `$procmux$3921_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3921_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3921_CMP0' from module `\fwrisc'.
  Cell `$procmux$3922_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3922_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3922_CMP0' from module `\fwrisc'.
  Cell `$procmux$3934_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3934_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3934_CMP0' from module `\fwrisc'.
  Cell `$procmux$3935_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3935_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3935_CMP0' from module `\fwrisc'.
  Cell `$procmux$3936_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3936_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3936_CMP0' from module `\fwrisc'.
  Cell `$procmux$3937_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3937_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3937_CMP0' from module `\fwrisc'.
  Cell `$procmux$3937_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3937_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3937_CMP1' from module `\fwrisc'.
  Cell `$procmux$3938_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3938_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3938_CMP0' from module `\fwrisc'.
  Cell `$procmux$3939_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3939_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3939_CMP0' from module `\fwrisc'.
  Cell `$procmux$3940_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3940_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3940_CMP0' from module `\fwrisc'.
  Cell `$procmux$3941_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3941_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3941_CMP0' from module `\fwrisc'.
  Cell `$procmux$3942_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3942_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3942_CMP0' from module `\fwrisc'.
  Cell `$procmux$3951_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3951_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3951_CMP0' from module `\fwrisc'.
  Cell `$procmux$3952_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3952_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3952_CMP0' from module `\fwrisc'.
  Cell `$procmux$3953_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3953_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3953_CMP0' from module `\fwrisc'.
  Cell `$procmux$3954_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3954_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3954_CMP0' from module `\fwrisc'.
  Cell `$procmux$3954_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3954_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3954_CMP1' from module `\fwrisc'.
  Cell `$procmux$3955_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3955_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3955_CMP0' from module `\fwrisc'.
  Cell `$procmux$3956_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3956_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3956_CMP0' from module `\fwrisc'.
  Cell `$procmux$3957_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3957_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3957_CMP0' from module `\fwrisc'.
  Cell `$procmux$3958_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3958_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3958_CMP0' from module `\fwrisc'.
  Cell `$procmux$3959_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3959_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3959_CMP0' from module `\fwrisc'.
  Cell `$procmux$3968_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3968_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3968_CMP0' from module `\fwrisc'.
  Cell `$procmux$3969_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3969_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3969_CMP0' from module `\fwrisc'.
  Cell `$procmux$3970_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3970_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3970_CMP0' from module `\fwrisc'.
  Cell `$procmux$3971_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3971_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3971_CMP0' from module `\fwrisc'.
  Cell `$procmux$3971_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3971_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3971_CMP1' from module `\fwrisc'.
  Cell `$procmux$3972_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3972_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3972_CMP0' from module `\fwrisc'.
  Cell `$procmux$3973_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3973_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3973_CMP0' from module `\fwrisc'.
  Cell `$procmux$3974_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3974_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3974_CMP0' from module `\fwrisc'.
  Cell `$procmux$3975_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3975_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3975_CMP0' from module `\fwrisc'.
  Cell `$procmux$3976_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3976_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3976_CMP0' from module `\fwrisc'.
  Cell `$procmux$3985_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$3985_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$3985_CMP0' from module `\fwrisc'.
  Cell `$procmux$3986_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$3986_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$3986_CMP0' from module `\fwrisc'.
  Cell `$procmux$3987_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$3987_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$3987_CMP0' from module `\fwrisc'.
  Cell `$procmux$3988_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$3988_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$3988_CMP0' from module `\fwrisc'.
  Cell `$procmux$3988_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$3988_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$3988_CMP1' from module `\fwrisc'.
  Cell `$procmux$3989_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$3989_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$3989_CMP0' from module `\fwrisc'.
  Cell `$procmux$3990_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$3990_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$3990_CMP0' from module `\fwrisc'.
  Cell `$procmux$3991_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$3991_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$3991_CMP0' from module `\fwrisc'.
  Cell `$procmux$3992_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$3992_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$3992_CMP0' from module `\fwrisc'.
  Cell `$procmux$3993_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$3993_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$3993_CMP0' from module `\fwrisc'.
  Cell `$procmux$4002_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4002_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4002_CMP0' from module `\fwrisc'.
  Cell `$procmux$4003_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4003_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4003_CMP0' from module `\fwrisc'.
  Cell `$procmux$4004_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4004_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4004_CMP0' from module `\fwrisc'.
  Cell `$procmux$4005_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4005_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4005_CMP0' from module `\fwrisc'.
  Cell `$procmux$4005_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4005_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4005_CMP1' from module `\fwrisc'.
  Cell `$procmux$4006_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4006_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4006_CMP0' from module `\fwrisc'.
  Cell `$procmux$4007_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4007_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4007_CMP0' from module `\fwrisc'.
  Cell `$procmux$4008_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4008_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4008_CMP0' from module `\fwrisc'.
  Cell `$procmux$4009_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4009_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4009_CMP0' from module `\fwrisc'.
  Cell `$procmux$4010_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4010_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4010_CMP0' from module `\fwrisc'.
  Cell `$procmux$4016_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4016_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4016_CMP0' from module `\fwrisc'.
  Cell `$procmux$4017_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4017_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4017_CMP0' from module `\fwrisc'.
  Cell `$procmux$4018_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4018_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4018_CMP0' from module `\fwrisc'.
  Cell `$procmux$4019_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4019_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4019_CMP0' from module `\fwrisc'.
  Cell `$procmux$4019_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4019_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4019_CMP1' from module `\fwrisc'.
  Cell `$procmux$4020_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4020_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4020_CMP0' from module `\fwrisc'.
  Cell `$procmux$4021_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4021_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4021_CMP0' from module `\fwrisc'.
  Cell `$procmux$4022_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4022_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4022_CMP0' from module `\fwrisc'.
  Cell `$procmux$4023_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4023_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4023_CMP0' from module `\fwrisc'.
  Cell `$procmux$4024_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4024_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4024_CMP0' from module `\fwrisc'.
  Cell `$procmux$4030_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4030_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4030_CMP0' from module `\fwrisc'.
  Cell `$procmux$4031_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4031_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4031_CMP0' from module `\fwrisc'.
  Cell `$procmux$4032_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4032_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4032_CMP0' from module `\fwrisc'.
  Cell `$procmux$4033_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4033_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4033_CMP0' from module `\fwrisc'.
  Cell `$procmux$4033_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4033_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4033_CMP1' from module `\fwrisc'.
  Cell `$procmux$4034_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4034_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4034_CMP0' from module `\fwrisc'.
  Cell `$procmux$4035_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4035_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4035_CMP0' from module `\fwrisc'.
  Cell `$procmux$4036_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4036_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4036_CMP0' from module `\fwrisc'.
  Cell `$procmux$4037_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4037_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4037_CMP0' from module `\fwrisc'.
  Cell `$procmux$4038_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4038_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4038_CMP0' from module `\fwrisc'.
  Cell `$procmux$4044_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4044_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4044_CMP0' from module `\fwrisc'.
  Cell `$procmux$4045_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4045_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4045_CMP0' from module `\fwrisc'.
  Cell `$procmux$4046_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4046_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4046_CMP0' from module `\fwrisc'.
  Cell `$procmux$4047_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4047_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4047_CMP0' from module `\fwrisc'.
  Cell `$procmux$4047_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4047_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4047_CMP1' from module `\fwrisc'.
  Cell `$procmux$4048_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4048_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4048_CMP0' from module `\fwrisc'.
  Cell `$procmux$4049_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4049_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4049_CMP0' from module `\fwrisc'.
  Cell `$procmux$4050_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4050_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4050_CMP0' from module `\fwrisc'.
  Cell `$procmux$4051_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4051_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4051_CMP0' from module `\fwrisc'.
  Cell `$procmux$4052_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4052_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4052_CMP0' from module `\fwrisc'.
  Cell `$procmux$4064_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4064_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4064_CMP0' from module `\fwrisc'.
  Cell `$procmux$4081_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4081_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4081_CMP0' from module `\fwrisc'.
  Cell `$procmux$4098_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4098_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4098_CMP0' from module `\fwrisc'.
  Cell `$procmux$4115_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4115_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4115_CMP0' from module `\fwrisc'.
  Cell `$procmux$4132_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4132_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4132_CMP0' from module `\fwrisc'.
  Cell `$procmux$4146_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4146_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4146_CMP0' from module `\fwrisc'.
  Cell `$procmux$4160_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4160_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4160_CMP0' from module `\fwrisc'.
  Cell `$procmux$4174_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4174_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4174_CMP0' from module `\fwrisc'.
  Cell `$procmux$4177_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4177_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4177_CMP0' from module `\fwrisc'.
  Cell `$procmux$4178_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4178_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4178_CMP0' from module `\fwrisc'.
  Cell `$procmux$4179_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4179_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4179_CMP0' from module `\fwrisc'.
  Cell `$procmux$4180_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4180_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4180_CMP0' from module `\fwrisc'.
  Cell `$procmux$4180_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4180_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4180_CMP1' from module `\fwrisc'.
  Cell `$procmux$4181_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4181_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4181_CMP0' from module `\fwrisc'.
  Cell `$procmux$4182_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4182_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4182_CMP0' from module `\fwrisc'.
  Cell `$procmux$4183_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4183_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4183_CMP0' from module `\fwrisc'.
  Cell `$procmux$4184_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4184_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4184_CMP0' from module `\fwrisc'.
  Cell `$procmux$4185_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4185_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4185_CMP0' from module `\fwrisc'.
  Cell `$procmux$4188_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4188_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4188_CMP0' from module `\fwrisc'.
  Cell `$procmux$4189_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4189_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4189_CMP0' from module `\fwrisc'.
  Cell `$procmux$4190_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4190_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4190_CMP0' from module `\fwrisc'.
  Cell `$procmux$4191_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4191_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4191_CMP0' from module `\fwrisc'.
  Cell `$procmux$4191_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4191_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4191_CMP1' from module `\fwrisc'.
  Cell `$procmux$4192_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4192_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4192_CMP0' from module `\fwrisc'.
  Cell `$procmux$4193_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4193_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4193_CMP0' from module `\fwrisc'.
  Cell `$procmux$4194_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4194_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4194_CMP0' from module `\fwrisc'.
  Cell `$procmux$4195_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4195_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4195_CMP0' from module `\fwrisc'.
  Cell `$procmux$4196_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4196_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4196_CMP0' from module `\fwrisc'.
  Cell `$procmux$4199_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4199_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4199_CMP0' from module `\fwrisc'.
  Cell `$procmux$4200_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4200_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4200_CMP0' from module `\fwrisc'.
  Cell `$procmux$4201_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4201_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4201_CMP0' from module `\fwrisc'.
  Cell `$procmux$4202_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4202_CMP [0] = $procmux$3711_CMP
    Removing $eq cell `$procmux$4202_CMP0' from module `\fwrisc'.
  Cell `$procmux$4202_CMP1' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4202_CMP [1] = $procmux$3583_CMP
    Removing $eq cell `$procmux$4202_CMP1' from module `\fwrisc'.
  Cell `$procmux$4203_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4203_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4203_CMP0' from module `\fwrisc'.
  Cell `$procmux$4204_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4204_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4204_CMP0' from module `\fwrisc'.
  Cell `$procmux$4205_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4205_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4205_CMP0' from module `\fwrisc'.
  Cell `$procmux$4206_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4206_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4206_CMP0' from module `\fwrisc'.
  Cell `$procmux$4207_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4207_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4207_CMP0' from module `\fwrisc'.
  Cell `$procmux$4242_CMP0' is identical to cell `$procmux$4232_CMP0'.
    Redirecting output \Y: $procmux$4242_CMP = $procmux$4232_CMP
    Removing $eq cell `$procmux$4242_CMP0' from module `\fwrisc'.
  Cell `$procmux$4243_CMP0' is identical to cell `$procmux$4239_CMP0'.
    Redirecting output \Y: $procmux$4243_CMP = $procmux$4239_CMP
    Removing $eq cell `$procmux$4243_CMP0' from module `\fwrisc'.
  Cell `$procmux$4252_CMP0' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4252_CMP = $procmux$3583_CMP
    Removing $eq cell `$procmux$4252_CMP0' from module `\fwrisc'.
  Cell `$procmux$4256_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4256_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$4256_CMP0' from module `\fwrisc'.
  Cell `$procmux$4267_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4267_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4267_CMP0' from module `\fwrisc'.
  Cell `$procmux$4271_CMP0' is identical to cell `$procmux$3581_CMP1'.
    Redirecting output \Y: $procmux$4271_CMP [0] = $procmux$3581_CMP [1]
    Removing $eq cell `$procmux$4271_CMP0' from module `\fwrisc'.
  Cell `$procmux$4271_CMP1' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$4271_CMP [1] = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$4271_CMP1' from module `\fwrisc'.
  Cell `$procmux$4283_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$4283_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$4283_CMP0' from module `\fwrisc'.
  Cell `$procmux$4292_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4292_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4292_CMP0' from module `\fwrisc'.
  Cell `$procmux$4293_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4293_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4293_CMP0' from module `\fwrisc'.
  Cell `$procmux$4294_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4294_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4294_CMP0' from module `\fwrisc'.
  Cell `$procmux$4298_CMP0' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4298_CMP = $procmux$3583_CMP
    Removing $eq cell `$procmux$4298_CMP0' from module `\fwrisc'.
  Cell `$procmux$4308_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4308_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$4308_CMP0' from module `\fwrisc'.
  Cell `$procmux$4309_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4309_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4309_CMP0' from module `\fwrisc'.
  Cell `$procmux$4310_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4310_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4310_CMP0' from module `\fwrisc'.
  Cell `$procmux$4317_CMP0' is identical to cell `$procmux$3581_CMP1'.
    Redirecting output \Y: $procmux$4317_CMP [0] = $procmux$3581_CMP [1]
    Removing $eq cell `$procmux$4317_CMP0' from module `\fwrisc'.
  Cell `$procmux$4317_CMP1' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$4317_CMP [1] = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$4317_CMP1' from module `\fwrisc'.
  Cell `$procmux$4330_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$4330_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$4330_CMP0' from module `\fwrisc'.
  Cell `$procmux$4331_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4331_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4331_CMP0' from module `\fwrisc'.
  Cell `$procmux$4332_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4332_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4332_CMP0' from module `\fwrisc'.
  Cell `$procmux$4339_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4339_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4339_CMP0' from module `\fwrisc'.
  Cell `$procmux$4351_CMP0' is identical to cell `$eq$fwrisc.sv:75$10'.
    Redirecting output \Y: $procmux$4351_CMP = $eq$fwrisc.sv:75$10_Y
    Removing $eq cell `$procmux$4351_CMP0' from module `\fwrisc'.
  Cell `$procmux$4352_CMP0' is identical to cell `$procmux$3584_CMP0'.
    Redirecting output \Y: $procmux$4352_CMP = $procmux$3584_CMP [0]
    Removing $eq cell `$procmux$4352_CMP0' from module `\fwrisc'.
  Cell `$procmux$4353_CMP0' is identical to cell `$eq$fwrisc.sv:67$6'.
    Redirecting output \Y: $procmux$4353_CMP = $eq$fwrisc.sv:67$6_Y
    Removing $eq cell `$procmux$4353_CMP0' from module `\fwrisc'.
  Cell `$procmux$4354_CMP0' is identical to cell `$procmux$3583_CMP0'.
    Redirecting output \Y: $procmux$4354_CMP = $procmux$3583_CMP
    Removing $eq cell `$procmux$4354_CMP0' from module `\fwrisc'.
  Cell `$procmux$4355_CMP0' is identical to cell `$procmux$3711_CMP0'.
    Redirecting output \Y: $procmux$4355_CMP = $procmux$3711_CMP
    Removing $eq cell `$procmux$4355_CMP0' from module `\fwrisc'.
  Cell `$procmux$4356_CMP0' is identical to cell `$procmux$3715_CMP0'.
    Redirecting output \Y: $procmux$4356_CMP = $procmux$3715_CMP
    Removing $eq cell `$procmux$4356_CMP0' from module `\fwrisc'.
  Cell `$procmux$4357_CMP0' is identical to cell `$procmux$3716_CMP0'.
    Redirecting output \Y: $procmux$4357_CMP = $procmux$3716_CMP
    Removing $eq cell `$procmux$4357_CMP0' from module `\fwrisc'.
  Cell `$procmux$4358_CMP0' is identical to cell `$procmux$3581_CMP1'.
    Redirecting output \Y: $procmux$4358_CMP [0] = $procmux$3581_CMP [1]
    Removing $eq cell `$procmux$4358_CMP0' from module `\fwrisc'.
  Cell `$procmux$4358_CMP1' is identical to cell `$procmux$3581_CMP0'.
    Redirecting output \Y: $procmux$4358_CMP [1] = $procmux$3581_CMP [0]
    Removing $eq cell `$procmux$4358_CMP1' from module `\fwrisc'.
  Cell `$procmux$4359_CMP0' is identical to cell `$eq$fwrisc.sv:77$12'.
    Redirecting output \Y: $procmux$4359_CMP = $eq$fwrisc.sv:77$12_Y
    Removing $eq cell `$procmux$4359_CMP0' from module `\fwrisc'.
  Cell `$procmux$4360_CMP0' is identical to cell `$procmux$3880_CMP0'.
    Redirecting output \Y: $procmux$4360_CMP = $procmux$3880_CMP
    Removing $eq cell `$procmux$4360_CMP0' from module `\fwrisc'.
  Cell `$procmux$4361_CMP0' is identical to cell `$procmux$3506_CMP0'.
    Redirecting output \Y: $procmux$4361_CMP = $procmux$3506_CMP
    Removing $eq cell `$procmux$4361_CMP0' from module `\fwrisc'.
  Cell `$procmux$4362_CMP0' is identical to cell `$procmux$3699_CMP1'.
    Redirecting output \Y: $procmux$4362_CMP = $procmux$3699_CMP [1]
    Removing $eq cell `$procmux$4362_CMP0' from module `\fwrisc'.
  Cell `$reduce_or$fwrisc.sv:113$45' is identical to cell `$reduce_or$fwrisc.sv:106$38'.
    Redirecting output \Y: $reduce_or$fwrisc.sv:113$45_Y = $reduce_or$fwrisc.sv:106$38_Y
    Removing $reduce_or cell `$reduce_or$fwrisc.sv:113$45' from module `\fwrisc'.
  Cell `$reduce_or$fwrisc.sv:641$107' is identical to cell `$reduce_or$fwrisc.sv:638$105'.
    Redirecting output \Y: $reduce_or$fwrisc.sv:641$107_Y = $reduce_or$fwrisc.sv:638$105_Y
    Removing $reduce_or cell `$reduce_or$fwrisc.sv:641$107' from module `\fwrisc'.
  Cell `$reduce_or$fwrisc.sv:647$109' is identical to cell `$reduce_or$fwrisc.sv:638$105'.
    Redirecting output \Y: $reduce_or$fwrisc.sv:647$109_Y = $reduce_or$fwrisc.sv:638$105_Y
    Removing $reduce_or cell `$reduce_or$fwrisc.sv:647$109' from module `\fwrisc'.
  Cell `$procmux$3897_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3897_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3897_ANY' from module `\fwrisc'.
  Cell `$procmux$3917_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3917_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3917_ANY' from module `\fwrisc'.
  Cell `$procmux$3937_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3937_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3937_ANY' from module `\fwrisc'.
  Cell `$procmux$3954_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3954_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3954_ANY' from module `\fwrisc'.
  Cell `$procmux$3971_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3971_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3971_ANY' from module `\fwrisc'.
  Cell `$procmux$3988_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$3988_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$3988_ANY' from module `\fwrisc'.
  Cell `$procmux$3600_ANY' is identical to cell `$procmux$3584_ANY'.
    Redirecting output \Y: $procmux$3600_CTRL = $procmux$3584_CTRL
    Removing $reduce_or cell `$procmux$3600_ANY' from module `\fwrisc'.
  Cell `$procmux$3612_ANY' is identical to cell `$procmux$3584_ANY'.
    Redirecting output \Y: $procmux$3612_CTRL = $procmux$3584_CTRL
    Removing $reduce_or cell `$procmux$3612_ANY' from module `\fwrisc'.
  Cell `$procmux$4005_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4005_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4005_ANY' from module `\fwrisc'.
  Cell `$procmux$3621_ANY' is identical to cell `$procmux$3584_ANY'.
    Redirecting output \Y: $procmux$3621_CTRL = $procmux$3584_CTRL
    Removing $reduce_or cell `$procmux$3621_ANY' from module `\fwrisc'.
  Cell `$procmux$3627_ANY' is identical to cell `$procmux$3584_ANY'.
    Redirecting output \Y: $procmux$3627_CTRL = $procmux$3584_CTRL
    Removing $reduce_or cell `$procmux$3627_ANY' from module `\fwrisc'.
  Cell `$procmux$4019_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4019_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4019_ANY' from module `\fwrisc'.
  Cell `$procmux$3630_ANY' is identical to cell `$procmux$3584_ANY'.
    Redirecting output \Y: $procmux$3630_CTRL = $procmux$3584_CTRL
    Removing $reduce_or cell `$procmux$3630_ANY' from module `\fwrisc'.
  Cell `$procmux$4033_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4033_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4033_ANY' from module `\fwrisc'.
  Cell `$procmux$4047_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4047_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4047_ANY' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:516$88' is identical to cell `$logic_and$fwrisc.sv:506$86'.
    Redirecting output \Y: $logic_and$fwrisc.sv:516$88_Y = $logic_and$fwrisc.sv:506$86_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:516$88' from module `\fwrisc'.
  Cell `$logic_and$fwrisc.sv:522$90' is identical to cell `$logic_and$fwrisc.sv:492$82'.
    Redirecting output \Y: $logic_and$fwrisc.sv:522$90_Y = $logic_and$fwrisc.sv:492$82_Y
    Removing $logic_and cell `$logic_and$fwrisc.sv:522$90' from module `\fwrisc'.
  Cell `$procmux$4180_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4180_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4180_ANY' from module `\fwrisc'.
  Cell `$procmux$4191_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4191_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4191_ANY' from module `\fwrisc'.
  Cell `$procmux$4202_ANY' is identical to cell `$procmux$3877_ANY'.
    Redirecting output \Y: $procmux$4202_CTRL = $procmux$3877_CTRL
    Removing $reduce_or cell `$procmux$4202_ANY' from module `\fwrisc'.
  Cell `$procmux$4271_ANY' is identical to cell `$procmux$3581_ANY'.
    Redirecting output \Y: $procmux$4271_CTRL = $procmux$3581_CTRL
    Removing $reduce_or cell `$procmux$4271_ANY' from module `\fwrisc'.
  Cell `$procmux$4317_ANY' is identical to cell `$procmux$3581_ANY'.
    Redirecting output \Y: $procmux$4317_CTRL = $procmux$3581_CTRL
    Removing $reduce_or cell `$procmux$4317_ANY' from module `\fwrisc'.
  Cell `$procmux$4358_ANY' is identical to cell `$procmux$3581_ANY'.
    Redirecting output \Y: $procmux$4358_CTRL = $procmux$3581_CTRL
    Removing $reduce_or cell `$procmux$4358_ANY' from module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
  Cell `$procmux$3468_CMP0' is identical to cell `$eq$fwrisc_alu.sv:40$155'.
    Redirecting output \Y: $procmux$3468_CMP [0] = $eq$fwrisc_alu.sv:40$155_Y
    Removing $logic_not cell `$procmux$3468_CMP0' from module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
  Cell `$eq$fwrisc_dbus_if.sv:27$173' is identical to cell `$eq$fwrisc_dbus_if.sv:26$171'.
    Redirecting output \Y: \dwrite = $eq$fwrisc_dbus_if.sv:26$171_Y
    Removing $eq cell `$eq$fwrisc_dbus_if.sv:27$173' from module `\fwrisc_dbus_if'.
  Cell `$procmux$3456_CMP0' is identical to cell `$procmux$3452_CMP0'.
    Redirecting output \Y: $procmux$3456_CMP = $procmux$3452_CMP
    Removing $eq cell `$procmux$3456_CMP0' from module `\fwrisc_dbus_if'.
  Cell `$procmux$3457_CMP0' is identical to cell `$procmux$3453_CMP0'.
    Redirecting output \Y: $procmux$3457_CMP = $procmux$3453_CMP
    Removing $logic_not cell `$procmux$3457_CMP0' from module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1017' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1017_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1017' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1028' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1028_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1028' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1039' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1039_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1039' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1050' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1050_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1050' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1061' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1061_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1061' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1072' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1072_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1072' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1083' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1083_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1083' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1094' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1094_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1094' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1105' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1105_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1105' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1116' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1116_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1116' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1127' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1127_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1127' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1138' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1138_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1138' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1149' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1149_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1149' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1160' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1160_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1160' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1171' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1171_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1171' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1182' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1182_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1182' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1193' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1193_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1193' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1204' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1204_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1204' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1215' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1215_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1215' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1226' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1226_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1226' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1237' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1237_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1237' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1248' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1248_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1248' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1259' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1259_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1259' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1270' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1270_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1270' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1281' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1281_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1281' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1292' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1292_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1292' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1303' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1303_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1303' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1314' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1314_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1314' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1325' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1325_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1325' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1336' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1336_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1336' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1347' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1347_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1347' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1358' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1358_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1358' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1369' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1369_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1369' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1380' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1380_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1380' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1391' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1391_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1391' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1402' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1402_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1402' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1413' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1413_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1413' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1424' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1424_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1424' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1435' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1435_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1435' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1446' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1446_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1446' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1457' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1457_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1457' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1468' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1468_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1468' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1479' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1479_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1479' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$1490' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$1490_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$1490' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$808' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$808_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$808' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$819' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$819_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$819' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$830' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$830_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$830' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$841' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$841_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$841' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$852' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$852_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$852' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$863' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$863_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$863' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$874' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$874_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$874' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$885' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$885_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$885' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$896' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$896_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$896' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$907' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$907_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$907' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$918' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$918_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$918' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$929' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$929_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$929' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$940' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$940_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$940' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$951' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$951_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$951' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$962' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$962_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$962' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$973' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$973_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$973' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$984' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$984_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$984' from module `\fwrisc_tracer'.
  Cell `$eq$fwrisc_formal_arith_checker.sv:95$995' is identical to cell `$eq$fwrisc_formal_arith_checker.sv:95$1006'.
    Redirecting output \Y: $eq$fwrisc_formal_arith_checker.sv:95$995_Y = $eq$fwrisc_formal_arith_checker.sv:95$1006_Y
    Removing $not cell `$eq$fwrisc_formal_arith_checker.sv:95$995' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1018' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1018_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1018' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1029' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1029_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1029' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1040' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1040_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1040' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1051' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1051_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1051' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1062' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1062_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1062' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1073' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1073_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1073' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1084' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1084_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1084' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1095' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1095_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1095' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1106' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1106_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1106' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1117' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1117_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1117' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1128' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1128_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1128' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1139' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1139_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1139' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1150' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1150_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1150' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1161' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1161_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1161' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1172' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1172_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1172' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1183' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1183_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1183' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1194' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1194_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1194' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1205' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1205_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1205' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1216' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1216_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1216' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1227' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1227_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1227' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1238' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1238_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1238' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1249' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1249_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1249' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1260' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1260_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1260' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1271' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1271_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1271' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1282' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1282_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1282' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1293' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1293_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1293' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1304' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1304_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1304' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1315' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1315_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1315' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1326' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1326_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1326' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1337' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1337_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1337' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1348' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1348_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1348' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1359' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1359_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1359' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1370' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1370_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1370' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1381' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1381_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1381' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1392' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1392_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1392' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1403' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1403_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1403' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1414' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1414_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1414' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1425' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1425_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1425' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1436' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1436_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1436' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1447' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1447_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1447' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1458' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1458_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1458' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1469' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1469_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1469' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1480' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1480_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1480' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1491' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$1491_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1491' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$809' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$809_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$809' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$820' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$820_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$820' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$831' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$831_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$831' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$842' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$842_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$842' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$853' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$853_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$853' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$864' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$864_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$864' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$875' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$875_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$875' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$886' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$886_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$886' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$897' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$897_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$897' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$908' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$908_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$908' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$919' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$919_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$919' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$930' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$930_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$930' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$941' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$941_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$941' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$952' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$952_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$952' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$963' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$963_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$963' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$974' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$974_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$974' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$985' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$985_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$985' from module `\fwrisc_tracer'.
  Cell `$logic_and$fwrisc_formal_arith_checker.sv:95$996' is identical to cell `$logic_and$fwrisc_formal_arith_checker.sv:95$1007'.
    Redirecting output \Y: $logic_and$fwrisc_formal_arith_checker.sv:95$996_Y = $logic_and$fwrisc_formal_arith_checker.sv:95$1007_Y
    Removing $logic_and cell `$logic_and$fwrisc_formal_arith_checker.sv:95$996' from module `\fwrisc_tracer'.
Removed a total of 436 cells.

8.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3489 (pure)
    Root of a mux tree: $procmux$3498
    Root of a mux tree: $procmux$3580 (pure)
    Root of a mux tree: $procmux$3629 (pure)
      Replacing known input bits on port A of cell $ternary$fwrisc.sv:318$66: { 22'0000000000000000000000 \instr [31:25] \instr [11:7] } -> { 23'00000000000000000000000 \instr [30:25] \instr [11:7] }
      Replacing known input bits on port B of cell $ternary$fwrisc.sv:318$66: { 22'1111111111111111111111 \instr [31:25] \instr [11:7] } -> { 23'11111111111111111111111 \instr [30:25] \instr [11:7] }
    Root of a mux tree: $procmux$4176 (pure)
    Root of a mux tree: $procmux$3690 (pure)
      Replacing known input bits on port A of cell $ternary$fwrisc.sv:313$64: { 21'000000000000000000000 \instr [31] \instr [19:12] \instr [20] \instr [30:21] 1'0 } -> { 22'0000000000000000000000 \instr [19:12] \instr [20] \instr [30:21] 1'0 }
      Replacing known input bits on port B of cell $ternary$fwrisc.sv:313$64: { 21'111111111111111111111 \instr [31] \instr [19:12] \instr [20] \instr [30:21] 1'0 } -> { 22'1111111111111111111111 \instr [19:12] \instr [20] \instr [30:21] 1'0 }
      Replacing known input bits on port A of cell $ternary$fwrisc.sv:323$67: { 19'0000000000000000000 \instr [31] \instr [7] \instr [30:25] \instr [11:8] 1'0 } -> { 20'00000000000000000000 \instr [7] \instr [30:25] \instr [11:8] 1'0 }
      Replacing known input bits on port B of cell $ternary$fwrisc.sv:323$67: { 19'1111111111111111111 \instr [31] \instr [7] \instr [30:25] \instr [11:8] 1'0 } -> { 20'11111111111111111111 \instr [7] \instr [30:25] \instr [11:8] 1'0 }
    Root of a mux tree: $procmux$3695 (pure)
    Root of a mux tree: $procmux$4187 (pure)
    Root of a mux tree: $procmux$4198 (pure)
    Root of a mux tree: $procmux$4222 (pure)
    Root of a mux tree: $procmux$4225 (pure)
    Root of a mux tree: $procmux$4241
    Root of a mux tree: $procmux$4258 (pure)
    Root of a mux tree: $procmux$4285 (pure)
    Root of a mux tree: $procmux$3757 (pure)
    Root of a mux tree: $procmux$4341 (pure)
    Root of a mux tree: $procmux$4344
    Root of a mux tree: $procmux$4364 (pure)
    Root of a mux tree: $procmux$4370 (pure)
    Root of a mux tree: $procmux$4373 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:315$65
      Replacing known input bits on port A of cell $ternary$fwrisc.sv:315$65: { 22'0000000000000000000000 \instr [31:20] } -> { 23'00000000000000000000000 \instr [30:20] }
      Replacing known input bits on port B of cell $ternary$fwrisc.sv:315$65: { 22'1111111111111111111111 \instr [31:20] } -> { 23'11111111111111111111111 \instr [30:20] }
    Root of a mux tree: $ternary$fwrisc.sv:366$72 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:858$138 (pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3849.
    dead port 2/2 on $mux $procmux$3858.
    dead port 1/2 on $mux $procmux$3867.
    dead port 1/2 on $mux $procmux$3870.
    dead port 1/10 on $pmux $procmux$3873.
    dead port 2/10 on $pmux $procmux$3873.
    dead port 3/10 on $pmux $procmux$3873.
    dead port 4/10 on $pmux $procmux$3873.
    dead port 5/10 on $pmux $procmux$3873.
    dead port 6/10 on $pmux $procmux$3873.
    dead port 7/10 on $pmux $procmux$3873.
    dead port 8/10 on $pmux $procmux$3873.
    dead port 9/10 on $pmux $procmux$3873.
    dead port 1/2 on $mux $procmux$3479.
    dead port 1/2 on $mux $procmux$3887.
    dead port 1/2 on $mux $procmux$3890.
    dead port 1/10 on $pmux $procmux$3893.
    dead port 2/10 on $pmux $procmux$3893.
    dead port 3/10 on $pmux $procmux$3893.
    dead port 4/10 on $pmux $procmux$3893.
    dead port 5/10 on $pmux $procmux$3893.
    dead port 6/10 on $pmux $procmux$3893.
    dead port 7/10 on $pmux $procmux$3893.
    dead port 8/10 on $pmux $procmux$3893.
    dead port 9/10 on $pmux $procmux$3893.
    dead port 2/2 on $mux $procmux$3486.
    dead port 1/2 on $mux $procmux$3495.
    dead port 2/2 on $mux $procmux$3505.
    dead port 1/2 on $mux $procmux$3907.
    dead port 1/2 on $mux $procmux$3910.
    dead port 1/10 on $pmux $procmux$3913.
    dead port 2/10 on $pmux $procmux$3913.
    dead port 3/10 on $pmux $procmux$3913.
    dead port 4/10 on $pmux $procmux$3913.
    dead port 5/10 on $pmux $procmux$3913.
    dead port 6/10 on $pmux $procmux$3913.
    dead port 7/10 on $pmux $procmux$3913.
    dead port 8/10 on $pmux $procmux$3913.
    dead port 9/10 on $pmux $procmux$3913.
    dead port 1/2 on $mux $procmux$3516.
    dead port 1/2 on $mux $procmux$3519.
    dead port 2/2 on $mux $procmux$3521.
    dead port 1/2 on $mux $procmux$3532.
    dead port 2/2 on $mux $procmux$3534.
    dead port 2/2 on $mux $procmux$3927.
    dead port 1/2 on $mux $procmux$3930.
    dead port 1/10 on $pmux $procmux$3933.
    dead port 2/10 on $pmux $procmux$3933.
    dead port 3/10 on $pmux $procmux$3933.
    dead port 4/10 on $pmux $procmux$3933.
    dead port 5/10 on $pmux $procmux$3933.
    dead port 6/10 on $pmux $procmux$3933.
    dead port 7/10 on $pmux $procmux$3933.
    dead port 8/10 on $pmux $procmux$3933.
    dead port 9/10 on $pmux $procmux$3933.
    dead port 2/2 on $mux $procmux$3548.
    dead port 2/2 on $mux $procmux$3804.
    dead port 2/2 on $mux $procmux$3550.
    dead port 2/2 on $mux $procmux$3552.
    dead port 1/2 on $mux $procmux$3947.
    dead port 1/10 on $pmux $procmux$3950.
    dead port 2/10 on $pmux $procmux$3950.
    dead port 3/10 on $pmux $procmux$3950.
    dead port 4/10 on $pmux $procmux$3950.
    dead port 5/10 on $pmux $procmux$3950.
    dead port 6/10 on $pmux $procmux$3950.
    dead port 7/10 on $pmux $procmux$3950.
    dead port 8/10 on $pmux $procmux$3950.
    dead port 9/10 on $pmux $procmux$3950.
    dead port 2/2 on $mux $procmux$3565.
    dead port 2/2 on $mux $procmux$3567.
    dead port 2/2 on $mux $procmux$3577.
    dead port 1/2 on $mux $procmux$3964.
    dead port 1/10 on $pmux $procmux$3967.
    dead port 2/10 on $pmux $procmux$3967.
    dead port 3/10 on $pmux $procmux$3967.
    dead port 4/10 on $pmux $procmux$3967.
    dead port 5/10 on $pmux $procmux$3967.
    dead port 6/10 on $pmux $procmux$3967.
    dead port 7/10 on $pmux $procmux$3967.
    dead port 8/10 on $pmux $procmux$3967.
    dead port 9/10 on $pmux $procmux$3967.
    dead port 1/2 on $mux $procmux$3981.
    dead port 1/10 on $pmux $procmux$3984.
    dead port 2/10 on $pmux $procmux$3984.
    dead port 3/10 on $pmux $procmux$3984.
    dead port 4/10 on $pmux $procmux$3984.
    dead port 5/10 on $pmux $procmux$3984.
    dead port 6/10 on $pmux $procmux$3984.
    dead port 7/10 on $pmux $procmux$3984.
    dead port 8/10 on $pmux $procmux$3984.
    dead port 9/10 on $pmux $procmux$3984.
    dead port 1/2 on $mux $procmux$3590.
    dead port 1/2 on $mux $procmux$3593.
    dead port 1/2 on $mux $procmux$3596.
    dead port 1/4 on $pmux $procmux$3812.
    dead port 2/4 on $pmux $procmux$3812.
    dead port 3/4 on $pmux $procmux$3812.
    dead port 1/2 on $mux $procmux$3599.
    dead port 1/2 on $mux $procmux$3605.
    dead port 1/2 on $mux $procmux$3608.
    dead port 2/2 on $mux $procmux$3998.
    dead port 1/10 on $pmux $procmux$4001.
    dead port 2/10 on $pmux $procmux$4001.
    dead port 3/10 on $pmux $procmux$4001.
    dead port 4/10 on $pmux $procmux$4001.
    dead port 5/10 on $pmux $procmux$4001.
    dead port 6/10 on $pmux $procmux$4001.
    dead port 7/10 on $pmux $procmux$4001.
    dead port 8/10 on $pmux $procmux$4001.
    dead port 9/10 on $pmux $procmux$4001.
    dead port 1/2 on $mux $procmux$3611.
    dead port 1/2 on $mux $procmux$3617.
    dead port 1/2 on $mux $procmux$3620.
    dead port 2/2 on $mux $procmux$3816.
    dead port 1/10 on $pmux $procmux$4015.
    dead port 2/10 on $pmux $procmux$4015.
    dead port 3/10 on $pmux $procmux$4015.
    dead port 4/10 on $pmux $procmux$4015.
    dead port 5/10 on $pmux $procmux$4015.
    dead port 6/10 on $pmux $procmux$4015.
    dead port 7/10 on $pmux $procmux$4015.
    dead port 8/10 on $pmux $procmux$4015.
    dead port 9/10 on $pmux $procmux$4015.
    dead port 1/2 on $mux $procmux$3626.
    dead port 2/2 on $mux $procmux$3824.
    dead port 1/10 on $pmux $procmux$4029.
    dead port 2/10 on $pmux $procmux$4029.
    dead port 3/10 on $pmux $procmux$4029.
    dead port 4/10 on $pmux $procmux$4029.
    dead port 5/10 on $pmux $procmux$4029.
    dead port 6/10 on $pmux $procmux$4029.
    dead port 7/10 on $pmux $procmux$4029.
    dead port 8/10 on $pmux $procmux$4029.
    dead port 9/10 on $pmux $procmux$4029.
    dead port 1/2 on $mux $procmux$3635.
    dead port 1/2 on $mux $procmux$3638.
    dead port 1/2 on $mux $procmux$3641.
    dead port 1/4 on $pmux $procmux$3644.
    dead port 2/4 on $pmux $procmux$3644.
    dead port 3/4 on $pmux $procmux$3644.
    dead port 1/2 on $mux $procmux$3652.
    dead port 1/2 on $mux $procmux$3655.
    dead port 1/10 on $pmux $procmux$4043.
    dead port 2/10 on $pmux $procmux$4043.
    dead port 3/10 on $pmux $procmux$4043.
    dead port 4/10 on $pmux $procmux$4043.
    dead port 5/10 on $pmux $procmux$4043.
    dead port 6/10 on $pmux $procmux$4043.
    dead port 7/10 on $pmux $procmux$4043.
    dead port 8/10 on $pmux $procmux$4043.
    dead port 9/10 on $pmux $procmux$4043.
    dead port 1/4 on $pmux $procmux$3658.
    dead port 2/4 on $pmux $procmux$3658.
    dead port 3/4 on $pmux $procmux$3658.
    dead port 2/2 on $mux $procmux$3826.
    dead port 1/2 on $mux $procmux$3666.
    dead port 1/4 on $pmux $procmux$3669.
    dead port 2/4 on $pmux $procmux$3669.
    dead port 3/4 on $pmux $procmux$3669.
    dead port 2/2 on $mux $procmux$4063.
    dead port 1/2 on $mux $procmux$4078.
    dead port 2/2 on $mux $procmux$4080.
    dead port 1/4 on $pmux $procmux$3677.
    dead port 2/4 on $pmux $procmux$3677.
    dead port 3/4 on $pmux $procmux$3677.
    dead port 1/2 on $mux $procmux$4095.
    dead port 2/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4112.
    dead port 2/2 on $mux $procmux$4114.
    dead port 2/2 on $mux $procmux$4129.
    dead port 2/2 on $mux $procmux$4131.
    dead port 2/2 on $mux $procmux$4145.
    dead port 2/2 on $mux $procmux$4159.
    dead port 2/2 on $mux $procmux$3687.
    dead port 2/2 on $mux $procmux$4173.
    dead port 2/2 on $mux $procmux$3835.
    dead port 1/2 on $mux $procmux$3704.
    dead port 1/2 on $mux $procmux$3707.
    dead port 1/7 on $pmux $procmux$3710.
    dead port 2/7 on $pmux $procmux$3710.
    dead port 3/7 on $pmux $procmux$3710.
    dead port 4/7 on $pmux $procmux$3710.
    dead port 5/7 on $pmux $procmux$3710.
    dead port 6/7 on $pmux $procmux$3710.
    dead port 1/2 on $mux $procmux$3721.
    dead port 2/2 on $mux $procmux$3837.
    dead port 1/7 on $pmux $procmux$3724.
    dead port 2/7 on $pmux $procmux$3724.
    dead port 3/7 on $pmux $procmux$3724.
    dead port 4/7 on $pmux $procmux$3724.
    dead port 5/7 on $pmux $procmux$3724.
    dead port 6/7 on $pmux $procmux$3724.
    dead port 1/2 on $mux $procmux$4213.
    dead port 2/2 on $mux $procmux$4219.
    dead port 2/2 on $mux $procmux$4231.
    dead port 2/2 on $mux $procmux$4238.
    dead port 2/2 on $mux $procmux$3735.
    dead port 1/7 on $pmux $procmux$3738.
    dead port 2/7 on $pmux $procmux$3738.
    dead port 3/7 on $pmux $procmux$3738.
    dead port 4/7 on $pmux $procmux$3738.
    dead port 5/7 on $pmux $procmux$3738.
    dead port 6/7 on $pmux $procmux$3738.
    dead port 1/7 on $pmux $procmux$3749.
    dead port 2/7 on $pmux $procmux$3749.
    dead port 3/7 on $pmux $procmux$3749.
    dead port 4/7 on $pmux $procmux$3749.
    dead port 5/7 on $pmux $procmux$3749.
    dead port 6/7 on $pmux $procmux$3749.
    dead port 1/2 on $mux $procmux$3768.
    dead port 1/2 on $mux $procmux$3771.
    dead port 2/2 on $mux $procmux$3847.
    dead port 1/2 on $mux $procmux$3777.
    dead port 1/2 on $mux $procmux$3787.
    dead port 2/2 on $mux $procmux$3789.
    dead port 2/2 on $mux $procmux$3796.
    dead port 2/2 on $mux $procmux$3798.
Running muxtree optimizer on module \fwrisc_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3463 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3459 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_dbus_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3451 (pure)
    Root of a mux tree: $procmux$3455 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_formal_tb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3470 (pure)
    Root of a mux tree: $procmux$3473 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3442 (pure)
    Root of a mux tree: $procmux$3445 (pure)
    Root of a mux tree: $procmux$3448 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_tracer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1825 (pure)
    Root of a mux tree: $procmux$1828 (pure)
    Root of a mux tree: $procmux$1831 (pure)
    Root of a mux tree: $procmux$1834 (pure)
    Root of a mux tree: $procmux$1837 (pure)
    Root of a mux tree: $procmux$1840 (pure)
    Root of a mux tree: $procmux$1843 (pure)
    Root of a mux tree: $procmux$1846 (pure)
    Root of a mux tree: $procmux$1849 (pure)
    Root of a mux tree: $procmux$1852 (pure)
    Root of a mux tree: $procmux$1855 (pure)
    Root of a mux tree: $procmux$1858 (pure)
    Root of a mux tree: $procmux$1861 (pure)
    Root of a mux tree: $procmux$1864 (pure)
    Root of a mux tree: $procmux$1867 (pure)
    Root of a mux tree: $procmux$1870 (pure)
    Root of a mux tree: $procmux$1873 (pure)
    Root of a mux tree: $procmux$1876 (pure)
    Root of a mux tree: $procmux$1879 (pure)
    Root of a mux tree: $procmux$1882 (pure)
    Root of a mux tree: $procmux$1885 (pure)
    Root of a mux tree: $procmux$1888 (pure)
    Root of a mux tree: $procmux$1891 (pure)
    Root of a mux tree: $procmux$1894 (pure)
    Root of a mux tree: $procmux$1897 (pure)
    Root of a mux tree: $procmux$1900 (pure)
    Root of a mux tree: $procmux$1903 (pure)
    Root of a mux tree: $procmux$1906 (pure)
    Root of a mux tree: $procmux$1909 (pure)
    Root of a mux tree: $procmux$1912 (pure)
    Root of a mux tree: $procmux$1915 (pure)
    Root of a mux tree: $procmux$1918 (pure)
    Root of a mux tree: $procmux$1921 (pure)
    Root of a mux tree: $procmux$1924 (pure)
    Root of a mux tree: $procmux$1927 (pure)
    Root of a mux tree: $procmux$1930 (pure)
    Root of a mux tree: $procmux$1933 (pure)
    Root of a mux tree: $procmux$1936 (pure)
    Root of a mux tree: $procmux$1939 (pure)
    Root of a mux tree: $procmux$1942 (pure)
    Root of a mux tree: $procmux$1945 (pure)
    Root of a mux tree: $procmux$1948 (pure)
    Root of a mux tree: $procmux$1951 (pure)
    Root of a mux tree: $procmux$1954 (pure)
    Root of a mux tree: $procmux$1957 (pure)
    Root of a mux tree: $procmux$1960 (pure)
    Root of a mux tree: $procmux$1963 (pure)
    Root of a mux tree: $procmux$1966 (pure)
    Root of a mux tree: $procmux$1969 (pure)
    Root of a mux tree: $procmux$1972 (pure)
    Root of a mux tree: $procmux$1975 (pure)
    Root of a mux tree: $procmux$1978 (pure)
    Root of a mux tree: $procmux$1981 (pure)
    Root of a mux tree: $procmux$1984 (pure)
    Root of a mux tree: $procmux$1987 (pure)
    Root of a mux tree: $procmux$1990 (pure)
    Root of a mux tree: $procmux$1993 (pure)
    Root of a mux tree: $procmux$1996 (pure)
    Root of a mux tree: $procmux$1999 (pure)
    Root of a mux tree: $procmux$2002 (pure)
    Root of a mux tree: $procmux$2005 (pure)
    Root of a mux tree: $procmux$2008 (pure)
    Root of a mux tree: $procmux$2011 (pure)
    Root of a mux tree: $procmux$2014 (pure)
    Root of a mux tree: $procmux$2017 (pure)
    Root of a mux tree: $procmux$2020 (pure)
    Root of a mux tree: $procmux$2023 (pure)
    Root of a mux tree: $procmux$2026 (pure)
    Root of a mux tree: $procmux$2029 (pure)
    Root of a mux tree: $procmux$2032 (pure)
    Root of a mux tree: $procmux$2035 (pure)
    Root of a mux tree: $procmux$2038 (pure)
    Root of a mux tree: $procmux$2041 (pure)
    Root of a mux tree: $procmux$2044 (pure)
    Root of a mux tree: $procmux$2047 (pure)
    Root of a mux tree: $procmux$2050 (pure)
    Root of a mux tree: $procmux$2053 (pure)
    Root of a mux tree: $procmux$2056 (pure)
    Root of a mux tree: $procmux$2059 (pure)
    Root of a mux tree: $procmux$2062 (pure)
    Root of a mux tree: $procmux$2065 (pure)
    Root of a mux tree: $procmux$2068 (pure)
    Root of a mux tree: $procmux$2071 (pure)
    Root of a mux tree: $procmux$2074 (pure)
    Root of a mux tree: $procmux$2077 (pure)
    Root of a mux tree: $procmux$2080 (pure)
    Root of a mux tree: $procmux$2083 (pure)
    Root of a mux tree: $procmux$2086 (pure)
    Root of a mux tree: $procmux$2089 (pure)
    Root of a mux tree: $procmux$2092 (pure)
    Root of a mux tree: $procmux$2095 (pure)
    Root of a mux tree: $procmux$2098 (pure)
    Root of a mux tree: $procmux$2101 (pure)
    Root of a mux tree: $procmux$2104 (pure)
    Root of a mux tree: $procmux$2107 (pure)
    Root of a mux tree: $procmux$2110 (pure)
    Root of a mux tree: $procmux$2113 (pure)
    Root of a mux tree: $procmux$2116 (pure)
    Root of a mux tree: $procmux$2119 (pure)
    Root of a mux tree: $procmux$2122 (pure)
    Root of a mux tree: $procmux$2125 (pure)
    Root of a mux tree: $procmux$2128 (pure)
    Root of a mux tree: $procmux$2131 (pure)
    Root of a mux tree: $procmux$2134 (pure)
    Root of a mux tree: $procmux$2137 (pure)
    Root of a mux tree: $procmux$2140 (pure)
    Root of a mux tree: $procmux$2143 (pure)
    Root of a mux tree: $procmux$2146 (pure)
    Root of a mux tree: $procmux$2149 (pure)
    Root of a mux tree: $procmux$2152 (pure)
    Root of a mux tree: $procmux$2155 (pure)
    Root of a mux tree: $procmux$2158 (pure)
    Root of a mux tree: $procmux$2161 (pure)
    Root of a mux tree: $procmux$2164 (pure)
    Root of a mux tree: $procmux$2167 (pure)
    Root of a mux tree: $procmux$2170 (pure)
    Root of a mux tree: $procmux$2173 (pure)
    Root of a mux tree: $procmux$2176 (pure)
    Root of a mux tree: $procmux$2179 (pure)
    Root of a mux tree: $procmux$2182 (pure)
    Root of a mux tree: $procmux$2185 (pure)
    Root of a mux tree: $procmux$2188 (pure)
    Root of a mux tree: $procmux$2191 (pure)
    Root of a mux tree: $procmux$2194 (pure)
    Root of a mux tree: $procmux$2197 (pure)
    Root of a mux tree: $procmux$2200 (pure)
    Root of a mux tree: $procmux$2203 (pure)
    Root of a mux tree: $procmux$2206 (pure)
    Root of a mux tree: $procmux$2209 (pure)
    Root of a mux tree: $procmux$2212 (pure)
    Root of a mux tree: $procmux$2215 (pure)
    Root of a mux tree: $procmux$2218 (pure)
    Root of a mux tree: $procmux$2221 (pure)
    Root of a mux tree: $procmux$2224 (pure)
    Root of a mux tree: $procmux$2227 (pure)
    Root of a mux tree: $procmux$2230 (pure)
    Root of a mux tree: $procmux$2233 (pure)
    Root of a mux tree: $procmux$2236 (pure)
    Root of a mux tree: $procmux$2239 (pure)
    Root of a mux tree: $procmux$2242 (pure)
    Root of a mux tree: $procmux$2245 (pure)
    Root of a mux tree: $procmux$2248 (pure)
    Root of a mux tree: $procmux$2251 (pure)
    Root of a mux tree: $procmux$2254 (pure)
    Root of a mux tree: $procmux$2257 (pure)
    Root of a mux tree: $procmux$2260 (pure)
    Root of a mux tree: $procmux$2263 (pure)
    Root of a mux tree: $procmux$2266 (pure)
    Root of a mux tree: $procmux$2269 (pure)
    Root of a mux tree: $procmux$2272 (pure)
    Root of a mux tree: $procmux$2275 (pure)
    Root of a mux tree: $procmux$2278 (pure)
    Root of a mux tree: $procmux$2281 (pure)
    Root of a mux tree: $procmux$2284 (pure)
    Root of a mux tree: $procmux$2287 (pure)
    Root of a mux tree: $procmux$2290 (pure)
    Root of a mux tree: $procmux$2293 (pure)
    Root of a mux tree: $procmux$2296 (pure)
    Root of a mux tree: $procmux$2299 (pure)
    Root of a mux tree: $procmux$2302 (pure)
    Root of a mux tree: $procmux$2305 (pure)
    Root of a mux tree: $procmux$2308 (pure)
    Root of a mux tree: $procmux$2311 (pure)
    Root of a mux tree: $procmux$2314 (pure)
    Root of a mux tree: $procmux$2317 (pure)
    Root of a mux tree: $procmux$2320 (pure)
    Root of a mux tree: $procmux$2323 (pure)
    Root of a mux tree: $procmux$2326 (pure)
    Root of a mux tree: $procmux$2329 (pure)
    Root of a mux tree: $procmux$2332 (pure)
    Root of a mux tree: $procmux$2335 (pure)
    Root of a mux tree: $procmux$2338 (pure)
    Root of a mux tree: $procmux$2341 (pure)
    Root of a mux tree: $procmux$2344 (pure)
    Root of a mux tree: $procmux$2347 (pure)
    Root of a mux tree: $procmux$2350 (pure)
    Root of a mux tree: $procmux$2353 (pure)
    Root of a mux tree: $procmux$2356 (pure)
    Root of a mux tree: $procmux$2359 (pure)
    Root of a mux tree: $procmux$2362 (pure)
    Root of a mux tree: $procmux$2365 (pure)
    Root of a mux tree: $procmux$2368 (pure)
    Root of a mux tree: $procmux$2371 (pure)
    Root of a mux tree: $procmux$2374 (pure)
    Root of a mux tree: $procmux$2377 (pure)
    Root of a mux tree: $procmux$2380 (pure)
    Root of a mux tree: $procmux$2383 (pure)
    Root of a mux tree: $procmux$2386 (pure)
    Root of a mux tree: $procmux$2389 (pure)
    Root of a mux tree: $procmux$2392 (pure)
    Root of a mux tree: $procmux$2395 (pure)
    Root of a mux tree: $procmux$2398 (pure)
    Root of a mux tree: $procmux$2401 (pure)
    Root of a mux tree: $procmux$2404 (pure)
    Root of a mux tree: $procmux$2407 (pure)
    Root of a mux tree: $procmux$2410 (pure)
    Root of a mux tree: $procmux$2413 (pure)
    Root of a mux tree: $procmux$2416 (pure)
    Root of a mux tree: $procmux$2419 (pure)
    Root of a mux tree: $procmux$2422 (pure)
    Root of a mux tree: $procmux$2425 (pure)
    Root of a mux tree: $procmux$2428 (pure)
    Root of a mux tree: $procmux$2431 (pure)
    Root of a mux tree: $procmux$2434 (pure)
    Root of a mux tree: $procmux$2437 (pure)
    Root of a mux tree: $procmux$2440 (pure)
    Root of a mux tree: $procmux$2443 (pure)
    Root of a mux tree: $procmux$2446 (pure)
    Root of a mux tree: $procmux$2449 (pure)
    Root of a mux tree: $procmux$2452 (pure)
    Root of a mux tree: $procmux$2455 (pure)
    Root of a mux tree: $procmux$2458 (pure)
    Root of a mux tree: $procmux$2461 (pure)
    Root of a mux tree: $procmux$2464 (pure)
    Root of a mux tree: $procmux$2467 (pure)
    Root of a mux tree: $procmux$2470 (pure)
    Root of a mux tree: $procmux$2473 (pure)
    Root of a mux tree: $procmux$2476 (pure)
    Root of a mux tree: $procmux$2479 (pure)
    Root of a mux tree: $procmux$2482 (pure)
    Root of a mux tree: $procmux$2485 (pure)
    Root of a mux tree: $procmux$2488 (pure)
    Root of a mux tree: $procmux$2491 (pure)
    Root of a mux tree: $procmux$2494 (pure)
    Root of a mux tree: $procmux$2497 (pure)
    Root of a mux tree: $procmux$2500 (pure)
    Root of a mux tree: $procmux$2503 (pure)
    Root of a mux tree: $procmux$2506 (pure)
    Root of a mux tree: $procmux$2509 (pure)
    Root of a mux tree: $procmux$2512 (pure)
    Root of a mux tree: $procmux$2515 (pure)
    Root of a mux tree: $procmux$2518 (pure)
    Root of a mux tree: $procmux$2521 (pure)
    Root of a mux tree: $procmux$2524 (pure)
    Root of a mux tree: $procmux$2527 (pure)
    Root of a mux tree: $procmux$2530 (pure)
    Root of a mux tree: $procmux$2533 (pure)
    Root of a mux tree: $procmux$2536 (pure)
    Root of a mux tree: $procmux$2539 (pure)
    Root of a mux tree: $procmux$2542 (pure)
    Root of a mux tree: $procmux$2545 (pure)
    Root of a mux tree: $procmux$2548 (pure)
    Root of a mux tree: $procmux$2551 (pure)
    Root of a mux tree: $procmux$2554 (pure)
    Root of a mux tree: $procmux$2557 (pure)
    Root of a mux tree: $procmux$2560 (pure)
    Root of a mux tree: $procmux$2563 (pure)
    Root of a mux tree: $procmux$2566 (pure)
    Root of a mux tree: $procmux$2569 (pure)
    Root of a mux tree: $procmux$2572 (pure)
    Root of a mux tree: $procmux$2575 (pure)
    Root of a mux tree: $procmux$2578 (pure)
    Root of a mux tree: $procmux$2581 (pure)
    Root of a mux tree: $procmux$2584 (pure)
    Root of a mux tree: $procmux$2587 (pure)
    Root of a mux tree: $procmux$2590 (pure)
    Root of a mux tree: $procmux$2593 (pure)
    Root of a mux tree: $procmux$2596 (pure)
    Root of a mux tree: $procmux$2599 (pure)
    Root of a mux tree: $procmux$2602 (pure)
    Root of a mux tree: $procmux$2605 (pure)
    Root of a mux tree: $procmux$2608 (pure)
    Root of a mux tree: $procmux$2611 (pure)
    Root of a mux tree: $procmux$2614 (pure)
    Root of a mux tree: $procmux$2617 (pure)
    Root of a mux tree: $procmux$2620 (pure)
    Root of a mux tree: $procmux$2623 (pure)
    Root of a mux tree: $procmux$2626 (pure)
    Root of a mux tree: $procmux$2629 (pure)
    Root of a mux tree: $procmux$2632 (pure)
    Root of a mux tree: $procmux$2635 (pure)
    Root of a mux tree: $procmux$2638 (pure)
    Root of a mux tree: $procmux$2641 (pure)
    Root of a mux tree: $procmux$2644 (pure)
    Root of a mux tree: $procmux$2647 (pure)
    Root of a mux tree: $procmux$2650 (pure)
    Root of a mux tree: $procmux$2653 (pure)
    Root of a mux tree: $procmux$2656 (pure)
    Root of a mux tree: $procmux$2659 (pure)
    Root of a mux tree: $procmux$2662 (pure)
    Root of a mux tree: $procmux$2665 (pure)
    Root of a mux tree: $procmux$2668 (pure)
    Root of a mux tree: $procmux$2671 (pure)
    Root of a mux tree: $procmux$2674 (pure)
    Root of a mux tree: $procmux$2677 (pure)
    Root of a mux tree: $procmux$2680 (pure)
    Root of a mux tree: $procmux$2683 (pure)
    Root of a mux tree: $procmux$2686 (pure)
    Root of a mux tree: $procmux$2689 (pure)
    Root of a mux tree: $procmux$2692 (pure)
    Root of a mux tree: $procmux$2695 (pure)
    Root of a mux tree: $procmux$2698 (pure)
    Root of a mux tree: $procmux$2701 (pure)
    Root of a mux tree: $procmux$2704 (pure)
    Root of a mux tree: $procmux$2707 (pure)
    Root of a mux tree: $procmux$2710 (pure)
    Root of a mux tree: $procmux$2713 (pure)
    Root of a mux tree: $procmux$2716 (pure)
    Root of a mux tree: $procmux$2719 (pure)
    Root of a mux tree: $procmux$2722 (pure)
    Root of a mux tree: $procmux$2725 (pure)
    Root of a mux tree: $procmux$2728 (pure)
    Root of a mux tree: $procmux$2731 (pure)
    Root of a mux tree: $procmux$2734 (pure)
    Root of a mux tree: $procmux$2737 (pure)
    Root of a mux tree: $procmux$2740 (pure)
    Root of a mux tree: $procmux$2743 (pure)
    Root of a mux tree: $procmux$2746 (pure)
    Root of a mux tree: $procmux$2749 (pure)
    Root of a mux tree: $procmux$2752 (pure)
    Root of a mux tree: $procmux$2755 (pure)
    Root of a mux tree: $procmux$2758 (pure)
    Root of a mux tree: $procmux$2761 (pure)
    Root of a mux tree: $procmux$2764 (pure)
    Root of a mux tree: $procmux$2767 (pure)
    Root of a mux tree: $procmux$2770 (pure)
    Root of a mux tree: $procmux$2773 (pure)
    Root of a mux tree: $procmux$2776 (pure)
    Root of a mux tree: $procmux$2779 (pure)
    Root of a mux tree: $procmux$2782 (pure)
    Root of a mux tree: $procmux$2785 (pure)
    Root of a mux tree: $procmux$2788 (pure)
    Root of a mux tree: $procmux$2791 (pure)
    Root of a mux tree: $procmux$2794 (pure)
    Root of a mux tree: $procmux$2797 (pure)
    Root of a mux tree: $procmux$2800 (pure)
    Root of a mux tree: $procmux$2803 (pure)
    Root of a mux tree: $procmux$2806 (pure)
    Root of a mux tree: $procmux$2809 (pure)
    Root of a mux tree: $procmux$2812 (pure)
    Root of a mux tree: $procmux$2815 (pure)
    Root of a mux tree: $procmux$2818 (pure)
    Root of a mux tree: $procmux$2821 (pure)
    Root of a mux tree: $procmux$2824 (pure)
    Root of a mux tree: $procmux$2827 (pure)
    Root of a mux tree: $procmux$2830 (pure)
    Root of a mux tree: $procmux$2833 (pure)
    Root of a mux tree: $procmux$2836 (pure)
    Root of a mux tree: $procmux$2839 (pure)
    Root of a mux tree: $procmux$2842 (pure)
    Root of a mux tree: $procmux$2845 (pure)
    Root of a mux tree: $procmux$2848 (pure)
    Root of a mux tree: $procmux$2851 (pure)
    Root of a mux tree: $procmux$2854 (pure)
    Root of a mux tree: $procmux$2857 (pure)
    Root of a mux tree: $procmux$2860 (pure)
    Root of a mux tree: $procmux$2863 (pure)
    Root of a mux tree: $procmux$2866 (pure)
    Root of a mux tree: $procmux$2869 (pure)
    Root of a mux tree: $procmux$2872 (pure)
    Root of a mux tree: $procmux$2875 (pure)
    Root of a mux tree: $procmux$2878 (pure)
    Root of a mux tree: $procmux$2881 (pure)
    Root of a mux tree: $procmux$2884 (pure)
    Root of a mux tree: $procmux$2887 (pure)
    Root of a mux tree: $procmux$2890 (pure)
    Root of a mux tree: $procmux$2893 (pure)
    Root of a mux tree: $procmux$2896 (pure)
    Root of a mux tree: $procmux$2899 (pure)
    Root of a mux tree: $procmux$2902 (pure)
    Root of a mux tree: $procmux$2905 (pure)
    Root of a mux tree: $procmux$2908 (pure)
    Root of a mux tree: $procmux$2911 (pure)
    Root of a mux tree: $procmux$2914 (pure)
    Root of a mux tree: $procmux$2917 (pure)
    Root of a mux tree: $procmux$2920 (pure)
    Root of a mux tree: $procmux$2923 (pure)
    Root of a mux tree: $procmux$2926 (pure)
    Root of a mux tree: $procmux$2929 (pure)
    Root of a mux tree: $procmux$2932 (pure)
    Root of a mux tree: $procmux$2935 (pure)
    Root of a mux tree: $procmux$2938 (pure)
    Root of a mux tree: $procmux$2941 (pure)
    Root of a mux tree: $procmux$2944 (pure)
    Root of a mux tree: $procmux$2947 (pure)
    Root of a mux tree: $procmux$2950 (pure)
    Root of a mux tree: $procmux$2953 (pure)
    Root of a mux tree: $procmux$2956 (pure)
    Root of a mux tree: $procmux$2959 (pure)
    Root of a mux tree: $procmux$2962 (pure)
    Root of a mux tree: $procmux$2965 (pure)
    Root of a mux tree: $procmux$2968 (pure)
    Root of a mux tree: $procmux$2971 (pure)
    Root of a mux tree: $procmux$2974 (pure)
    Root of a mux tree: $procmux$2977 (pure)
    Root of a mux tree: $procmux$2980 (pure)
    Root of a mux tree: $procmux$2983 (pure)
    Root of a mux tree: $procmux$2986 (pure)
    Root of a mux tree: $procmux$2989 (pure)
    Root of a mux tree: $procmux$2992 (pure)
    Root of a mux tree: $procmux$2995 (pure)
    Root of a mux tree: $procmux$2998 (pure)
    Root of a mux tree: $procmux$3001 (pure)
    Root of a mux tree: $procmux$3004 (pure)
    Root of a mux tree: $procmux$3007 (pure)
    Root of a mux tree: $procmux$3010 (pure)
    Root of a mux tree: $procmux$3013 (pure)
    Root of a mux tree: $procmux$3016 (pure)
    Root of a mux tree: $procmux$3019 (pure)
    Root of a mux tree: $procmux$3022 (pure)
    Root of a mux tree: $procmux$3025 (pure)
    Root of a mux tree: $procmux$3028 (pure)
    Root of a mux tree: $procmux$3031 (pure)
    Root of a mux tree: $procmux$3034 (pure)
    Root of a mux tree: $procmux$3037 (pure)
    Root of a mux tree: $procmux$3040 (pure)
    Root of a mux tree: $procmux$3043 (pure)
    Root of a mux tree: $procmux$3046 (pure)
    Root of a mux tree: $procmux$3049 (pure)
    Root of a mux tree: $procmux$3052 (pure)
    Root of a mux tree: $procmux$3055 (pure)
    Root of a mux tree: $procmux$3058 (pure)
    Root of a mux tree: $procmux$3061 (pure)
    Root of a mux tree: $procmux$3064 (pure)
    Root of a mux tree: $procmux$3067 (pure)
    Root of a mux tree: $procmux$3070 (pure)
    Root of a mux tree: $procmux$3073 (pure)
    Root of a mux tree: $procmux$3076 (pure)
    Root of a mux tree: $procmux$3079 (pure)
    Root of a mux tree: $procmux$3082 (pure)
    Root of a mux tree: $procmux$3085 (pure)
    Root of a mux tree: $procmux$3088 (pure)
    Root of a mux tree: $procmux$3091 (pure)
    Root of a mux tree: $procmux$3094 (pure)
    Root of a mux tree: $procmux$3097 (pure)
    Root of a mux tree: $procmux$3100 (pure)
    Root of a mux tree: $procmux$3103 (pure)
    Root of a mux tree: $procmux$3106 (pure)
    Root of a mux tree: $procmux$3109 (pure)
    Root of a mux tree: $procmux$3112 (pure)
    Root of a mux tree: $procmux$3115 (pure)
    Root of a mux tree: $procmux$3118 (pure)
    Root of a mux tree: $procmux$3121 (pure)
    Root of a mux tree: $procmux$3124 (pure)
    Root of a mux tree: $procmux$3127 (pure)
    Root of a mux tree: $procmux$3130 (pure)
    Root of a mux tree: $procmux$3133 (pure)
    Root of a mux tree: $procmux$3136 (pure)
    Root of a mux tree: $procmux$3139 (pure)
    Root of a mux tree: $procmux$3142 (pure)
    Root of a mux tree: $procmux$3145 (pure)
    Root of a mux tree: $procmux$3148 (pure)
    Root of a mux tree: $procmux$3151 (pure)
    Root of a mux tree: $procmux$3154 (pure)
    Root of a mux tree: $procmux$3157 (pure)
    Root of a mux tree: $procmux$3160 (pure)
    Root of a mux tree: $procmux$3163 (pure)
    Root of a mux tree: $procmux$3166 (pure)
    Root of a mux tree: $procmux$3169 (pure)
    Root of a mux tree: $procmux$3172 (pure)
    Root of a mux tree: $procmux$3175 (pure)
    Root of a mux tree: $procmux$3178 (pure)
    Root of a mux tree: $procmux$3181 (pure)
    Root of a mux tree: $procmux$3184 (pure)
    Root of a mux tree: $procmux$3187 (pure)
    Root of a mux tree: $procmux$3190 (pure)
    Root of a mux tree: $procmux$3193 (pure)
    Root of a mux tree: $procmux$3196 (pure)
    Root of a mux tree: $procmux$3199 (pure)
    Root of a mux tree: $procmux$3202 (pure)
    Root of a mux tree: $procmux$3205 (pure)
    Root of a mux tree: $procmux$3208 (pure)
    Root of a mux tree: $procmux$3211 (pure)
    Root of a mux tree: $procmux$3214 (pure)
    Root of a mux tree: $procmux$3217 (pure)
    Root of a mux tree: $procmux$3220 (pure)
    Root of a mux tree: $procmux$3223 (pure)
    Root of a mux tree: $procmux$3226 (pure)
    Root of a mux tree: $procmux$3229 (pure)
    Root of a mux tree: $procmux$3232 (pure)
    Root of a mux tree: $procmux$3235 (pure)
    Root of a mux tree: $procmux$3238 (pure)
    Root of a mux tree: $procmux$3241 (pure)
    Root of a mux tree: $procmux$3244 (pure)
    Root of a mux tree: $procmux$3247 (pure)
    Root of a mux tree: $procmux$3250 (pure)
    Root of a mux tree: $procmux$3253 (pure)
    Root of a mux tree: $procmux$3256 (pure)
    Root of a mux tree: $procmux$3259 (pure)
    Root of a mux tree: $procmux$3262 (pure)
    Root of a mux tree: $procmux$3265 (pure)
    Root of a mux tree: $procmux$3268 (pure)
    Root of a mux tree: $procmux$3271 (pure)
    Root of a mux tree: $procmux$3274 (pure)
    Root of a mux tree: $procmux$3277 (pure)
    Root of a mux tree: $procmux$3280 (pure)
    Root of a mux tree: $procmux$3283 (pure)
    Root of a mux tree: $procmux$3286 (pure)
    Root of a mux tree: $procmux$3289 (pure)
    Root of a mux tree: $procmux$3292 (pure)
    Root of a mux tree: $procmux$3295 (pure)
    Root of a mux tree: $procmux$3298 (pure)
    Root of a mux tree: $procmux$3301 (pure)
    Root of a mux tree: $procmux$3304 (pure)
    Root of a mux tree: $procmux$3307 (pure)
    Root of a mux tree: $procmux$3310 (pure)
    Root of a mux tree: $procmux$3313 (pure)
    Root of a mux tree: $procmux$3316 (pure)
    Root of a mux tree: $procmux$3319 (pure)
    Root of a mux tree: $procmux$3322 (pure)
    Root of a mux tree: $procmux$3325 (pure)
    Root of a mux tree: $procmux$3328 (pure)
    Root of a mux tree: $procmux$3331 (pure)
    Root of a mux tree: $procmux$3334 (pure)
    Root of a mux tree: $procmux$3337 (pure)
    Root of a mux tree: $procmux$3340 (pure)
    Root of a mux tree: $procmux$3343 (pure)
    Root of a mux tree: $procmux$3346 (pure)
    Root of a mux tree: $procmux$3349 (pure)
    Root of a mux tree: $procmux$3352 (pure)
    Root of a mux tree: $procmux$3355 (pure)
    Root of a mux tree: $procmux$3364 (pure)
    Root of a mux tree: $procmux$3373 (pure)
    Root of a mux tree: $procmux$3376 (pure)
    Root of a mux tree: $procmux$3382 (pure)
    Root of a mux tree: $procmux$3388 (pure)
    Root of a mux tree: $procmux$3394 (pure)
    Root of a mux tree: $procmux$3400 (pure)
    Root of a mux tree: $procmux$3406 (pure)
    Root of a mux tree: $procmux$3412 (pure)
    Root of a mux tree: $procmux$3415 (pure)
    Root of a mux tree: $procmux$3418 (pure)
    Root of a mux tree: $procmux$3421 (pure)
    Root of a mux tree: $procmux$3424 (pure)
    Root of a mux tree: $procmux$3427 (pure)
    Root of a mux tree: $procmux$3430 (pure)
    Root of a mux tree: $procmux$3433 (pure)
    Root of a mux tree: $procmux$3436 (pure)
    Root of a mux tree: $procmux$3439 (pure)
  Analyzing evaluation results.
Removed 218 multiplexer ports.

8.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc.
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:827$129: { \alu_out [0] \alu_out [1] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:638$105: { \rd_waddr [0] \rd_waddr [1] \rd_waddr [2] \rd_waddr [3] \rd_waddr [4] \rd_waddr [5] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:461$75: { \instr [15] \instr [16] \instr [17] \instr [18] \instr [19] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:237$60: { \shift_amt [0] \shift_amt [1] \shift_amt [2] \shift_amt [3] \shift_amt [4] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:227$59: { \instr [20] \instr [21] \instr [22] \instr [23] \instr [24] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:220$57: { \rb_rdata [0] \rb_rdata [1] \rb_rdata [2] \rb_rdata [3] \rb_rdata [4] }
    New input vector for $reduce_or cell $reduce_or$fwrisc.sv:106$38: { \instr [12] \instr [13] \instr [14] }
    New input vector for $reduce_or cell $procmux$3581_ANY: { $procmux$3581_CMP [0] $procmux$3581_CMP [1] }
    New input vector for $reduce_or cell $procmux$3699_ANY: { $eq$fwrisc.sv:58$2_Y $procmux$3699_CMP [1] }
    New input vector for $reduce_or cell $procmux$3562_ANY: { $procmux$3562_CMP [0] $procmux$3562_CMP [1] $procmux$3562_CMP [2] }
    New ctrl vector for $pmux cell $procmux$4176: { $procmux$3699_CMP [1] $procmux$3880_CMP $procmux$3716_CMP $procmux$3715_CMP $auto$opt_reduce.cc:132:opt_mux$4920 $procmux$3584_CMP [0] $eq$fwrisc.sv:75$10_Y }
    New ctrl vector for $pmux cell $procmux$3695: { $eq$fwrisc.sv:77$12_Y $procmux$3581_CMP [0] $auto$opt_reduce.cc:132:opt_mux$4922 }
    New ctrl vector for $pmux cell $procmux$4187: { $procmux$3699_CMP [1] $procmux$3880_CMP $eq$fwrisc.sv:67$6_Y $procmux$3584_CMP [0] $auto$opt_reduce.cc:132:opt_mux$4924 }
    New ctrl vector for $pmux cell $procmux$4198: { $procmux$3699_CMP [1] $procmux$3506_CMP $procmux$3716_CMP $auto$opt_reduce.cc:132:opt_mux$4928 $auto$opt_reduce.cc:132:opt_mux$4926 }
    New ctrl vector for $pmux cell $procmux$3580: { $eq$fwrisc.sv:77$12_Y $procmux$3583_CMP $procmux$3506_CMP $auto$opt_reduce.cc:132:opt_mux$4930 }
    New ctrl vector for $pmux cell $procmux$4291: { $procmux$3699_CMP [1] $procmux$3506_CMP $procmux$3880_CMP $eq$fwrisc.sv:77$12_Y $procmux$3581_CTRL $procmux$3716_CMP $procmux$3711_CMP $procmux$3583_CMP $eq$fwrisc.sv:67$6_Y $procmux$3584_CMP [0] $auto$opt_reduce.cc:132:opt_mux$4932 }
    New ctrl vector for $pmux cell $procmux$4350: $auto$opt_reduce.cc:132:opt_mux$4934
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4919: { $eq$fwrisc.sv:67$6_Y $procmux$3506_CMP $procmux$3583_CMP $procmux$3711_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4921: { $procmux$3581_CMP [1] $eq$fwrisc.sv:58$2_Y $procmux$3699_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4923: { $eq$fwrisc.sv:75$10_Y $procmux$3506_CMP $procmux$3715_CMP $procmux$3716_CMP $procmux$3583_CMP $procmux$3711_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4925: { $eq$fwrisc.sv:75$10_Y $procmux$3584_CMP [0] $procmux$3715_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4927: { $eq$fwrisc.sv:67$6_Y $procmux$3583_CMP $procmux$3711_CMP $procmux$3880_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4929: { $procmux$3581_CMP [0] $procmux$3581_CMP [1] $eq$fwrisc.sv:75$10_Y $procmux$3584_CMP [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4931: { $eq$fwrisc.sv:75$10_Y $procmux$3715_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4933: { $eq$fwrisc.sv:67$6_Y $eq$fwrisc.sv:75$10_Y $eq$fwrisc.sv:77$12_Y $procmux$3506_CMP $procmux$3581_CMP [0] $procmux$3581_CMP [1] $procmux$3583_CMP $procmux$3584_CMP [0] $procmux$3699_CMP [1] $procmux$3711_CMP $procmux$3715_CMP $procmux$3716_CMP $procmux$3880_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4921: { $eq$fwrisc.sv:58$2_Y $procmux$3581_CMP [1] $procmux$3699_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4923: { $eq$fwrisc.sv:75$10_Y $procmux$3506_CMP $procmux$3583_CMP $procmux$3711_CMP $procmux$3715_CMP $procmux$3716_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4929: { $eq$fwrisc.sv:75$10_Y $procmux$3581_CMP [0] $procmux$3581_CMP [1] $procmux$3584_CMP [0] }
  Optimizing cells in module \fwrisc.
  Optimizing cells in module \fwrisc_alu.
    New input vector for $reduce_or cell $procmux$3468_ANY: { $eq$fwrisc_alu.sv:40$155_Y $procmux$3468_CMP [1] }
  Optimizing cells in module \fwrisc_alu.
  Optimizing cells in module \fwrisc_comparator.
  Optimizing cells in module \fwrisc_dbus_if.
  Optimizing cells in module \fwrisc_formal_tb.
  Optimizing cells in module \fwrisc_regfile.
    Consolidated identical input bits for $mux cell $procmux$3442:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0]
      New connections: $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [31:1] = { $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] $0$memwr$\regs$fwrisc_regfile.sv:58$178_EN[31:0]$182 [0] }
  Optimizing cells in module \fwrisc_regfile.
  Optimizing cells in module \fwrisc_tracer.
    Consolidated identical input bits for $mux cell $procmux$3398:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3398_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3398_Y [0]
      New connections: $procmux$3398_Y [31:1] = { $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] $procmux$3398_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3415:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524
      New ports: A=1'1, B=1'0, Y=$0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0]
      New connections: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [31:1] = { $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] }
    Consolidated identical input bits for $mux cell $procmux$3424:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527
      New ports: A=1'1, B=1'0, Y=$0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0]
      New connections: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [31:1] = { $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] }
  Optimizing cells in module \fwrisc_tracer.
    Consolidated identical input bits for $mux cell $procmux$3400:
      Old ports: A=$procmux$3398_Y, B=0, Y=$0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521
      New ports: A=$procmux$3398_Y [0], B=1'0, Y=$0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0]
      New connections: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [31:1] = { $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] }
  Optimizing cells in module \fwrisc_tracer.
Performed a total of 34 changes.

8.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
  Cell `$procmux$4319' is identical to cell `$procmux$4313'.
    Redirecting output \Y: $procmux$4319_Y = $procmux$4313_Y
    Removing $mux cell `$procmux$4319' from module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
  Cell `$procmux$1831' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN[0:0]$1489 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1831' from module `\fwrisc_tracer'.
  Cell `$procmux$1840' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$510_EN[0:0]$1475 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1840' from module `\fwrisc_tracer'.
  Cell `$procmux$1846' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_EN[0:0]$1478 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1846' from module `\fwrisc_tracer'.
  Cell `$procmux$1849' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_DATA[0:0]$1477 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1849' from module `\fwrisc_tracer'.
  Cell `$procmux$1855' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$508_EN[0:0]$1464 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1855' from module `\fwrisc_tracer'.
  Cell `$procmux$1861' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_EN[0:0]$1467 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1861' from module `\fwrisc_tracer'.
  Cell `$procmux$1864' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_DATA[0:0]$1466 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1864' from module `\fwrisc_tracer'.
  Cell `$procmux$1870' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$506_EN[0:0]$1453 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1870' from module `\fwrisc_tracer'.
  Cell `$procmux$1876' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_EN[0:0]$1456 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1876' from module `\fwrisc_tracer'.
  Cell `$procmux$1879' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_DATA[0:0]$1455 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1879' from module `\fwrisc_tracer'.
  Cell `$procmux$1885' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$504_EN[0:0]$1442 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1885' from module `\fwrisc_tracer'.
  Cell `$procmux$1891' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_EN[0:0]$1445 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1891' from module `\fwrisc_tracer'.
  Cell `$procmux$1894' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_DATA[0:0]$1444 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1894' from module `\fwrisc_tracer'.
  Cell `$procmux$1900' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$502_EN[0:0]$1431 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1900' from module `\fwrisc_tracer'.
  Cell `$procmux$1906' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_EN[0:0]$1434 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1906' from module `\fwrisc_tracer'.
  Cell `$procmux$1909' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_DATA[0:0]$1433 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1909' from module `\fwrisc_tracer'.
  Cell `$procmux$1915' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$500_EN[0:0]$1420 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1915' from module `\fwrisc_tracer'.
  Cell `$procmux$1921' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_EN[0:0]$1423 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1921' from module `\fwrisc_tracer'.
  Cell `$procmux$1924' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_DATA[0:0]$1422 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1924' from module `\fwrisc_tracer'.
  Cell `$procmux$1930' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$498_EN[0:0]$1409 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1930' from module `\fwrisc_tracer'.
  Cell `$procmux$1936' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_EN[0:0]$1412 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1936' from module `\fwrisc_tracer'.
  Cell `$procmux$1939' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_DATA[0:0]$1411 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1939' from module `\fwrisc_tracer'.
  Cell `$procmux$1945' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$496_EN[0:0]$1398 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1945' from module `\fwrisc_tracer'.
  Cell `$procmux$1951' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_EN[0:0]$1401 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1951' from module `\fwrisc_tracer'.
  Cell `$procmux$1954' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_DATA[0:0]$1400 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1954' from module `\fwrisc_tracer'.
  Cell `$procmux$1960' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$494_EN[0:0]$1387 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1960' from module `\fwrisc_tracer'.
  Cell `$procmux$1966' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_EN[0:0]$1390 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1966' from module `\fwrisc_tracer'.
  Cell `$procmux$1969' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_DATA[0:0]$1389 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1969' from module `\fwrisc_tracer'.
  Cell `$procmux$1975' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$492_EN[0:0]$1376 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1975' from module `\fwrisc_tracer'.
  Cell `$procmux$1981' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_EN[0:0]$1379 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1981' from module `\fwrisc_tracer'.
  Cell `$procmux$1984' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_DATA[0:0]$1378 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1984' from module `\fwrisc_tracer'.
  Cell `$procmux$1990' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$490_EN[0:0]$1365 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1990' from module `\fwrisc_tracer'.
  Cell `$procmux$1996' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_EN[0:0]$1368 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$1996' from module `\fwrisc_tracer'.
  Cell `$procmux$1999' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_DATA[0:0]$1367 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$1999' from module `\fwrisc_tracer'.
  Cell `$procmux$2005' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$488_EN[0:0]$1354 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2005' from module `\fwrisc_tracer'.
  Cell `$procmux$2011' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_EN[0:0]$1357 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2011' from module `\fwrisc_tracer'.
  Cell `$procmux$2014' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_DATA[0:0]$1356 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2014' from module `\fwrisc_tracer'.
  Cell `$procmux$2020' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$486_EN[0:0]$1343 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2020' from module `\fwrisc_tracer'.
  Cell `$procmux$2026' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_EN[0:0]$1346 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2026' from module `\fwrisc_tracer'.
  Cell `$procmux$2029' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_DATA[0:0]$1345 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2029' from module `\fwrisc_tracer'.
  Cell `$procmux$2035' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$484_EN[0:0]$1332 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2035' from module `\fwrisc_tracer'.
  Cell `$procmux$2041' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_EN[0:0]$1335 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2041' from module `\fwrisc_tracer'.
  Cell `$procmux$2044' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_DATA[0:0]$1334 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2044' from module `\fwrisc_tracer'.
  Cell `$procmux$2050' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$482_EN[0:0]$1321 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2050' from module `\fwrisc_tracer'.
  Cell `$procmux$2056' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_EN[0:0]$1324 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2056' from module `\fwrisc_tracer'.
  Cell `$procmux$2059' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_DATA[0:0]$1323 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2059' from module `\fwrisc_tracer'.
  Cell `$procmux$2065' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$480_EN[0:0]$1310 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2065' from module `\fwrisc_tracer'.
  Cell `$procmux$2071' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_EN[0:0]$1313 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2071' from module `\fwrisc_tracer'.
  Cell `$procmux$2074' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_DATA[0:0]$1312 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2074' from module `\fwrisc_tracer'.
  Cell `$procmux$2080' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$478_EN[0:0]$1299 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2080' from module `\fwrisc_tracer'.
  Cell `$procmux$2086' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_EN[0:0]$1302 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2086' from module `\fwrisc_tracer'.
  Cell `$procmux$2089' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_DATA[0:0]$1301 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2089' from module `\fwrisc_tracer'.
  Cell `$procmux$2095' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$476_EN[0:0]$1288 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2095' from module `\fwrisc_tracer'.
  Cell `$procmux$2101' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_EN[0:0]$1291 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2101' from module `\fwrisc_tracer'.
  Cell `$procmux$2104' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_DATA[0:0]$1290 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2104' from module `\fwrisc_tracer'.
  Cell `$procmux$2110' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$474_EN[0:0]$1277 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2110' from module `\fwrisc_tracer'.
  Cell `$procmux$2116' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_EN[0:0]$1280 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2116' from module `\fwrisc_tracer'.
  Cell `$procmux$2119' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_DATA[0:0]$1279 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2119' from module `\fwrisc_tracer'.
  Cell `$procmux$2125' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$472_EN[0:0]$1266 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2125' from module `\fwrisc_tracer'.
  Cell `$procmux$2131' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_EN[0:0]$1269 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2131' from module `\fwrisc_tracer'.
  Cell `$procmux$2134' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_DATA[0:0]$1268 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2134' from module `\fwrisc_tracer'.
  Cell `$procmux$2140' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$470_EN[0:0]$1255 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2140' from module `\fwrisc_tracer'.
  Cell `$procmux$2146' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_EN[0:0]$1258 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2146' from module `\fwrisc_tracer'.
  Cell `$procmux$2149' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_DATA[0:0]$1257 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2149' from module `\fwrisc_tracer'.
  Cell `$procmux$2155' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$468_EN[0:0]$1244 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2155' from module `\fwrisc_tracer'.
  Cell `$procmux$2161' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_EN[0:0]$1247 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2161' from module `\fwrisc_tracer'.
  Cell `$procmux$2164' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_DATA[0:0]$1246 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2164' from module `\fwrisc_tracer'.
  Cell `$procmux$2170' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$466_EN[0:0]$1233 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2170' from module `\fwrisc_tracer'.
  Cell `$procmux$2176' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_EN[0:0]$1236 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2176' from module `\fwrisc_tracer'.
  Cell `$procmux$2179' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_DATA[0:0]$1235 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2179' from module `\fwrisc_tracer'.
  Cell `$procmux$2185' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$464_EN[0:0]$1222 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2185' from module `\fwrisc_tracer'.
  Cell `$procmux$2191' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_EN[0:0]$1225 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2191' from module `\fwrisc_tracer'.
  Cell `$procmux$2194' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_DATA[0:0]$1224 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2194' from module `\fwrisc_tracer'.
  Cell `$procmux$2200' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$462_EN[0:0]$1211 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2200' from module `\fwrisc_tracer'.
  Cell `$procmux$2206' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_EN[0:0]$1214 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2206' from module `\fwrisc_tracer'.
  Cell `$procmux$2209' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_DATA[0:0]$1213 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2209' from module `\fwrisc_tracer'.
  Cell `$procmux$2215' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$460_EN[0:0]$1200 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2215' from module `\fwrisc_tracer'.
  Cell `$procmux$2221' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_EN[0:0]$1203 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2221' from module `\fwrisc_tracer'.
  Cell `$procmux$2224' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_DATA[0:0]$1202 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2224' from module `\fwrisc_tracer'.
  Cell `$procmux$2230' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$458_EN[0:0]$1189 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2230' from module `\fwrisc_tracer'.
  Cell `$procmux$2236' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_EN[0:0]$1192 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2236' from module `\fwrisc_tracer'.
  Cell `$procmux$2239' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_DATA[0:0]$1191 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2239' from module `\fwrisc_tracer'.
  Cell `$procmux$2245' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$456_EN[0:0]$1178 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2245' from module `\fwrisc_tracer'.
  Cell `$procmux$2251' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_EN[0:0]$1181 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2251' from module `\fwrisc_tracer'.
  Cell `$procmux$2254' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_DATA[0:0]$1180 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2254' from module `\fwrisc_tracer'.
  Cell `$procmux$2260' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$454_EN[0:0]$1167 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2260' from module `\fwrisc_tracer'.
  Cell `$procmux$2266' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_EN[0:0]$1170 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2266' from module `\fwrisc_tracer'.
  Cell `$procmux$2269' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_DATA[0:0]$1169 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2269' from module `\fwrisc_tracer'.
  Cell `$procmux$2275' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$452_EN[0:0]$1156 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2275' from module `\fwrisc_tracer'.
  Cell `$procmux$2281' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_EN[0:0]$1159 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2281' from module `\fwrisc_tracer'.
  Cell `$procmux$2284' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_DATA[0:0]$1158 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2284' from module `\fwrisc_tracer'.
  Cell `$procmux$2290' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$450_EN[0:0]$1145 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2290' from module `\fwrisc_tracer'.
  Cell `$procmux$2296' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_EN[0:0]$1148 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2296' from module `\fwrisc_tracer'.
  Cell `$procmux$2299' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_DATA[0:0]$1147 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2299' from module `\fwrisc_tracer'.
  Cell `$procmux$2305' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$448_EN[0:0]$1134 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2305' from module `\fwrisc_tracer'.
  Cell `$procmux$2311' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_EN[0:0]$1137 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2311' from module `\fwrisc_tracer'.
  Cell `$procmux$2314' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_DATA[0:0]$1136 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2314' from module `\fwrisc_tracer'.
  Cell `$procmux$2320' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$446_EN[0:0]$1123 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2320' from module `\fwrisc_tracer'.
  Cell `$procmux$2326' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_EN[0:0]$1126 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2326' from module `\fwrisc_tracer'.
  Cell `$procmux$2329' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_DATA[0:0]$1125 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2329' from module `\fwrisc_tracer'.
  Cell `$procmux$2335' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$444_EN[0:0]$1112 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2335' from module `\fwrisc_tracer'.
  Cell `$procmux$2341' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_EN[0:0]$1115 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2341' from module `\fwrisc_tracer'.
  Cell `$procmux$2344' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_DATA[0:0]$1114 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2344' from module `\fwrisc_tracer'.
  Cell `$procmux$2350' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$442_EN[0:0]$1101 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2350' from module `\fwrisc_tracer'.
  Cell `$procmux$2356' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_EN[0:0]$1104 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2356' from module `\fwrisc_tracer'.
  Cell `$procmux$2359' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_DATA[0:0]$1103 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2359' from module `\fwrisc_tracer'.
  Cell `$procmux$2365' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$440_EN[0:0]$1090 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2365' from module `\fwrisc_tracer'.
  Cell `$procmux$2371' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_EN[0:0]$1093 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2371' from module `\fwrisc_tracer'.
  Cell `$procmux$2374' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_DATA[0:0]$1092 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2374' from module `\fwrisc_tracer'.
  Cell `$procmux$2380' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$438_EN[0:0]$1079 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2380' from module `\fwrisc_tracer'.
  Cell `$procmux$2386' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_EN[0:0]$1082 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2386' from module `\fwrisc_tracer'.
  Cell `$procmux$2389' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_DATA[0:0]$1081 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2389' from module `\fwrisc_tracer'.
  Cell `$procmux$2395' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$436_EN[0:0]$1068 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2395' from module `\fwrisc_tracer'.
  Cell `$procmux$2401' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_EN[0:0]$1071 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2401' from module `\fwrisc_tracer'.
  Cell `$procmux$2404' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_DATA[0:0]$1070 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2404' from module `\fwrisc_tracer'.
  Cell `$procmux$2410' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$434_EN[0:0]$1057 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2410' from module `\fwrisc_tracer'.
  Cell `$procmux$2416' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_EN[0:0]$1060 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2416' from module `\fwrisc_tracer'.
  Cell `$procmux$2419' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_DATA[0:0]$1059 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2419' from module `\fwrisc_tracer'.
  Cell `$procmux$2425' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$432_EN[0:0]$1046 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2425' from module `\fwrisc_tracer'.
  Cell `$procmux$2431' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_EN[0:0]$1049 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2431' from module `\fwrisc_tracer'.
  Cell `$procmux$2434' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_DATA[0:0]$1048 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2434' from module `\fwrisc_tracer'.
  Cell `$procmux$2440' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$430_EN[0:0]$1035 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2440' from module `\fwrisc_tracer'.
  Cell `$procmux$2446' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_EN[0:0]$1038 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2446' from module `\fwrisc_tracer'.
  Cell `$procmux$2449' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_DATA[0:0]$1037 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2449' from module `\fwrisc_tracer'.
  Cell `$procmux$2455' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$428_EN[0:0]$1024 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2455' from module `\fwrisc_tracer'.
  Cell `$procmux$2461' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_EN[0:0]$1027 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2461' from module `\fwrisc_tracer'.
  Cell `$procmux$2464' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_DATA[0:0]$1026 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2464' from module `\fwrisc_tracer'.
  Cell `$procmux$2470' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$426_EN[0:0]$1013 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2470' from module `\fwrisc_tracer'.
  Cell `$procmux$2476' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_EN[0:0]$1016 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2476' from module `\fwrisc_tracer'.
  Cell `$procmux$2479' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_DATA[0:0]$1015 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2479' from module `\fwrisc_tracer'.
  Cell `$procmux$2485' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$424_EN[0:0]$1002 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2485' from module `\fwrisc_tracer'.
  Cell `$procmux$2491' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_EN[0:0]$1005 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2491' from module `\fwrisc_tracer'.
  Cell `$procmux$2494' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_DATA[0:0]$1004 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2494' from module `\fwrisc_tracer'.
  Cell `$procmux$2500' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$422_EN[0:0]$991 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2500' from module `\fwrisc_tracer'.
  Cell `$procmux$2506' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_EN[0:0]$994 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2506' from module `\fwrisc_tracer'.
  Cell `$procmux$2509' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_DATA[0:0]$993 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2509' from module `\fwrisc_tracer'.
  Cell `$procmux$2515' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$420_EN[0:0]$980 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2515' from module `\fwrisc_tracer'.
  Cell `$procmux$2521' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_EN[0:0]$983 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2521' from module `\fwrisc_tracer'.
  Cell `$procmux$2524' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_DATA[0:0]$982 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2524' from module `\fwrisc_tracer'.
  Cell `$procmux$2530' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$418_EN[0:0]$969 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2530' from module `\fwrisc_tracer'.
  Cell `$procmux$2536' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_EN[0:0]$972 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2536' from module `\fwrisc_tracer'.
  Cell `$procmux$2539' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_DATA[0:0]$971 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2539' from module `\fwrisc_tracer'.
  Cell `$procmux$2545' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$416_EN[0:0]$958 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2545' from module `\fwrisc_tracer'.
  Cell `$procmux$2551' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_EN[0:0]$961 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2551' from module `\fwrisc_tracer'.
  Cell `$procmux$2554' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_DATA[0:0]$960 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2554' from module `\fwrisc_tracer'.
  Cell `$procmux$2560' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$414_EN[0:0]$947 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2560' from module `\fwrisc_tracer'.
  Cell `$procmux$2566' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_EN[0:0]$950 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2566' from module `\fwrisc_tracer'.
  Cell `$procmux$2569' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_DATA[0:0]$949 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2569' from module `\fwrisc_tracer'.
  Cell `$procmux$2575' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$412_EN[0:0]$936 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2575' from module `\fwrisc_tracer'.
  Cell `$procmux$2581' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_EN[0:0]$939 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2581' from module `\fwrisc_tracer'.
  Cell `$procmux$2584' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_DATA[0:0]$938 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2584' from module `\fwrisc_tracer'.
  Cell `$procmux$2590' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$410_EN[0:0]$925 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2590' from module `\fwrisc_tracer'.
  Cell `$procmux$2596' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_EN[0:0]$928 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2596' from module `\fwrisc_tracer'.
  Cell `$procmux$2599' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_DATA[0:0]$927 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2599' from module `\fwrisc_tracer'.
  Cell `$procmux$2605' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$408_EN[0:0]$914 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2605' from module `\fwrisc_tracer'.
  Cell `$procmux$2611' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_EN[0:0]$917 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2611' from module `\fwrisc_tracer'.
  Cell `$procmux$2614' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_DATA[0:0]$916 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2614' from module `\fwrisc_tracer'.
  Cell `$procmux$2620' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$406_EN[0:0]$903 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2620' from module `\fwrisc_tracer'.
  Cell `$procmux$2626' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_EN[0:0]$906 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2626' from module `\fwrisc_tracer'.
  Cell `$procmux$2629' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_DATA[0:0]$905 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2629' from module `\fwrisc_tracer'.
  Cell `$procmux$2635' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$404_EN[0:0]$892 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2635' from module `\fwrisc_tracer'.
  Cell `$procmux$2641' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_EN[0:0]$895 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2641' from module `\fwrisc_tracer'.
  Cell `$procmux$2644' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_DATA[0:0]$894 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2644' from module `\fwrisc_tracer'.
  Cell `$procmux$2650' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$402_EN[0:0]$881 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2650' from module `\fwrisc_tracer'.
  Cell `$procmux$2656' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_EN[0:0]$884 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2656' from module `\fwrisc_tracer'.
  Cell `$procmux$2659' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_DATA[0:0]$883 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2659' from module `\fwrisc_tracer'.
  Cell `$procmux$2665' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$400_EN[0:0]$870 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2665' from module `\fwrisc_tracer'.
  Cell `$procmux$2671' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_EN[0:0]$873 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2671' from module `\fwrisc_tracer'.
  Cell `$procmux$2674' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_DATA[0:0]$872 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2674' from module `\fwrisc_tracer'.
  Cell `$procmux$2680' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$398_EN[0:0]$859 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2680' from module `\fwrisc_tracer'.
  Cell `$procmux$2686' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_EN[0:0]$862 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2686' from module `\fwrisc_tracer'.
  Cell `$procmux$2689' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_DATA[0:0]$861 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2689' from module `\fwrisc_tracer'.
  Cell `$procmux$2695' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$396_EN[0:0]$848 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2695' from module `\fwrisc_tracer'.
  Cell `$procmux$2701' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_EN[0:0]$851 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2701' from module `\fwrisc_tracer'.
  Cell `$procmux$2704' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_DATA[0:0]$850 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2704' from module `\fwrisc_tracer'.
  Cell `$procmux$2710' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$394_EN[0:0]$837 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2710' from module `\fwrisc_tracer'.
  Cell `$procmux$2716' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_EN[0:0]$840 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2716' from module `\fwrisc_tracer'.
  Cell `$procmux$2719' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_DATA[0:0]$839 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2719' from module `\fwrisc_tracer'.
  Cell `$procmux$2725' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$392_EN[0:0]$826 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2725' from module `\fwrisc_tracer'.
  Cell `$procmux$2731' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_EN[0:0]$829 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2731' from module `\fwrisc_tracer'.
  Cell `$procmux$2734' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_DATA[0:0]$828 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2734' from module `\fwrisc_tracer'.
  Cell `$procmux$2740' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$390_EN[0:0]$815 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2740' from module `\fwrisc_tracer'.
  Cell `$procmux$2746' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_EN[0:0]$818 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2746' from module `\fwrisc_tracer'.
  Cell `$procmux$2749' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_DATA[0:0]$817 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2749' from module `\fwrisc_tracer'.
  Cell `$procmux$2755' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:96$388_EN[0:0]$804 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2755' from module `\fwrisc_tracer'.
  Cell `$procmux$2761' is identical to cell `$procmux$1825'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_EN[0:0]$807 = $0$formal$fwrisc_formal_arith_checker.sv:96$512_EN[0:0]$1486
    Removing $mux cell `$procmux$2761' from module `\fwrisc_tracer'.
  Cell `$procmux$2764' is identical to cell `$procmux$1834'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_DATA[0:0]$806 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA[0:0]$1488
    Removing $mux cell `$procmux$2764' from module `\fwrisc_tracer'.
  Cell `$procmux$2779' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_EN[0:0]$797 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2779' from module `\fwrisc_tracer'.
  Cell `$procmux$2782' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_DATA[0:0]$796 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2782' from module `\fwrisc_tracer'.
  Cell `$procmux$2788' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_EN[0:0]$793 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2788' from module `\fwrisc_tracer'.
  Cell `$procmux$2791' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_DATA[0:0]$792 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2791' from module `\fwrisc_tracer'.
  Cell `$procmux$2797' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_EN[0:0]$789 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2797' from module `\fwrisc_tracer'.
  Cell `$procmux$2800' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_DATA[0:0]$788 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2800' from module `\fwrisc_tracer'.
  Cell `$procmux$2806' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_EN[0:0]$785 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2806' from module `\fwrisc_tracer'.
  Cell `$procmux$2809' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_DATA[0:0]$784 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2809' from module `\fwrisc_tracer'.
  Cell `$procmux$2815' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_EN[0:0]$781 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2815' from module `\fwrisc_tracer'.
  Cell `$procmux$2818' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_DATA[0:0]$780 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2818' from module `\fwrisc_tracer'.
  Cell `$procmux$2824' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_EN[0:0]$777 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2824' from module `\fwrisc_tracer'.
  Cell `$procmux$2827' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_DATA[0:0]$776 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2827' from module `\fwrisc_tracer'.
  Cell `$procmux$2833' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_EN[0:0]$773 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2833' from module `\fwrisc_tracer'.
  Cell `$procmux$2836' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_DATA[0:0]$772 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2836' from module `\fwrisc_tracer'.
  Cell `$procmux$2842' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_EN[0:0]$769 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2842' from module `\fwrisc_tracer'.
  Cell `$procmux$2845' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_DATA[0:0]$768 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2845' from module `\fwrisc_tracer'.
  Cell `$procmux$2851' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_EN[0:0]$765 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2851' from module `\fwrisc_tracer'.
  Cell `$procmux$2854' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_DATA[0:0]$764 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2854' from module `\fwrisc_tracer'.
  Cell `$procmux$2860' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_EN[0:0]$761 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2860' from module `\fwrisc_tracer'.
  Cell `$procmux$2863' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_DATA[0:0]$760 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2863' from module `\fwrisc_tracer'.
  Cell `$procmux$2869' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_EN[0:0]$757 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2869' from module `\fwrisc_tracer'.
  Cell `$procmux$2872' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_DATA[0:0]$756 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2872' from module `\fwrisc_tracer'.
  Cell `$procmux$2878' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_EN[0:0]$753 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2878' from module `\fwrisc_tracer'.
  Cell `$procmux$2881' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_DATA[0:0]$752 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2881' from module `\fwrisc_tracer'.
  Cell `$procmux$2887' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_EN[0:0]$749 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2887' from module `\fwrisc_tracer'.
  Cell `$procmux$2890' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_DATA[0:0]$748 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2890' from module `\fwrisc_tracer'.
  Cell `$procmux$2896' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_EN[0:0]$745 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2896' from module `\fwrisc_tracer'.
  Cell `$procmux$2899' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_DATA[0:0]$744 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2899' from module `\fwrisc_tracer'.
  Cell `$procmux$2905' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_EN[0:0]$741 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2905' from module `\fwrisc_tracer'.
  Cell `$procmux$2908' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_DATA[0:0]$740 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2908' from module `\fwrisc_tracer'.
  Cell `$procmux$2914' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_EN[0:0]$737 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2914' from module `\fwrisc_tracer'.
  Cell `$procmux$2917' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_DATA[0:0]$736 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2917' from module `\fwrisc_tracer'.
  Cell `$procmux$2923' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_EN[0:0]$733 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2923' from module `\fwrisc_tracer'.
  Cell `$procmux$2926' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_DATA[0:0]$732 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2926' from module `\fwrisc_tracer'.
  Cell `$procmux$2932' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_EN[0:0]$729 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2932' from module `\fwrisc_tracer'.
  Cell `$procmux$2935' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_DATA[0:0]$728 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2935' from module `\fwrisc_tracer'.
  Cell `$procmux$2941' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_EN[0:0]$725 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2941' from module `\fwrisc_tracer'.
  Cell `$procmux$2944' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_DATA[0:0]$724 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2944' from module `\fwrisc_tracer'.
  Cell `$procmux$2950' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_EN[0:0]$721 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2950' from module `\fwrisc_tracer'.
  Cell `$procmux$2953' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_DATA[0:0]$720 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2953' from module `\fwrisc_tracer'.
  Cell `$procmux$2959' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_EN[0:0]$717 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2959' from module `\fwrisc_tracer'.
  Cell `$procmux$2962' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_DATA[0:0]$716 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2962' from module `\fwrisc_tracer'.
  Cell `$procmux$2968' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_EN[0:0]$713 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2968' from module `\fwrisc_tracer'.
  Cell `$procmux$2971' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_DATA[0:0]$712 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2971' from module `\fwrisc_tracer'.
  Cell `$procmux$2977' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_EN[0:0]$709 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2977' from module `\fwrisc_tracer'.
  Cell `$procmux$2980' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_DATA[0:0]$708 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2980' from module `\fwrisc_tracer'.
  Cell `$procmux$2986' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_EN[0:0]$705 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2986' from module `\fwrisc_tracer'.
  Cell `$procmux$2989' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_DATA[0:0]$704 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2989' from module `\fwrisc_tracer'.
  Cell `$procmux$2995' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_EN[0:0]$701 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$2995' from module `\fwrisc_tracer'.
  Cell `$procmux$2998' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_DATA[0:0]$700 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$2998' from module `\fwrisc_tracer'.
  Cell `$procmux$3004' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_EN[0:0]$697 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3004' from module `\fwrisc_tracer'.
  Cell `$procmux$3007' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_DATA[0:0]$696 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3007' from module `\fwrisc_tracer'.
  Cell `$procmux$3013' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_EN[0:0]$693 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3013' from module `\fwrisc_tracer'.
  Cell `$procmux$3016' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_DATA[0:0]$692 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3016' from module `\fwrisc_tracer'.
  Cell `$procmux$3022' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_EN[0:0]$689 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3022' from module `\fwrisc_tracer'.
  Cell `$procmux$3025' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_DATA[0:0]$688 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3025' from module `\fwrisc_tracer'.
  Cell `$procmux$3031' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_EN[0:0]$685 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3031' from module `\fwrisc_tracer'.
  Cell `$procmux$3034' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_DATA[0:0]$684 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3034' from module `\fwrisc_tracer'.
  Cell `$procmux$3040' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_EN[0:0]$681 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3040' from module `\fwrisc_tracer'.
  Cell `$procmux$3043' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_DATA[0:0]$680 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3043' from module `\fwrisc_tracer'.
  Cell `$procmux$3049' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_EN[0:0]$677 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3049' from module `\fwrisc_tracer'.
  Cell `$procmux$3052' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_DATA[0:0]$676 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3052' from module `\fwrisc_tracer'.
  Cell `$procmux$3058' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_EN[0:0]$673 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3058' from module `\fwrisc_tracer'.
  Cell `$procmux$3061' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_DATA[0:0]$672 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3061' from module `\fwrisc_tracer'.
  Cell `$procmux$3067' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_EN[0:0]$669 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3067' from module `\fwrisc_tracer'.
  Cell `$procmux$3070' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_DATA[0:0]$668 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3070' from module `\fwrisc_tracer'.
  Cell `$procmux$3076' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_EN[0:0]$665 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3076' from module `\fwrisc_tracer'.
  Cell `$procmux$3079' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_DATA[0:0]$664 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3079' from module `\fwrisc_tracer'.
  Cell `$procmux$3085' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_EN[0:0]$661 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3085' from module `\fwrisc_tracer'.
  Cell `$procmux$3088' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_DATA[0:0]$660 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3088' from module `\fwrisc_tracer'.
  Cell `$procmux$3094' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_EN[0:0]$657 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3094' from module `\fwrisc_tracer'.
  Cell `$procmux$3097' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_DATA[0:0]$656 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3097' from module `\fwrisc_tracer'.
  Cell `$procmux$3103' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_EN[0:0]$653 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3103' from module `\fwrisc_tracer'.
  Cell `$procmux$3106' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_DATA[0:0]$652 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3106' from module `\fwrisc_tracer'.
  Cell `$procmux$3112' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_EN[0:0]$649 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3112' from module `\fwrisc_tracer'.
  Cell `$procmux$3115' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_DATA[0:0]$648 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3115' from module `\fwrisc_tracer'.
  Cell `$procmux$3121' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_EN[0:0]$645 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3121' from module `\fwrisc_tracer'.
  Cell `$procmux$3124' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_DATA[0:0]$644 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3124' from module `\fwrisc_tracer'.
  Cell `$procmux$3130' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_EN[0:0]$641 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3130' from module `\fwrisc_tracer'.
  Cell `$procmux$3133' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_DATA[0:0]$640 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3133' from module `\fwrisc_tracer'.
  Cell `$procmux$3139' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_EN[0:0]$637 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3139' from module `\fwrisc_tracer'.
  Cell `$procmux$3142' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_DATA[0:0]$636 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3142' from module `\fwrisc_tracer'.
  Cell `$procmux$3148' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_EN[0:0]$633 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3148' from module `\fwrisc_tracer'.
  Cell `$procmux$3151' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_DATA[0:0]$632 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3151' from module `\fwrisc_tracer'.
  Cell `$procmux$3157' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_EN[0:0]$629 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3157' from module `\fwrisc_tracer'.
  Cell `$procmux$3160' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_DATA[0:0]$628 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3160' from module `\fwrisc_tracer'.
  Cell `$procmux$3166' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_EN[0:0]$625 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3166' from module `\fwrisc_tracer'.
  Cell `$procmux$3169' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_DATA[0:0]$624 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3169' from module `\fwrisc_tracer'.
  Cell `$procmux$3175' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_EN[0:0]$621 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3175' from module `\fwrisc_tracer'.
  Cell `$procmux$3178' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_DATA[0:0]$620 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3178' from module `\fwrisc_tracer'.
  Cell `$procmux$3184' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_EN[0:0]$617 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3184' from module `\fwrisc_tracer'.
  Cell `$procmux$3187' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_DATA[0:0]$616 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3187' from module `\fwrisc_tracer'.
  Cell `$procmux$3193' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_EN[0:0]$613 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3193' from module `\fwrisc_tracer'.
  Cell `$procmux$3196' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_DATA[0:0]$612 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3196' from module `\fwrisc_tracer'.
  Cell `$procmux$3202' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_EN[0:0]$609 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3202' from module `\fwrisc_tracer'.
  Cell `$procmux$3205' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_DATA[0:0]$608 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3205' from module `\fwrisc_tracer'.
  Cell `$procmux$3211' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_EN[0:0]$605 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3211' from module `\fwrisc_tracer'.
  Cell `$procmux$3214' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_DATA[0:0]$604 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3214' from module `\fwrisc_tracer'.
  Cell `$procmux$3220' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_EN[0:0]$601 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3220' from module `\fwrisc_tracer'.
  Cell `$procmux$3223' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_DATA[0:0]$600 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3223' from module `\fwrisc_tracer'.
  Cell `$procmux$3229' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_EN[0:0]$597 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3229' from module `\fwrisc_tracer'.
  Cell `$procmux$3232' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_DATA[0:0]$596 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3232' from module `\fwrisc_tracer'.
  Cell `$procmux$3238' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_EN[0:0]$593 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3238' from module `\fwrisc_tracer'.
  Cell `$procmux$3241' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_DATA[0:0]$592 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3241' from module `\fwrisc_tracer'.
  Cell `$procmux$3247' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_EN[0:0]$589 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3247' from module `\fwrisc_tracer'.
  Cell `$procmux$3250' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_DATA[0:0]$588 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3250' from module `\fwrisc_tracer'.
  Cell `$procmux$3256' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_EN[0:0]$585 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3256' from module `\fwrisc_tracer'.
  Cell `$procmux$3259' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_DATA[0:0]$584 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3259' from module `\fwrisc_tracer'.
  Cell `$procmux$3265' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_EN[0:0]$581 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3265' from module `\fwrisc_tracer'.
  Cell `$procmux$3268' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_DATA[0:0]$580 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3268' from module `\fwrisc_tracer'.
  Cell `$procmux$3274' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_EN[0:0]$577 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3274' from module `\fwrisc_tracer'.
  Cell `$procmux$3277' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_DATA[0:0]$576 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3277' from module `\fwrisc_tracer'.
  Cell `$procmux$3283' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_EN[0:0]$573 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3283' from module `\fwrisc_tracer'.
  Cell `$procmux$3286' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_DATA[0:0]$572 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3286' from module `\fwrisc_tracer'.
  Cell `$procmux$3292' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_EN[0:0]$569 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3292' from module `\fwrisc_tracer'.
  Cell `$procmux$3295' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_DATA[0:0]$568 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3295' from module `\fwrisc_tracer'.
  Cell `$procmux$3301' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_EN[0:0]$565 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3301' from module `\fwrisc_tracer'.
  Cell `$procmux$3304' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_DATA[0:0]$564 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3304' from module `\fwrisc_tracer'.
  Cell `$procmux$3310' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_EN[0:0]$561 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3310' from module `\fwrisc_tracer'.
  Cell `$procmux$3313' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_DATA[0:0]$560 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3313' from module `\fwrisc_tracer'.
  Cell `$procmux$3319' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_EN[0:0]$557 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3319' from module `\fwrisc_tracer'.
  Cell `$procmux$3322' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_DATA[0:0]$556 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3322' from module `\fwrisc_tracer'.
  Cell `$procmux$3328' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_EN[0:0]$553 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3328' from module `\fwrisc_tracer'.
  Cell `$procmux$3331' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_DATA[0:0]$552 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3331' from module `\fwrisc_tracer'.
  Cell `$procmux$3337' is identical to cell `$procmux$2770'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN[0:0]$549 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN[0:0]$801
    Removing $mux cell `$procmux$3337' from module `\fwrisc_tracer'.
  Cell `$procmux$3340' is identical to cell `$procmux$2773'.
    Redirecting output \Y: $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_DATA[0:0]$548 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA[0:0]$800
    Removing $mux cell `$procmux$3340' from module `\fwrisc_tracer'.
  Cell `$procmux$3352' is identical to cell `$procmux$3346'.
    Redirecting output \Y: $0$formal$fwrisc_formal_arith_checker.sv:81$322_EN[0:0]$533 = $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
    Removing $mux cell `$procmux$3352' from module `\fwrisc_tracer'.
  Cell `$procmux$3398' is identical to cell `$procmux$3380'.
    Redirecting output \Y: $procmux$3398_Y [0] = $procmux$3380_Y
    Removing $mux cell `$procmux$3398' from module `\fwrisc_tracer'.
  Cell `$procmux$3400' is identical to cell `$procmux$3382'.
    Redirecting output \Y: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_EN[31:0]$521 [0] = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_EN[0:0]$518
    Removing $mux cell `$procmux$3400' from module `\fwrisc_tracer'.
  Cell `$procmux$3410' is identical to cell `$procmux$3392'.
    Redirecting output \Y: $procmux$3410_Y = $procmux$3392_Y
    Removing $mux cell `$procmux$3410' from module `\fwrisc_tracer'.
  Cell `$procmux$3412' is identical to cell `$procmux$3394'.
    Redirecting output \Y: $0$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_ADDR[5:0]$519 = $0$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_ADDR[5:0]$516
    Removing $mux cell `$procmux$3412' from module `\fwrisc_tracer'.
  Cell `$procmux$3415' is identical to cell `$procmux$3346'.
    Redirecting output \Y: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN[31:0]$524 [0] = $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
    Removing $mux cell `$procmux$3415' from module `\fwrisc_tracer'.
  Cell `$procmux$3424' is identical to cell `$procmux$3346'.
    Redirecting output \Y: $0$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN[31:0]$527 [0] = $0$formal$fwrisc_formal_arith_checker.sv:79$321_EN[0:0]$531
    Removing $mux cell `$procmux$3424' from module `\fwrisc_tracer'.
  Cell `$procdff$4381' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$510_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4381' from module `\fwrisc_tracer'.
  Cell `$procdff$4383' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4383' from module `\fwrisc_tracer'.
  Cell `$procdff$4384' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$511_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4384' from module `\fwrisc_tracer'.
  Cell `$procdff$4386' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$508_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4386' from module `\fwrisc_tracer'.
  Cell `$procdff$4388' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4388' from module `\fwrisc_tracer'.
  Cell `$procdff$4389' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$509_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4389' from module `\fwrisc_tracer'.
  Cell `$procdff$4391' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$506_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4391' from module `\fwrisc_tracer'.
  Cell `$procdff$4393' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4393' from module `\fwrisc_tracer'.
  Cell `$procdff$4394' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$507_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4394' from module `\fwrisc_tracer'.
  Cell `$procdff$4396' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$504_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4396' from module `\fwrisc_tracer'.
  Cell `$procdff$4398' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4398' from module `\fwrisc_tracer'.
  Cell `$procdff$4399' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$505_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4399' from module `\fwrisc_tracer'.
  Cell `$procdff$4401' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$502_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4401' from module `\fwrisc_tracer'.
  Cell `$procdff$4403' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4403' from module `\fwrisc_tracer'.
  Cell `$procdff$4404' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$503_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4404' from module `\fwrisc_tracer'.
  Cell `$procdff$4406' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$500_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4406' from module `\fwrisc_tracer'.
  Cell `$procdff$4408' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4408' from module `\fwrisc_tracer'.
  Cell `$procdff$4409' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$501_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4409' from module `\fwrisc_tracer'.
  Cell `$procdff$4411' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$498_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4411' from module `\fwrisc_tracer'.
  Cell `$procdff$4413' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4413' from module `\fwrisc_tracer'.
  Cell `$procdff$4414' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$499_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4414' from module `\fwrisc_tracer'.
  Cell `$procdff$4416' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$496_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4416' from module `\fwrisc_tracer'.
  Cell `$procdff$4418' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4418' from module `\fwrisc_tracer'.
  Cell `$procdff$4419' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$497_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4419' from module `\fwrisc_tracer'.
  Cell `$procdff$4421' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$494_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4421' from module `\fwrisc_tracer'.
  Cell `$procdff$4423' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4423' from module `\fwrisc_tracer'.
  Cell `$procdff$4424' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$495_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4424' from module `\fwrisc_tracer'.
  Cell `$procdff$4426' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$492_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4426' from module `\fwrisc_tracer'.
  Cell `$procdff$4428' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4428' from module `\fwrisc_tracer'.
  Cell `$procdff$4429' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$493_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4429' from module `\fwrisc_tracer'.
  Cell `$procdff$4431' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$490_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4431' from module `\fwrisc_tracer'.
  Cell `$procdff$4433' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4433' from module `\fwrisc_tracer'.
  Cell `$procdff$4434' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$491_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4434' from module `\fwrisc_tracer'.
  Cell `$procdff$4436' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$488_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4436' from module `\fwrisc_tracer'.
  Cell `$procdff$4438' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4438' from module `\fwrisc_tracer'.
  Cell `$procdff$4439' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$489_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4439' from module `\fwrisc_tracer'.
  Cell `$procdff$4441' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$486_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4441' from module `\fwrisc_tracer'.
  Cell `$procdff$4443' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4443' from module `\fwrisc_tracer'.
  Cell `$procdff$4444' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$487_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4444' from module `\fwrisc_tracer'.
  Cell `$procdff$4446' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$484_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4446' from module `\fwrisc_tracer'.
  Cell `$procdff$4448' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4448' from module `\fwrisc_tracer'.
  Cell `$procdff$4449' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$485_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4449' from module `\fwrisc_tracer'.
  Cell `$procdff$4451' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$482_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4451' from module `\fwrisc_tracer'.
  Cell `$procdff$4453' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4453' from module `\fwrisc_tracer'.
  Cell `$procdff$4454' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$483_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4454' from module `\fwrisc_tracer'.
  Cell `$procdff$4456' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$480_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4456' from module `\fwrisc_tracer'.
  Cell `$procdff$4458' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4458' from module `\fwrisc_tracer'.
  Cell `$procdff$4459' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$481_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4459' from module `\fwrisc_tracer'.
  Cell `$procdff$4461' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$478_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4461' from module `\fwrisc_tracer'.
  Cell `$procdff$4463' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4463' from module `\fwrisc_tracer'.
  Cell `$procdff$4464' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$479_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4464' from module `\fwrisc_tracer'.
  Cell `$procdff$4466' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$476_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4466' from module `\fwrisc_tracer'.
  Cell `$procdff$4468' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4468' from module `\fwrisc_tracer'.
  Cell `$procdff$4469' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$477_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4469' from module `\fwrisc_tracer'.
  Cell `$procdff$4471' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$474_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4471' from module `\fwrisc_tracer'.
  Cell `$procdff$4473' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4473' from module `\fwrisc_tracer'.
  Cell `$procdff$4474' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$475_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4474' from module `\fwrisc_tracer'.
  Cell `$procdff$4476' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$472_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4476' from module `\fwrisc_tracer'.
  Cell `$procdff$4478' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4478' from module `\fwrisc_tracer'.
  Cell `$procdff$4479' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$473_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4479' from module `\fwrisc_tracer'.
  Cell `$procdff$4481' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$470_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4481' from module `\fwrisc_tracer'.
  Cell `$procdff$4483' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4483' from module `\fwrisc_tracer'.
  Cell `$procdff$4484' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$471_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4484' from module `\fwrisc_tracer'.
  Cell `$procdff$4486' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$468_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4486' from module `\fwrisc_tracer'.
  Cell `$procdff$4488' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4488' from module `\fwrisc_tracer'.
  Cell `$procdff$4489' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$469_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4489' from module `\fwrisc_tracer'.
  Cell `$procdff$4491' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$466_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4491' from module `\fwrisc_tracer'.
  Cell `$procdff$4493' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4493' from module `\fwrisc_tracer'.
  Cell `$procdff$4494' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$467_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4494' from module `\fwrisc_tracer'.
  Cell `$procdff$4496' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$464_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4496' from module `\fwrisc_tracer'.
  Cell `$procdff$4498' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4498' from module `\fwrisc_tracer'.
  Cell `$procdff$4499' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$465_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4499' from module `\fwrisc_tracer'.
  Cell `$procdff$4501' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$462_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4501' from module `\fwrisc_tracer'.
  Cell `$procdff$4503' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4503' from module `\fwrisc_tracer'.
  Cell `$procdff$4504' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$463_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4504' from module `\fwrisc_tracer'.
  Cell `$procdff$4506' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$460_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4506' from module `\fwrisc_tracer'.
  Cell `$procdff$4508' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4508' from module `\fwrisc_tracer'.
  Cell `$procdff$4509' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$461_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4509' from module `\fwrisc_tracer'.
  Cell `$procdff$4511' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$458_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4511' from module `\fwrisc_tracer'.
  Cell `$procdff$4513' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4513' from module `\fwrisc_tracer'.
  Cell `$procdff$4514' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$459_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4514' from module `\fwrisc_tracer'.
  Cell `$procdff$4516' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$456_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4516' from module `\fwrisc_tracer'.
  Cell `$procdff$4518' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4518' from module `\fwrisc_tracer'.
  Cell `$procdff$4519' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$457_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4519' from module `\fwrisc_tracer'.
  Cell `$procdff$4521' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$454_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4521' from module `\fwrisc_tracer'.
  Cell `$procdff$4523' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4523' from module `\fwrisc_tracer'.
  Cell `$procdff$4524' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$455_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4524' from module `\fwrisc_tracer'.
  Cell `$procdff$4526' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$452_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4526' from module `\fwrisc_tracer'.
  Cell `$procdff$4528' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4528' from module `\fwrisc_tracer'.
  Cell `$procdff$4529' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$453_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4529' from module `\fwrisc_tracer'.
  Cell `$procdff$4531' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$450_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4531' from module `\fwrisc_tracer'.
  Cell `$procdff$4533' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4533' from module `\fwrisc_tracer'.
  Cell `$procdff$4534' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$451_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4534' from module `\fwrisc_tracer'.
  Cell `$procdff$4536' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$448_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4536' from module `\fwrisc_tracer'.
  Cell `$procdff$4538' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4538' from module `\fwrisc_tracer'.
  Cell `$procdff$4539' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$449_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4539' from module `\fwrisc_tracer'.
  Cell `$procdff$4541' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$446_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4541' from module `\fwrisc_tracer'.
  Cell `$procdff$4543' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4543' from module `\fwrisc_tracer'.
  Cell `$procdff$4544' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$447_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4544' from module `\fwrisc_tracer'.
  Cell `$procdff$4546' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$444_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4546' from module `\fwrisc_tracer'.
  Cell `$procdff$4548' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4548' from module `\fwrisc_tracer'.
  Cell `$procdff$4549' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$445_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4549' from module `\fwrisc_tracer'.
  Cell `$procdff$4551' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$442_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4551' from module `\fwrisc_tracer'.
  Cell `$procdff$4553' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4553' from module `\fwrisc_tracer'.
  Cell `$procdff$4554' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$443_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4554' from module `\fwrisc_tracer'.
  Cell `$procdff$4556' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$440_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4556' from module `\fwrisc_tracer'.
  Cell `$procdff$4558' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4558' from module `\fwrisc_tracer'.
  Cell `$procdff$4559' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$441_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4559' from module `\fwrisc_tracer'.
  Cell `$procdff$4561' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$438_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4561' from module `\fwrisc_tracer'.
  Cell `$procdff$4563' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4563' from module `\fwrisc_tracer'.
  Cell `$procdff$4564' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$439_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4564' from module `\fwrisc_tracer'.
  Cell `$procdff$4566' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$436_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4566' from module `\fwrisc_tracer'.
  Cell `$procdff$4568' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4568' from module `\fwrisc_tracer'.
  Cell `$procdff$4569' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$437_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4569' from module `\fwrisc_tracer'.
  Cell `$procdff$4571' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$434_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4571' from module `\fwrisc_tracer'.
  Cell `$procdff$4573' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4573' from module `\fwrisc_tracer'.
  Cell `$procdff$4574' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$435_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4574' from module `\fwrisc_tracer'.
  Cell `$procdff$4576' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$432_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4576' from module `\fwrisc_tracer'.
  Cell `$procdff$4578' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4578' from module `\fwrisc_tracer'.
  Cell `$procdff$4579' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$433_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4579' from module `\fwrisc_tracer'.
  Cell `$procdff$4581' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$430_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4581' from module `\fwrisc_tracer'.
  Cell `$procdff$4583' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4583' from module `\fwrisc_tracer'.
  Cell `$procdff$4584' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$431_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4584' from module `\fwrisc_tracer'.
  Cell `$procdff$4586' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$428_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4586' from module `\fwrisc_tracer'.
  Cell `$procdff$4588' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4588' from module `\fwrisc_tracer'.
  Cell `$procdff$4589' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$429_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4589' from module `\fwrisc_tracer'.
  Cell `$procdff$4591' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$426_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4591' from module `\fwrisc_tracer'.
  Cell `$procdff$4593' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4593' from module `\fwrisc_tracer'.
  Cell `$procdff$4594' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$427_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4594' from module `\fwrisc_tracer'.
  Cell `$procdff$4596' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$424_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4596' from module `\fwrisc_tracer'.
  Cell `$procdff$4598' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4598' from module `\fwrisc_tracer'.
  Cell `$procdff$4599' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$425_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4599' from module `\fwrisc_tracer'.
  Cell `$procdff$4601' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$422_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4601' from module `\fwrisc_tracer'.
  Cell `$procdff$4603' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4603' from module `\fwrisc_tracer'.
  Cell `$procdff$4604' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$423_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4604' from module `\fwrisc_tracer'.
  Cell `$procdff$4606' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$420_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4606' from module `\fwrisc_tracer'.
  Cell `$procdff$4608' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4608' from module `\fwrisc_tracer'.
  Cell `$procdff$4609' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$421_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4609' from module `\fwrisc_tracer'.
  Cell `$procdff$4611' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$418_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4611' from module `\fwrisc_tracer'.
  Cell `$procdff$4613' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4613' from module `\fwrisc_tracer'.
  Cell `$procdff$4614' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$419_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4614' from module `\fwrisc_tracer'.
  Cell `$procdff$4616' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$416_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4616' from module `\fwrisc_tracer'.
  Cell `$procdff$4618' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4618' from module `\fwrisc_tracer'.
  Cell `$procdff$4619' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$417_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4619' from module `\fwrisc_tracer'.
  Cell `$procdff$4621' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$414_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4621' from module `\fwrisc_tracer'.
  Cell `$procdff$4623' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4623' from module `\fwrisc_tracer'.
  Cell `$procdff$4624' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$415_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4624' from module `\fwrisc_tracer'.
  Cell `$procdff$4626' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$412_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4626' from module `\fwrisc_tracer'.
  Cell `$procdff$4628' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4628' from module `\fwrisc_tracer'.
  Cell `$procdff$4629' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$413_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4629' from module `\fwrisc_tracer'.
  Cell `$procdff$4631' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$410_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4631' from module `\fwrisc_tracer'.
  Cell `$procdff$4633' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4633' from module `\fwrisc_tracer'.
  Cell `$procdff$4634' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$411_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4634' from module `\fwrisc_tracer'.
  Cell `$procdff$4636' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$408_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4636' from module `\fwrisc_tracer'.
  Cell `$procdff$4638' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4638' from module `\fwrisc_tracer'.
  Cell `$procdff$4639' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$409_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4639' from module `\fwrisc_tracer'.
  Cell `$procdff$4641' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$406_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4641' from module `\fwrisc_tracer'.
  Cell `$procdff$4643' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4643' from module `\fwrisc_tracer'.
  Cell `$procdff$4644' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$407_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4644' from module `\fwrisc_tracer'.
  Cell `$procdff$4646' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$404_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4646' from module `\fwrisc_tracer'.
  Cell `$procdff$4648' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4648' from module `\fwrisc_tracer'.
  Cell `$procdff$4649' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$405_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4649' from module `\fwrisc_tracer'.
  Cell `$procdff$4651' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$402_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4651' from module `\fwrisc_tracer'.
  Cell `$procdff$4653' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4653' from module `\fwrisc_tracer'.
  Cell `$procdff$4654' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$403_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4654' from module `\fwrisc_tracer'.
  Cell `$procdff$4656' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$400_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4656' from module `\fwrisc_tracer'.
  Cell `$procdff$4658' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4658' from module `\fwrisc_tracer'.
  Cell `$procdff$4659' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$401_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4659' from module `\fwrisc_tracer'.
  Cell `$procdff$4661' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$398_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4661' from module `\fwrisc_tracer'.
  Cell `$procdff$4663' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4663' from module `\fwrisc_tracer'.
  Cell `$procdff$4664' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$399_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4664' from module `\fwrisc_tracer'.
  Cell `$procdff$4666' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$396_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4666' from module `\fwrisc_tracer'.
  Cell `$procdff$4668' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4668' from module `\fwrisc_tracer'.
  Cell `$procdff$4669' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$397_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4669' from module `\fwrisc_tracer'.
  Cell `$procdff$4671' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$394_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4671' from module `\fwrisc_tracer'.
  Cell `$procdff$4673' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4673' from module `\fwrisc_tracer'.
  Cell `$procdff$4674' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$395_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4674' from module `\fwrisc_tracer'.
  Cell `$procdff$4676' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$392_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4676' from module `\fwrisc_tracer'.
  Cell `$procdff$4678' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4678' from module `\fwrisc_tracer'.
  Cell `$procdff$4679' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$393_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4679' from module `\fwrisc_tracer'.
  Cell `$procdff$4681' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$390_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4681' from module `\fwrisc_tracer'.
  Cell `$procdff$4683' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4683' from module `\fwrisc_tracer'.
  Cell `$procdff$4684' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$391_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4684' from module `\fwrisc_tracer'.
  Cell `$procdff$4686' is identical to cell `$procdff$4376'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:96$388_EN = $formal$fwrisc_formal_arith_checker.sv:96$512_EN
    Removing $dff cell `$procdff$4686' from module `\fwrisc_tracer'.
  Cell `$procdff$4688' is identical to cell `$procdff$4378'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_DATA
    Removing $dff cell `$procdff$4688' from module `\fwrisc_tracer'.
  Cell `$procdff$4689' is identical to cell `$procdff$4379'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$389_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$513_EN
    Removing $dff cell `$procdff$4689' from module `\fwrisc_tracer'.
  Cell `$procdff$4694' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4694' from module `\fwrisc_tracer'.
  Cell `$procdff$4695' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$386_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4695' from module `\fwrisc_tracer'.
  Cell `$procdff$4697' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4697' from module `\fwrisc_tracer'.
  Cell `$procdff$4698' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$385_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4698' from module `\fwrisc_tracer'.
  Cell `$procdff$4700' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4700' from module `\fwrisc_tracer'.
  Cell `$procdff$4701' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$384_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4701' from module `\fwrisc_tracer'.
  Cell `$procdff$4703' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4703' from module `\fwrisc_tracer'.
  Cell `$procdff$4704' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$383_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4704' from module `\fwrisc_tracer'.
  Cell `$procdff$4706' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4706' from module `\fwrisc_tracer'.
  Cell `$procdff$4707' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$382_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4707' from module `\fwrisc_tracer'.
  Cell `$procdff$4709' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4709' from module `\fwrisc_tracer'.
  Cell `$procdff$4710' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$381_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4710' from module `\fwrisc_tracer'.
  Cell `$procdff$4712' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4712' from module `\fwrisc_tracer'.
  Cell `$procdff$4713' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$380_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4713' from module `\fwrisc_tracer'.
  Cell `$procdff$4715' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4715' from module `\fwrisc_tracer'.
  Cell `$procdff$4716' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$379_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4716' from module `\fwrisc_tracer'.
  Cell `$procdff$4718' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4718' from module `\fwrisc_tracer'.
  Cell `$procdff$4719' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$378_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4719' from module `\fwrisc_tracer'.
  Cell `$procdff$4721' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4721' from module `\fwrisc_tracer'.
  Cell `$procdff$4722' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$377_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4722' from module `\fwrisc_tracer'.
  Cell `$procdff$4724' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4724' from module `\fwrisc_tracer'.
  Cell `$procdff$4725' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$376_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4725' from module `\fwrisc_tracer'.
  Cell `$procdff$4727' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4727' from module `\fwrisc_tracer'.
  Cell `$procdff$4728' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$375_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4728' from module `\fwrisc_tracer'.
  Cell `$procdff$4730' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4730' from module `\fwrisc_tracer'.
  Cell `$procdff$4731' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$374_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4731' from module `\fwrisc_tracer'.
  Cell `$procdff$4733' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4733' from module `\fwrisc_tracer'.
  Cell `$procdff$4734' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$373_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4734' from module `\fwrisc_tracer'.
  Cell `$procdff$4736' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4736' from module `\fwrisc_tracer'.
  Cell `$procdff$4737' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$372_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4737' from module `\fwrisc_tracer'.
  Cell `$procdff$4739' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4739' from module `\fwrisc_tracer'.
  Cell `$procdff$4740' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$371_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4740' from module `\fwrisc_tracer'.
  Cell `$procdff$4742' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4742' from module `\fwrisc_tracer'.
  Cell `$procdff$4743' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$370_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4743' from module `\fwrisc_tracer'.
  Cell `$procdff$4745' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4745' from module `\fwrisc_tracer'.
  Cell `$procdff$4746' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$369_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4746' from module `\fwrisc_tracer'.
  Cell `$procdff$4748' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4748' from module `\fwrisc_tracer'.
  Cell `$procdff$4749' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$368_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4749' from module `\fwrisc_tracer'.
  Cell `$procdff$4751' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4751' from module `\fwrisc_tracer'.
  Cell `$procdff$4752' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$367_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4752' from module `\fwrisc_tracer'.
  Cell `$procdff$4754' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4754' from module `\fwrisc_tracer'.
  Cell `$procdff$4755' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$366_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4755' from module `\fwrisc_tracer'.
  Cell `$procdff$4757' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4757' from module `\fwrisc_tracer'.
  Cell `$procdff$4758' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$365_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4758' from module `\fwrisc_tracer'.
  Cell `$procdff$4760' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4760' from module `\fwrisc_tracer'.
  Cell `$procdff$4761' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$364_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4761' from module `\fwrisc_tracer'.
  Cell `$procdff$4763' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4763' from module `\fwrisc_tracer'.
  Cell `$procdff$4764' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$363_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4764' from module `\fwrisc_tracer'.
  Cell `$procdff$4766' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4766' from module `\fwrisc_tracer'.
  Cell `$procdff$4767' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$362_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4767' from module `\fwrisc_tracer'.
  Cell `$procdff$4769' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4769' from module `\fwrisc_tracer'.
  Cell `$procdff$4770' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$361_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4770' from module `\fwrisc_tracer'.
  Cell `$procdff$4772' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4772' from module `\fwrisc_tracer'.
  Cell `$procdff$4773' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$360_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4773' from module `\fwrisc_tracer'.
  Cell `$procdff$4775' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4775' from module `\fwrisc_tracer'.
  Cell `$procdff$4776' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$359_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4776' from module `\fwrisc_tracer'.
  Cell `$procdff$4778' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4778' from module `\fwrisc_tracer'.
  Cell `$procdff$4779' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$358_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4779' from module `\fwrisc_tracer'.
  Cell `$procdff$4781' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4781' from module `\fwrisc_tracer'.
  Cell `$procdff$4782' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$357_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4782' from module `\fwrisc_tracer'.
  Cell `$procdff$4784' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4784' from module `\fwrisc_tracer'.
  Cell `$procdff$4785' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$356_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4785' from module `\fwrisc_tracer'.
  Cell `$procdff$4787' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4787' from module `\fwrisc_tracer'.
  Cell `$procdff$4788' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$355_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4788' from module `\fwrisc_tracer'.
  Cell `$procdff$4790' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4790' from module `\fwrisc_tracer'.
  Cell `$procdff$4791' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$354_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4791' from module `\fwrisc_tracer'.
  Cell `$procdff$4793' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4793' from module `\fwrisc_tracer'.
  Cell `$procdff$4794' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$353_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4794' from module `\fwrisc_tracer'.
  Cell `$procdff$4796' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4796' from module `\fwrisc_tracer'.
  Cell `$procdff$4797' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$352_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4797' from module `\fwrisc_tracer'.
  Cell `$procdff$4799' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4799' from module `\fwrisc_tracer'.
  Cell `$procdff$4800' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$351_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4800' from module `\fwrisc_tracer'.
  Cell `$procdff$4802' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4802' from module `\fwrisc_tracer'.
  Cell `$procdff$4803' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$350_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4803' from module `\fwrisc_tracer'.
  Cell `$procdff$4805' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4805' from module `\fwrisc_tracer'.
  Cell `$procdff$4806' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$349_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4806' from module `\fwrisc_tracer'.
  Cell `$procdff$4808' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4808' from module `\fwrisc_tracer'.
  Cell `$procdff$4809' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$348_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4809' from module `\fwrisc_tracer'.
  Cell `$procdff$4811' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4811' from module `\fwrisc_tracer'.
  Cell `$procdff$4812' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$347_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4812' from module `\fwrisc_tracer'.
  Cell `$procdff$4814' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4814' from module `\fwrisc_tracer'.
  Cell `$procdff$4815' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$346_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4815' from module `\fwrisc_tracer'.
  Cell `$procdff$4817' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4817' from module `\fwrisc_tracer'.
  Cell `$procdff$4818' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$345_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4818' from module `\fwrisc_tracer'.
  Cell `$procdff$4820' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4820' from module `\fwrisc_tracer'.
  Cell `$procdff$4821' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$344_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4821' from module `\fwrisc_tracer'.
  Cell `$procdff$4823' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4823' from module `\fwrisc_tracer'.
  Cell `$procdff$4824' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$343_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4824' from module `\fwrisc_tracer'.
  Cell `$procdff$4826' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4826' from module `\fwrisc_tracer'.
  Cell `$procdff$4827' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$342_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4827' from module `\fwrisc_tracer'.
  Cell `$procdff$4829' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4829' from module `\fwrisc_tracer'.
  Cell `$procdff$4830' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$341_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4830' from module `\fwrisc_tracer'.
  Cell `$procdff$4832' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4832' from module `\fwrisc_tracer'.
  Cell `$procdff$4833' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$340_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4833' from module `\fwrisc_tracer'.
  Cell `$procdff$4835' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4835' from module `\fwrisc_tracer'.
  Cell `$procdff$4836' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$339_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4836' from module `\fwrisc_tracer'.
  Cell `$procdff$4838' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4838' from module `\fwrisc_tracer'.
  Cell `$procdff$4839' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$338_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4839' from module `\fwrisc_tracer'.
  Cell `$procdff$4841' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4841' from module `\fwrisc_tracer'.
  Cell `$procdff$4842' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$337_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4842' from module `\fwrisc_tracer'.
  Cell `$procdff$4844' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4844' from module `\fwrisc_tracer'.
  Cell `$procdff$4845' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$336_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4845' from module `\fwrisc_tracer'.
  Cell `$procdff$4847' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4847' from module `\fwrisc_tracer'.
  Cell `$procdff$4848' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$335_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4848' from module `\fwrisc_tracer'.
  Cell `$procdff$4850' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4850' from module `\fwrisc_tracer'.
  Cell `$procdff$4851' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$334_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4851' from module `\fwrisc_tracer'.
  Cell `$procdff$4853' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4853' from module `\fwrisc_tracer'.
  Cell `$procdff$4854' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$333_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4854' from module `\fwrisc_tracer'.
  Cell `$procdff$4856' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4856' from module `\fwrisc_tracer'.
  Cell `$procdff$4857' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$332_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4857' from module `\fwrisc_tracer'.
  Cell `$procdff$4859' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4859' from module `\fwrisc_tracer'.
  Cell `$procdff$4860' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$331_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4860' from module `\fwrisc_tracer'.
  Cell `$procdff$4862' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4862' from module `\fwrisc_tracer'.
  Cell `$procdff$4863' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$330_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4863' from module `\fwrisc_tracer'.
  Cell `$procdff$4865' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4865' from module `\fwrisc_tracer'.
  Cell `$procdff$4866' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$329_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4866' from module `\fwrisc_tracer'.
  Cell `$procdff$4868' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4868' from module `\fwrisc_tracer'.
  Cell `$procdff$4869' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$328_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4869' from module `\fwrisc_tracer'.
  Cell `$procdff$4871' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4871' from module `\fwrisc_tracer'.
  Cell `$procdff$4872' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$327_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4872' from module `\fwrisc_tracer'.
  Cell `$procdff$4874' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4874' from module `\fwrisc_tracer'.
  Cell `$procdff$4875' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$326_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4875' from module `\fwrisc_tracer'.
  Cell `$procdff$4877' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4877' from module `\fwrisc_tracer'.
  Cell `$procdff$4878' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$325_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4878' from module `\fwrisc_tracer'.
  Cell `$procdff$4880' is identical to cell `$procdff$4691'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_DATA = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_DATA
    Removing $dff cell `$procdff$4880' from module `\fwrisc_tracer'.
  Cell `$procdff$4881' is identical to cell `$procdff$4692'.
    Redirecting output \Q: $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$324_EN = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$387_EN
    Removing $dff cell `$procdff$4881' from module `\fwrisc_tracer'.
  Cell `$procdff$4886' is identical to cell `$procdff$4884'.
    Redirecting output \Q: $formal$fwrisc_formal_arith_checker.sv:81$322_EN = $formal$fwrisc_formal_arith_checker.sv:79$321_EN
    Removing $dff cell `$procdff$4886' from module `\fwrisc_tracer'.
  Cell `$procdff$4894' is identical to cell `$procdff$4891'.
    Redirecting output \Q: $memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$318_ADDR = $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$317_ADDR
    Removing $dff cell `$procdff$4894' from module `\fwrisc_tracer'.
  Cell `$procdff$4902' is identical to cell `$procdff$4899'.
    Redirecting output \Q: $memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$320_EN = $memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$319_EN
    Removing $dff cell `$procdff$4902' from module `\fwrisc_tracer'.
Removed a total of 636 cells.

8.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
  removing unused `$reduce_or' cell `$procmux$3699_ANY'.
  removing unused `$reduce_or' cell `$procmux$3877_ANY'.
  removed 387 unused temporary wires.
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
  removed 3 unused temporary wires.
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
  removed 696 unused temporary wires.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:81$322_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$390_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$392_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$394_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$396_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$398_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$400_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$402_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$404_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$406_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$408_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$410_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$412_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$414_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$416_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$418_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$420_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$422_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$424_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$426_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$428_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$430_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$432_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$434_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$436_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$438_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$440_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$442_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$444_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$446_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$448_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$450_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$452_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$454_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$456_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$458_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$460_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$462_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$464_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$466_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$468_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$470_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$472_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$474_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$476_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$478_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$480_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$482_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$484_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$486_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$488_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$490_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$492_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$494_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$496_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$498_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$500_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$502_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$504_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$506_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$508_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$510_EN.
  removing redundant init attribute on $formal$fwrisc_formal_arith_checker.sv:96$512_EN.
  removed 63 unused temporary wires.
Removed 4 unused cells and 2611 unused wires.

8.6.8. Executing OPT_EXPR pass (perform const folding).

8.6.9. Rerunning OPT passes. (Maybe there is more to do..)

8.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3489 (pure)
    Root of a mux tree: $procmux$3498
    Root of a mux tree: $procmux$3580 (pure)
    Root of a mux tree: $procmux$3629 (pure)
    Root of a mux tree: $procmux$3690 (pure)
    Root of a mux tree: $procmux$3695 (pure)
    Root of a mux tree: $procmux$3757 (pure)
    Root of a mux tree: $procmux$4176 (pure)
    Root of a mux tree: $procmux$4187 (pure)
    Root of a mux tree: $procmux$4198 (pure)
    Root of a mux tree: $procmux$4222 (pure)
    Root of a mux tree: $procmux$4225 (pure)
    Root of a mux tree: $procmux$4241
    Root of a mux tree: $procmux$4258 (pure)
    Root of a mux tree: $procmux$4285 (pure)
    Root of a mux tree: $procmux$4313
    Root of a mux tree: $procmux$4341 (pure)
    Root of a mux tree: $procmux$4344
    Root of a mux tree: $procmux$4364 (pure)
    Root of a mux tree: $procmux$4370 (pure)
    Root of a mux tree: $procmux$4373 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:315$65
    Root of a mux tree: $ternary$fwrisc.sv:366$72 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:858$138 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3463 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3459 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_dbus_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3451 (pure)
    Root of a mux tree: $procmux$3455 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_formal_tb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3470 (pure)
    Root of a mux tree: $procmux$3473 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3442 (pure)
    Root of a mux tree: $procmux$3445 (pure)
    Root of a mux tree: $procmux$3448 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_tracer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1825 (pure)
    Root of a mux tree: $procmux$1828 (pure)
    Root of a mux tree: $procmux$1834 (pure)
    Root of a mux tree: $procmux$1837 (pure)
    Root of a mux tree: $procmux$1843 (pure)
    Root of a mux tree: $procmux$1852 (pure)
    Root of a mux tree: $procmux$1858 (pure)
    Root of a mux tree: $procmux$1867 (pure)
    Root of a mux tree: $procmux$1873 (pure)
    Root of a mux tree: $procmux$1882 (pure)
    Root of a mux tree: $procmux$1888 (pure)
    Root of a mux tree: $procmux$1897 (pure)
    Root of a mux tree: $procmux$1903 (pure)
    Root of a mux tree: $procmux$1912 (pure)
    Root of a mux tree: $procmux$1918 (pure)
    Root of a mux tree: $procmux$1927 (pure)
    Root of a mux tree: $procmux$1933 (pure)
    Root of a mux tree: $procmux$1942 (pure)
    Root of a mux tree: $procmux$1948 (pure)
    Root of a mux tree: $procmux$1957 (pure)
    Root of a mux tree: $procmux$1963 (pure)
    Root of a mux tree: $procmux$1972 (pure)
    Root of a mux tree: $procmux$1978 (pure)
    Root of a mux tree: $procmux$1987 (pure)
    Root of a mux tree: $procmux$1993 (pure)
    Root of a mux tree: $procmux$2002 (pure)
    Root of a mux tree: $procmux$2008 (pure)
    Root of a mux tree: $procmux$2017 (pure)
    Root of a mux tree: $procmux$2023 (pure)
    Root of a mux tree: $procmux$2032 (pure)
    Root of a mux tree: $procmux$2038 (pure)
    Root of a mux tree: $procmux$2047 (pure)
    Root of a mux tree: $procmux$2053 (pure)
    Root of a mux tree: $procmux$2062 (pure)
    Root of a mux tree: $procmux$2068 (pure)
    Root of a mux tree: $procmux$2077 (pure)
    Root of a mux tree: $procmux$2083 (pure)
    Root of a mux tree: $procmux$2092 (pure)
    Root of a mux tree: $procmux$2098 (pure)
    Root of a mux tree: $procmux$2107 (pure)
    Root of a mux tree: $procmux$2113 (pure)
    Root of a mux tree: $procmux$2122 (pure)
    Root of a mux tree: $procmux$2128 (pure)
    Root of a mux tree: $procmux$2137 (pure)
    Root of a mux tree: $procmux$2143 (pure)
    Root of a mux tree: $procmux$2152 (pure)
    Root of a mux tree: $procmux$2158 (pure)
    Root of a mux tree: $procmux$2167 (pure)
    Root of a mux tree: $procmux$2173 (pure)
    Root of a mux tree: $procmux$2182 (pure)
    Root of a mux tree: $procmux$2188 (pure)
    Root of a mux tree: $procmux$2197 (pure)
    Root of a mux tree: $procmux$2203 (pure)
    Root of a mux tree: $procmux$2212 (pure)
    Root of a mux tree: $procmux$2218 (pure)
    Root of a mux tree: $procmux$2227 (pure)
    Root of a mux tree: $procmux$2233 (pure)
    Root of a mux tree: $procmux$2242 (pure)
    Root of a mux tree: $procmux$2248 (pure)
    Root of a mux tree: $procmux$2257 (pure)
    Root of a mux tree: $procmux$2263 (pure)
    Root of a mux tree: $procmux$2272 (pure)
    Root of a mux tree: $procmux$2278 (pure)
    Root of a mux tree: $procmux$2287 (pure)
    Root of a mux tree: $procmux$2293 (pure)
    Root of a mux tree: $procmux$2302 (pure)
    Root of a mux tree: $procmux$2308 (pure)
    Root of a mux tree: $procmux$2317 (pure)
    Root of a mux tree: $procmux$2323 (pure)
    Root of a mux tree: $procmux$2332 (pure)
    Root of a mux tree: $procmux$2338 (pure)
    Root of a mux tree: $procmux$2347 (pure)
    Root of a mux tree: $procmux$2353 (pure)
    Root of a mux tree: $procmux$2362 (pure)
    Root of a mux tree: $procmux$2368 (pure)
    Root of a mux tree: $procmux$2377 (pure)
    Root of a mux tree: $procmux$2383 (pure)
    Root of a mux tree: $procmux$2392 (pure)
    Root of a mux tree: $procmux$2398 (pure)
    Root of a mux tree: $procmux$2407 (pure)
    Root of a mux tree: $procmux$2413 (pure)
    Root of a mux tree: $procmux$2422 (pure)
    Root of a mux tree: $procmux$2428 (pure)
    Root of a mux tree: $procmux$2437 (pure)
    Root of a mux tree: $procmux$2443 (pure)
    Root of a mux tree: $procmux$2452 (pure)
    Root of a mux tree: $procmux$2458 (pure)
    Root of a mux tree: $procmux$2467 (pure)
    Root of a mux tree: $procmux$2473 (pure)
    Root of a mux tree: $procmux$2482 (pure)
    Root of a mux tree: $procmux$2488 (pure)
    Root of a mux tree: $procmux$2497 (pure)
    Root of a mux tree: $procmux$2503 (pure)
    Root of a mux tree: $procmux$2512 (pure)
    Root of a mux tree: $procmux$2518 (pure)
    Root of a mux tree: $procmux$2527 (pure)
    Root of a mux tree: $procmux$2533 (pure)
    Root of a mux tree: $procmux$2542 (pure)
    Root of a mux tree: $procmux$2548 (pure)
    Root of a mux tree: $procmux$2557 (pure)
    Root of a mux tree: $procmux$2563 (pure)
    Root of a mux tree: $procmux$2572 (pure)
    Root of a mux tree: $procmux$2578 (pure)
    Root of a mux tree: $procmux$2587 (pure)
    Root of a mux tree: $procmux$2593 (pure)
    Root of a mux tree: $procmux$2602 (pure)
    Root of a mux tree: $procmux$2608 (pure)
    Root of a mux tree: $procmux$2617 (pure)
    Root of a mux tree: $procmux$2623 (pure)
    Root of a mux tree: $procmux$2632 (pure)
    Root of a mux tree: $procmux$2638 (pure)
    Root of a mux tree: $procmux$2647 (pure)
    Root of a mux tree: $procmux$2653 (pure)
    Root of a mux tree: $procmux$2662 (pure)
    Root of a mux tree: $procmux$2668 (pure)
    Root of a mux tree: $procmux$2677 (pure)
    Root of a mux tree: $procmux$2683 (pure)
    Root of a mux tree: $procmux$2692 (pure)
    Root of a mux tree: $procmux$2698 (pure)
    Root of a mux tree: $procmux$2707 (pure)
    Root of a mux tree: $procmux$2713 (pure)
    Root of a mux tree: $procmux$2722 (pure)
    Root of a mux tree: $procmux$2728 (pure)
    Root of a mux tree: $procmux$2737 (pure)
    Root of a mux tree: $procmux$2743 (pure)
    Root of a mux tree: $procmux$2752 (pure)
    Root of a mux tree: $procmux$2758 (pure)
    Root of a mux tree: $procmux$2767 (pure)
    Root of a mux tree: $procmux$2770 (pure)
    Root of a mux tree: $procmux$2773 (pure)
    Root of a mux tree: $procmux$2776 (pure)
    Root of a mux tree: $procmux$2785 (pure)
    Root of a mux tree: $procmux$2794 (pure)
    Root of a mux tree: $procmux$2803 (pure)
    Root of a mux tree: $procmux$2812 (pure)
    Root of a mux tree: $procmux$2821 (pure)
    Root of a mux tree: $procmux$2830 (pure)
    Root of a mux tree: $procmux$2839 (pure)
    Root of a mux tree: $procmux$2848 (pure)
    Root of a mux tree: $procmux$2857 (pure)
    Root of a mux tree: $procmux$2866 (pure)
    Root of a mux tree: $procmux$2875 (pure)
    Root of a mux tree: $procmux$2884 (pure)
    Root of a mux tree: $procmux$2893 (pure)
    Root of a mux tree: $procmux$2902 (pure)
    Root of a mux tree: $procmux$2911 (pure)
    Root of a mux tree: $procmux$2920 (pure)
    Root of a mux tree: $procmux$2929 (pure)
    Root of a mux tree: $procmux$2938 (pure)
    Root of a mux tree: $procmux$2947 (pure)
    Root of a mux tree: $procmux$2956 (pure)
    Root of a mux tree: $procmux$2965 (pure)
    Root of a mux tree: $procmux$2974 (pure)
    Root of a mux tree: $procmux$2983 (pure)
    Root of a mux tree: $procmux$2992 (pure)
    Root of a mux tree: $procmux$3001 (pure)
    Root of a mux tree: $procmux$3010 (pure)
    Root of a mux tree: $procmux$3019 (pure)
    Root of a mux tree: $procmux$3028 (pure)
    Root of a mux tree: $procmux$3037 (pure)
    Root of a mux tree: $procmux$3046 (pure)
    Root of a mux tree: $procmux$3055 (pure)
    Root of a mux tree: $procmux$3064 (pure)
    Root of a mux tree: $procmux$3073 (pure)
    Root of a mux tree: $procmux$3082 (pure)
    Root of a mux tree: $procmux$3091 (pure)
    Root of a mux tree: $procmux$3100 (pure)
    Root of a mux tree: $procmux$3109 (pure)
    Root of a mux tree: $procmux$3118 (pure)
    Root of a mux tree: $procmux$3127 (pure)
    Root of a mux tree: $procmux$3136 (pure)
    Root of a mux tree: $procmux$3145 (pure)
    Root of a mux tree: $procmux$3154 (pure)
    Root of a mux tree: $procmux$3163 (pure)
    Root of a mux tree: $procmux$3172 (pure)
    Root of a mux tree: $procmux$3181 (pure)
    Root of a mux tree: $procmux$3190 (pure)
    Root of a mux tree: $procmux$3199 (pure)
    Root of a mux tree: $procmux$3208 (pure)
    Root of a mux tree: $procmux$3217 (pure)
    Root of a mux tree: $procmux$3226 (pure)
    Root of a mux tree: $procmux$3235 (pure)
    Root of a mux tree: $procmux$3244 (pure)
    Root of a mux tree: $procmux$3253 (pure)
    Root of a mux tree: $procmux$3262 (pure)
    Root of a mux tree: $procmux$3271 (pure)
    Root of a mux tree: $procmux$3280 (pure)
    Root of a mux tree: $procmux$3289 (pure)
    Root of a mux tree: $procmux$3298 (pure)
    Root of a mux tree: $procmux$3307 (pure)
    Root of a mux tree: $procmux$3316 (pure)
    Root of a mux tree: $procmux$3325 (pure)
    Root of a mux tree: $procmux$3334 (pure)
    Root of a mux tree: $procmux$3343 (pure)
    Root of a mux tree: $procmux$3346 (pure)
    Root of a mux tree: $procmux$3349 (pure)
    Root of a mux tree: $procmux$3355 (pure)
    Root of a mux tree: $procmux$3364 (pure)
    Root of a mux tree: $procmux$3373 (pure)
    Root of a mux tree: $procmux$3376 (pure)
    Root of a mux tree: $procmux$3382 (pure)
    Root of a mux tree: $procmux$3388 (pure)
    Root of a mux tree: $procmux$3394 (pure)
    Root of a mux tree: $procmux$3406 (pure)
    Root of a mux tree: $procmux$3418 (pure)
    Root of a mux tree: $procmux$3421 (pure)
    Root of a mux tree: $procmux$3427 (pure)
    Root of a mux tree: $procmux$3430 (pure)
    Root of a mux tree: $procmux$3433 (pure)
    Root of a mux tree: $procmux$3436 (pure)
    Root of a mux tree: $procmux$3439 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4933: { \exec_state $eq$fwrisc.sv:67$6_Y $eq$fwrisc.sv:75$10_Y $procmux$3506_CMP $procmux$3581_CMP [0] $procmux$3581_CMP [1] $procmux$3583_CMP $procmux$3584_CMP [0] $procmux$3699_CMP [1] $procmux$3711_CMP $procmux$3715_CMP $procmux$3716_CMP $procmux$3880_CMP }
  Optimizing cells in module \fwrisc.
  Optimizing cells in module \fwrisc_alu.
  Optimizing cells in module \fwrisc_comparator.
  Optimizing cells in module \fwrisc_dbus_if.
  Optimizing cells in module \fwrisc_formal_tb.
  Optimizing cells in module \fwrisc_regfile.
  Optimizing cells in module \fwrisc_tracer.
Performed a total of 1 changes.

8.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
Removed a total of 0 cells.

8.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
Removed 4 unused cells and 2611 unused wires.

8.6.15. Executing OPT_EXPR pass (perform const folding).

8.6.16. Rerunning OPT passes. (Maybe there is more to do..)

8.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3489 (pure)
    Root of a mux tree: $procmux$3498
    Root of a mux tree: $procmux$3580 (pure)
    Root of a mux tree: $procmux$3629 (pure)
    Root of a mux tree: $procmux$3690 (pure)
    Root of a mux tree: $procmux$3695 (pure)
    Root of a mux tree: $procmux$3757 (pure)
    Root of a mux tree: $procmux$4176 (pure)
    Root of a mux tree: $procmux$4187 (pure)
    Root of a mux tree: $procmux$4198 (pure)
    Root of a mux tree: $procmux$4222 (pure)
    Root of a mux tree: $procmux$4225 (pure)
    Root of a mux tree: $procmux$4241
    Root of a mux tree: $procmux$4258 (pure)
    Root of a mux tree: $procmux$4285 (pure)
    Root of a mux tree: $procmux$4313
    Root of a mux tree: $procmux$4341 (pure)
    Root of a mux tree: $procmux$4344
    Root of a mux tree: $procmux$4364 (pure)
    Root of a mux tree: $procmux$4370 (pure)
    Root of a mux tree: $procmux$4373 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:315$65
    Root of a mux tree: $ternary$fwrisc.sv:366$72 (pure)
    Root of a mux tree: $ternary$fwrisc.sv:858$138 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3463 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_comparator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3459 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_dbus_if..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3451 (pure)
    Root of a mux tree: $procmux$3455 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_formal_tb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3470 (pure)
    Root of a mux tree: $procmux$3473 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3442 (pure)
    Root of a mux tree: $procmux$3445 (pure)
    Root of a mux tree: $procmux$3448 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fwrisc_tracer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1825 (pure)
    Root of a mux tree: $procmux$1828 (pure)
    Root of a mux tree: $procmux$1834 (pure)
    Root of a mux tree: $procmux$1837 (pure)
    Root of a mux tree: $procmux$1843 (pure)
    Root of a mux tree: $procmux$1852 (pure)
    Root of a mux tree: $procmux$1858 (pure)
    Root of a mux tree: $procmux$1867 (pure)
    Root of a mux tree: $procmux$1873 (pure)
    Root of a mux tree: $procmux$1882 (pure)
    Root of a mux tree: $procmux$1888 (pure)
    Root of a mux tree: $procmux$1897 (pure)
    Root of a mux tree: $procmux$1903 (pure)
    Root of a mux tree: $procmux$1912 (pure)
    Root of a mux tree: $procmux$1918 (pure)
    Root of a mux tree: $procmux$1927 (pure)
    Root of a mux tree: $procmux$1933 (pure)
    Root of a mux tree: $procmux$1942 (pure)
    Root of a mux tree: $procmux$1948 (pure)
    Root of a mux tree: $procmux$1957 (pure)
    Root of a mux tree: $procmux$1963 (pure)
    Root of a mux tree: $procmux$1972 (pure)
    Root of a mux tree: $procmux$1978 (pure)
    Root of a mux tree: $procmux$1987 (pure)
    Root of a mux tree: $procmux$1993 (pure)
    Root of a mux tree: $procmux$2002 (pure)
    Root of a mux tree: $procmux$2008 (pure)
    Root of a mux tree: $procmux$2017 (pure)
    Root of a mux tree: $procmux$2023 (pure)
    Root of a mux tree: $procmux$2032 (pure)
    Root of a mux tree: $procmux$2038 (pure)
    Root of a mux tree: $procmux$2047 (pure)
    Root of a mux tree: $procmux$2053 (pure)
    Root of a mux tree: $procmux$2062 (pure)
    Root of a mux tree: $procmux$2068 (pure)
    Root of a mux tree: $procmux$2077 (pure)
    Root of a mux tree: $procmux$2083 (pure)
    Root of a mux tree: $procmux$2092 (pure)
    Root of a mux tree: $procmux$2098 (pure)
    Root of a mux tree: $procmux$2107 (pure)
    Root of a mux tree: $procmux$2113 (pure)
    Root of a mux tree: $procmux$2122 (pure)
    Root of a mux tree: $procmux$2128 (pure)
    Root of a mux tree: $procmux$2137 (pure)
    Root of a mux tree: $procmux$2143 (pure)
    Root of a mux tree: $procmux$2152 (pure)
    Root of a mux tree: $procmux$2158 (pure)
    Root of a mux tree: $procmux$2167 (pure)
    Root of a mux tree: $procmux$2173 (pure)
    Root of a mux tree: $procmux$2182 (pure)
    Root of a mux tree: $procmux$2188 (pure)
    Root of a mux tree: $procmux$2197 (pure)
    Root of a mux tree: $procmux$2203 (pure)
    Root of a mux tree: $procmux$2212 (pure)
    Root of a mux tree: $procmux$2218 (pure)
    Root of a mux tree: $procmux$2227 (pure)
    Root of a mux tree: $procmux$2233 (pure)
    Root of a mux tree: $procmux$2242 (pure)
    Root of a mux tree: $procmux$2248 (pure)
    Root of a mux tree: $procmux$2257 (pure)
    Root of a mux tree: $procmux$2263 (pure)
    Root of a mux tree: $procmux$2272 (pure)
    Root of a mux tree: $procmux$2278 (pure)
    Root of a mux tree: $procmux$2287 (pure)
    Root of a mux tree: $procmux$2293 (pure)
    Root of a mux tree: $procmux$2302 (pure)
    Root of a mux tree: $procmux$2308 (pure)
    Root of a mux tree: $procmux$2317 (pure)
    Root of a mux tree: $procmux$2323 (pure)
    Root of a mux tree: $procmux$2332 (pure)
    Root of a mux tree: $procmux$2338 (pure)
    Root of a mux tree: $procmux$2347 (pure)
    Root of a mux tree: $procmux$2353 (pure)
    Root of a mux tree: $procmux$2362 (pure)
    Root of a mux tree: $procmux$2368 (pure)
    Root of a mux tree: $procmux$2377 (pure)
    Root of a mux tree: $procmux$2383 (pure)
    Root of a mux tree: $procmux$2392 (pure)
    Root of a mux tree: $procmux$2398 (pure)
    Root of a mux tree: $procmux$2407 (pure)
    Root of a mux tree: $procmux$2413 (pure)
    Root of a mux tree: $procmux$2422 (pure)
    Root of a mux tree: $procmux$2428 (pure)
    Root of a mux tree: $procmux$2437 (pure)
    Root of a mux tree: $procmux$2443 (pure)
    Root of a mux tree: $procmux$2452 (pure)
    Root of a mux tree: $procmux$2458 (pure)
    Root of a mux tree: $procmux$2467 (pure)
    Root of a mux tree: $procmux$2473 (pure)
    Root of a mux tree: $procmux$2482 (pure)
    Root of a mux tree: $procmux$2488 (pure)
    Root of a mux tree: $procmux$2497 (pure)
    Root of a mux tree: $procmux$2503 (pure)
    Root of a mux tree: $procmux$2512 (pure)
    Root of a mux tree: $procmux$2518 (pure)
    Root of a mux tree: $procmux$2527 (pure)
    Root of a mux tree: $procmux$2533 (pure)
    Root of a mux tree: $procmux$2542 (pure)
    Root of a mux tree: $procmux$2548 (pure)
    Root of a mux tree: $procmux$2557 (pure)
    Root of a mux tree: $procmux$2563 (pure)
    Root of a mux tree: $procmux$2572 (pure)
    Root of a mux tree: $procmux$2578 (pure)
    Root of a mux tree: $procmux$2587 (pure)
    Root of a mux tree: $procmux$2593 (pure)
    Root of a mux tree: $procmux$2602 (pure)
    Root of a mux tree: $procmux$2608 (pure)
    Root of a mux tree: $procmux$2617 (pure)
    Root of a mux tree: $procmux$2623 (pure)
    Root of a mux tree: $procmux$2632 (pure)
    Root of a mux tree: $procmux$2638 (pure)
    Root of a mux tree: $procmux$2647 (pure)
    Root of a mux tree: $procmux$2653 (pure)
    Root of a mux tree: $procmux$2662 (pure)
    Root of a mux tree: $procmux$2668 (pure)
    Root of a mux tree: $procmux$2677 (pure)
    Root of a mux tree: $procmux$2683 (pure)
    Root of a mux tree: $procmux$2692 (pure)
    Root of a mux tree: $procmux$2698 (pure)
    Root of a mux tree: $procmux$2707 (pure)
    Root of a mux tree: $procmux$2713 (pure)
    Root of a mux tree: $procmux$2722 (pure)
    Root of a mux tree: $procmux$2728 (pure)
    Root of a mux tree: $procmux$2737 (pure)
    Root of a mux tree: $procmux$2743 (pure)
    Root of a mux tree: $procmux$2752 (pure)
    Root of a mux tree: $procmux$2758 (pure)
    Root of a mux tree: $procmux$2767 (pure)
    Root of a mux tree: $procmux$2770 (pure)
    Root of a mux tree: $procmux$2773 (pure)
    Root of a mux tree: $procmux$2776 (pure)
    Root of a mux tree: $procmux$2785 (pure)
    Root of a mux tree: $procmux$2794 (pure)
    Root of a mux tree: $procmux$2803 (pure)
    Root of a mux tree: $procmux$2812 (pure)
    Root of a mux tree: $procmux$2821 (pure)
    Root of a mux tree: $procmux$2830 (pure)
    Root of a mux tree: $procmux$2839 (pure)
    Root of a mux tree: $procmux$2848 (pure)
    Root of a mux tree: $procmux$2857 (pure)
    Root of a mux tree: $procmux$2866 (pure)
    Root of a mux tree: $procmux$2875 (pure)
    Root of a mux tree: $procmux$2884 (pure)
    Root of a mux tree: $procmux$2893 (pure)
    Root of a mux tree: $procmux$2902 (pure)
    Root of a mux tree: $procmux$2911 (pure)
    Root of a mux tree: $procmux$2920 (pure)
    Root of a mux tree: $procmux$2929 (pure)
    Root of a mux tree: $procmux$2938 (pure)
    Root of a mux tree: $procmux$2947 (pure)
    Root of a mux tree: $procmux$2956 (pure)
    Root of a mux tree: $procmux$2965 (pure)
    Root of a mux tree: $procmux$2974 (pure)
    Root of a mux tree: $procmux$2983 (pure)
    Root of a mux tree: $procmux$2992 (pure)
    Root of a mux tree: $procmux$3001 (pure)
    Root of a mux tree: $procmux$3010 (pure)
    Root of a mux tree: $procmux$3019 (pure)
    Root of a mux tree: $procmux$3028 (pure)
    Root of a mux tree: $procmux$3037 (pure)
    Root of a mux tree: $procmux$3046 (pure)
    Root of a mux tree: $procmux$3055 (pure)
    Root of a mux tree: $procmux$3064 (pure)
    Root of a mux tree: $procmux$3073 (pure)
    Root of a mux tree: $procmux$3082 (pure)
    Root of a mux tree: $procmux$3091 (pure)
    Root of a mux tree: $procmux$3100 (pure)
    Root of a mux tree: $procmux$3109 (pure)
    Root of a mux tree: $procmux$3118 (pure)
    Root of a mux tree: $procmux$3127 (pure)
    Root of a mux tree: $procmux$3136 (pure)
    Root of a mux tree: $procmux$3145 (pure)
    Root of a mux tree: $procmux$3154 (pure)
    Root of a mux tree: $procmux$3163 (pure)
    Root of a mux tree: $procmux$3172 (pure)
    Root of a mux tree: $procmux$3181 (pure)
    Root of a mux tree: $procmux$3190 (pure)
    Root of a mux tree: $procmux$3199 (pure)
    Root of a mux tree: $procmux$3208 (pure)
    Root of a mux tree: $procmux$3217 (pure)
    Root of a mux tree: $procmux$3226 (pure)
    Root of a mux tree: $procmux$3235 (pure)
    Root of a mux tree: $procmux$3244 (pure)
    Root of a mux tree: $procmux$3253 (pure)
    Root of a mux tree: $procmux$3262 (pure)
    Root of a mux tree: $procmux$3271 (pure)
    Root of a mux tree: $procmux$3280 (pure)
    Root of a mux tree: $procmux$3289 (pure)
    Root of a mux tree: $procmux$3298 (pure)
    Root of a mux tree: $procmux$3307 (pure)
    Root of a mux tree: $procmux$3316 (pure)
    Root of a mux tree: $procmux$3325 (pure)
    Root of a mux tree: $procmux$3334 (pure)
    Root of a mux tree: $procmux$3343 (pure)
    Root of a mux tree: $procmux$3346 (pure)
    Root of a mux tree: $procmux$3349 (pure)
    Root of a mux tree: $procmux$3355 (pure)
    Root of a mux tree: $procmux$3364 (pure)
    Root of a mux tree: $procmux$3373 (pure)
    Root of a mux tree: $procmux$3376 (pure)
    Root of a mux tree: $procmux$3382 (pure)
    Root of a mux tree: $procmux$3388 (pure)
    Root of a mux tree: $procmux$3394 (pure)
    Root of a mux tree: $procmux$3406 (pure)
    Root of a mux tree: $procmux$3418 (pure)
    Root of a mux tree: $procmux$3421 (pure)
    Root of a mux tree: $procmux$3427 (pure)
    Root of a mux tree: $procmux$3430 (pure)
    Root of a mux tree: $procmux$3433 (pure)
    Root of a mux tree: $procmux$3436 (pure)
    Root of a mux tree: $procmux$3439 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc.
  Optimizing cells in module \fwrisc_alu.
  Optimizing cells in module \fwrisc_comparator.
  Optimizing cells in module \fwrisc_dbus_if.
  Optimizing cells in module \fwrisc_formal_tb.
  Optimizing cells in module \fwrisc_regfile.
  Optimizing cells in module \fwrisc_tracer.
Performed a total of 0 changes.

8.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
Removed a total of 0 cells.

8.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

8.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
Removed 4 unused cells and 2611 unused wires.

8.6.22. Executing OPT_EXPR pass (perform const folding).

8.6.23. Finished OPT passes. (There is nothing left to do.)

8.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell fwrisc.$add$fwrisc.sv:70$8 ($add).
Removed top 24 bits (of 32) from port Y of cell fwrisc.$add$fwrisc.sv:70$8 ($add).
Removed top 2 bits (of 4) from port B of cell fwrisc.$eq$fwrisc.sv:77$12 ($eq).
Removed top 31 bits (of 32) from port B of cell fwrisc.$add$fwrisc.sv:78$13 ($add).
Removed top 24 bits (of 32) from port Y of cell fwrisc.$add$fwrisc.sv:78$13 ($add).
Removed top 2 bits (of 4) from port B of cell fwrisc.$eq$fwrisc.sv:90$14 ($eq).
Removed top 2 bits (of 3) from port B of cell fwrisc.$eq$fwrisc.sv:93$18 ($eq).
Removed top 1 bits (of 3) from port B of cell fwrisc.$eq$fwrisc.sv:94$20 ($eq).
Removed top 1 bits (of 2) from port B of cell fwrisc.$eq$fwrisc.sv:95$22 ($eq).
Removed top 1 bits (of 3) from port B of cell fwrisc.$eq$fwrisc.sv:98$27 ($eq).
Removed top 2 bits (of 7) from port B of cell fwrisc.$eq$fwrisc.sv:103$34 ($eq).
Removed top 1 bits (of 7) from port B of cell fwrisc.$eq$fwrisc.sv:104$35 ($eq).
Removed top 31 bits (of 32) from port B of cell fwrisc.$sub$fwrisc.sv:238$61 ($sub).
Removed top 27 bits (of 32) from port Y of cell fwrisc.$sub$fwrisc.sv:238$61 ($sub).
Removed top 10 bits (of 42) from mux cell fwrisc.$ternary$fwrisc.sv:313$64 ($mux).
Removed top 2 bits (of 34) from mux cell fwrisc.$ternary$fwrisc.sv:315$65 ($mux).
Removed top 2 bits (of 34) from mux cell fwrisc.$ternary$fwrisc.sv:318$66 ($mux).
Removed top 1 bits (of 3) from port B of cell fwrisc.$eq$fwrisc.sv:353$70 ($eq).
Removed top 1 bits (of 2) from port B of cell fwrisc.$eq$fwrisc.sv:619$97 ($eq).
Removed top 2 bits (of 3) from mux cell fwrisc.$ternary$fwrisc.sv:730$118 ($mux).
Removed top 2 bits (of 3) from mux cell fwrisc.$ternary$fwrisc.sv:760$119 ($mux).
Removed top 1 bits (of 3) from mux cell fwrisc.$ternary$fwrisc.sv:761$120 ($mux).
Removed top 2 bits (of 3) from mux cell fwrisc.$procmux$3503 ($mux).
Removed top 2 bits (of 4) from port B of cell fwrisc.$procmux$3506_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fwrisc.$procmux$3513 ($mux).
Removed top 2 bits (of 3) from mux cell fwrisc.$procmux$3546 ($mux).
Removed top 2 bits (of 3) from port B of cell fwrisc.$procmux$3562_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc.$procmux$3581_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc.$procmux$3581_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell fwrisc.$procmux$3699_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc.$procmux$3716_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell fwrisc.$procmux$3733 ($mux).
Removed top 1 bits (of 4) from mux cell fwrisc.$procmux$3765 ($mux).
Removed top 1 bits (of 4) from mux cell fwrisc.$procmux$3774 ($mux).
Removed top 1 bits (of 2) from port B of cell fwrisc.$procmux$3814_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc.$procmux$3880_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$3884 ($mux).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$3961 ($mux).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$4026 ($mux).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$4075 ($mux).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$4092 ($mux).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$4143 ($mux).
Removed top 2 bits (of 6) from mux cell fwrisc.$procmux$4229 ($mux).
Removed top 2 bits (of 6) from mux cell fwrisc.$procmux$4236 ($mux).
Removed top 2 bits (of 4) from port B of cell fwrisc.$procmux$4239_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell fwrisc.$procmux$4241 ($pmux).
Removed top 2 bits (of 6) from wire fwrisc.$2\csr_addr[5:0].
Removed top 1 bits (of 4) from wire fwrisc.$2\exc_code[3:0].
Removed top 1 bits (of 6) from wire fwrisc.$2\rd_waddr[5:0].
Removed top 2 bits (of 6) from wire fwrisc.$3\csr_addr[5:0].
Removed top 1 bits (of 6) from wire fwrisc.$3\rd_waddr[5:0].
Removed top 2 bits (of 3) from wire fwrisc.$4\alu_op[2:0].
Removed top 1 bits (of 6) from wire fwrisc.$4\rb_raddr[5:0].
Removed top 1 bits (of 3) from wire fwrisc.$6\alu_op[2:0].
Removed top 1 bits (of 6) from wire fwrisc.$6\rb_raddr[5:0].
Removed top 2 bits (of 3) from wire fwrisc.$7\alu_op[2:0].
Removed top 1 bits (of 6) from wire fwrisc.$7\rb_raddr[5:0].
Removed top 1 bits (of 6) from wire fwrisc.$8\rb_raddr[5:0].
Removed top 24 bits (of 32) from wire fwrisc.$add$fwrisc.sv:70$8_Y.
Removed top 24 bits (of 32) from wire fwrisc.$add$fwrisc.sv:78$13_Y.
Removed top 1 bits (of 2) from wire fwrisc.$procmux$3584_CMP.
Removed top 1 bits (of 6) from wire fwrisc.csr_addr.
Removed top 1 bits (of 3) from port B of cell fwrisc_alu.$procmux$3464_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell fwrisc_alu.$procmux$3468_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell fwrisc_comparator.$procmux$3460_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc_dbus_if.$eq$fwrisc_dbus_if.sv:26$170 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc_dbus_if.$eq$fwrisc_dbus_if.sv:26$171 ($eq).
Removed top 1 bits (of 2) from port B of cell fwrisc_dbus_if.$procmux$3452_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell fwrisc_formal_tb.$eq$fwrisc_formal_tb.sv:18$143 ($eq).
Removed top 31 bits (of 32) from port B of cell fwrisc_formal_tb.$add$fwrisc_formal_tb.sv:21$144 ($add).
Removed top 28 bits (of 32) from port Y of cell fwrisc_formal_tb.$add$fwrisc_formal_tb.sv:21$144 ($add).
Removed top 28 bits (of 32) from wire fwrisc_formal_tb.$add$fwrisc_formal_tb.sv:21$144_Y.
Removed top 7 bits (of 32) from wire fwrisc_formal_tb.idata.
Removed top 26 address bits (of 32) from memory init port fwrisc_regfile.$meminit$\regs$fwrisc_regfile.sv:43$185 (regs).
Removed cell fwrisc_regfile.$procmux$3445 ($mux).
Removed cell fwrisc_regfile.$procmux$3448 ($mux).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:79$537 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1008 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1019 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1030 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1041 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1052 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1063 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1074 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1085 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1096 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1107 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1118 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1129 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1140 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1151 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1162 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1173 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1184 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1195 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1206 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1217 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1228 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1239 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1250 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1261 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1272 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1283 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1294 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1305 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1316 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1327 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1338 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1349 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1360 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1371 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1382 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1393 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1404 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1415 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1426 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1437 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1448 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1459 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1470 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1481 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1492 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$810 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$821 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$832 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$843 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$854 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$865 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$876 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$887 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$898 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$909 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$920 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$931 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$942 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$953 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$964 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$975 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$986 (out_regs_w).
Removed top 26 address bits (of 32) from memory read port fwrisc_tracer.$memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$997 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1502 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1503 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1504 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1505 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1506 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1507 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1508 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1509 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1510 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1511 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1512 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1513 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1514 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1515 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1516 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1517 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1518 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1519 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1520 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1521 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1522 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1523 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1524 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1525 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1526 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1527 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1528 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1529 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1530 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1531 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1532 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1533 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1534 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1535 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1536 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1537 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1538 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1539 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1540 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1541 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1542 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1543 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1544 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1545 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1546 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1547 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1548 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1549 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1550 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1551 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1552 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1553 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1554 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1555 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1556 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1557 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1558 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1559 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1560 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1561 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1562 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1563 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1564 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1565 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1567 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1569 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1571 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1573 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1575 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1577 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1579 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1581 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1583 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1585 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1587 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1589 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1591 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1593 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1595 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1597 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1599 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1601 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1603 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1605 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1607 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1609 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1611 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1613 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1615 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1617 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1619 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1621 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1623 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1625 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1627 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1629 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1631 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1633 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1635 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1637 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1639 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1641 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1643 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1645 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1647 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1649 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1651 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1653 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1655 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1657 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1659 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1661 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1663 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1665 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1667 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1669 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1671 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1673 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1675 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1677 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1679 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1681 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1683 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1685 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1687 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1689 (out_regs_w).
Removed top 26 address bits (of 32) from memory write port fwrisc_tracer.$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1691 (out_regs_w).
Removed top 5 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$811 ($eq).
Removed top 4 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$822 ($eq).
Removed top 4 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$833 ($eq).
Removed top 3 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$844 ($eq).
Removed top 3 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$855 ($eq).
Removed top 3 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$866 ($eq).
Removed top 3 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$877 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$888 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$899 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$910 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$921 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$932 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$943 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$954 ($eq).
Removed top 2 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$965 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$976 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$987 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$998 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1009 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1020 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1031 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1042 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1053 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1064 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1075 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1086 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1097 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1108 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1119 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1130 ($eq).
Removed top 1 bits (of 6) from port A of cell fwrisc_tracer.$eq$fwrisc_formal_arith_checker.sv:96$1141 ($eq).
Removed cell fwrisc_tracer.$procmux$1828 ($mux).
Removed cell fwrisc_tracer.$procmux$1834 ($mux).
Removed cell fwrisc_tracer.$procmux$1837 ($mux).
Removed cell fwrisc_tracer.$procmux$1843 ($mux).
Removed cell fwrisc_tracer.$procmux$1852 ($mux).
Removed cell fwrisc_tracer.$procmux$1858 ($mux).
Removed cell fwrisc_tracer.$procmux$1867 ($mux).
Removed cell fwrisc_tracer.$procmux$1873 ($mux).
Removed cell fwrisc_tracer.$procmux$1882 ($mux).
Removed cell fwrisc_tracer.$procmux$1888 ($mux).
Removed cell fwrisc_tracer.$procmux$1897 ($mux).
Removed cell fwrisc_tracer.$procmux$1903 ($mux).
Removed cell fwrisc_tracer.$procmux$1912 ($mux).
Removed cell fwrisc_tracer.$procmux$1918 ($mux).
Removed cell fwrisc_tracer.$procmux$1927 ($mux).
Removed cell fwrisc_tracer.$procmux$1933 ($mux).
Removed cell fwrisc_tracer.$procmux$1942 ($mux).
Removed cell fwrisc_tracer.$procmux$1948 ($mux).
Removed cell fwrisc_tracer.$procmux$1957 ($mux).
Removed cell fwrisc_tracer.$procmux$1963 ($mux).
Removed cell fwrisc_tracer.$procmux$1972 ($mux).
Removed cell fwrisc_tracer.$procmux$1978 ($mux).
Removed cell fwrisc_tracer.$procmux$1987 ($mux).
Removed cell fwrisc_tracer.$procmux$1993 ($mux).
Removed cell fwrisc_tracer.$procmux$2002 ($mux).
Removed cell fwrisc_tracer.$procmux$2008 ($mux).
Removed cell fwrisc_tracer.$procmux$2017 ($mux).
Removed cell fwrisc_tracer.$procmux$2023 ($mux).
Removed cell fwrisc_tracer.$procmux$2032 ($mux).
Removed cell fwrisc_tracer.$procmux$2038 ($mux).
Removed cell fwrisc_tracer.$procmux$2047 ($mux).
Removed cell fwrisc_tracer.$procmux$2053 ($mux).
Removed cell fwrisc_tracer.$procmux$2062 ($mux).
Removed cell fwrisc_tracer.$procmux$2068 ($mux).
Removed cell fwrisc_tracer.$procmux$2077 ($mux).
Removed cell fwrisc_tracer.$procmux$2083 ($mux).
Removed cell fwrisc_tracer.$procmux$2092 ($mux).
Removed cell fwrisc_tracer.$procmux$2098 ($mux).
Removed cell fwrisc_tracer.$procmux$2107 ($mux).
Removed cell fwrisc_tracer.$procmux$2113 ($mux).
Removed cell fwrisc_tracer.$procmux$2122 ($mux).
Removed cell fwrisc_tracer.$procmux$2128 ($mux).
Removed cell fwrisc_tracer.$procmux$2137 ($mux).
Removed cell fwrisc_tracer.$procmux$2143 ($mux).
Removed cell fwrisc_tracer.$procmux$2152 ($mux).
Removed cell fwrisc_tracer.$procmux$2158 ($mux).
Removed cell fwrisc_tracer.$procmux$2167 ($mux).
Removed cell fwrisc_tracer.$procmux$2173 ($mux).
Removed cell fwrisc_tracer.$procmux$2182 ($mux).
Removed cell fwrisc_tracer.$procmux$2188 ($mux).
Removed cell fwrisc_tracer.$procmux$2197 ($mux).
Removed cell fwrisc_tracer.$procmux$2203 ($mux).
Removed cell fwrisc_tracer.$procmux$2212 ($mux).
Removed cell fwrisc_tracer.$procmux$2218 ($mux).
Removed cell fwrisc_tracer.$procmux$2227 ($mux).
Removed cell fwrisc_tracer.$procmux$2233 ($mux).
Removed cell fwrisc_tracer.$procmux$2242 ($mux).
Removed cell fwrisc_tracer.$procmux$2248 ($mux).
Removed cell fwrisc_tracer.$procmux$2257 ($mux).
Removed cell fwrisc_tracer.$procmux$2263 ($mux).
Removed cell fwrisc_tracer.$procmux$2272 ($mux).
Removed cell fwrisc_tracer.$procmux$2278 ($mux).
Removed cell fwrisc_tracer.$procmux$2287 ($mux).
Removed cell fwrisc_tracer.$procmux$2293 ($mux).
Removed cell fwrisc_tracer.$procmux$2302 ($mux).
Removed cell fwrisc_tracer.$procmux$2308 ($mux).
Removed cell fwrisc_tracer.$procmux$2317 ($mux).
Removed cell fwrisc_tracer.$procmux$2323 ($mux).
Removed cell fwrisc_tracer.$procmux$2332 ($mux).
Removed cell fwrisc_tracer.$procmux$2338 ($mux).
Removed cell fwrisc_tracer.$procmux$2347 ($mux).
Removed cell fwrisc_tracer.$procmux$2353 ($mux).
Removed cell fwrisc_tracer.$procmux$2362 ($mux).
Removed cell fwrisc_tracer.$procmux$2368 ($mux).
Removed cell fwrisc_tracer.$procmux$2377 ($mux).
Removed cell fwrisc_tracer.$procmux$2383 ($mux).
Removed cell fwrisc_tracer.$procmux$2392 ($mux).
Removed cell fwrisc_tracer.$procmux$2398 ($mux).
Removed cell fwrisc_tracer.$procmux$2407 ($mux).
Removed cell fwrisc_tracer.$procmux$2413 ($mux).
Removed cell fwrisc_tracer.$procmux$2422 ($mux).
Removed cell fwrisc_tracer.$procmux$2428 ($mux).
Removed cell fwrisc_tracer.$procmux$2437 ($mux).
Removed cell fwrisc_tracer.$procmux$2443 ($mux).
Removed cell fwrisc_tracer.$procmux$2452 ($mux).
Removed cell fwrisc_tracer.$procmux$2458 ($mux).
Removed cell fwrisc_tracer.$procmux$2467 ($mux).
Removed cell fwrisc_tracer.$procmux$2473 ($mux).
Removed cell fwrisc_tracer.$procmux$2482 ($mux).
Removed cell fwrisc_tracer.$procmux$2488 ($mux).
Removed cell fwrisc_tracer.$procmux$2497 ($mux).
Removed cell fwrisc_tracer.$procmux$2503 ($mux).
Removed cell fwrisc_tracer.$procmux$2512 ($mux).
Removed cell fwrisc_tracer.$procmux$2518 ($mux).
Removed cell fwrisc_tracer.$procmux$2527 ($mux).
Removed cell fwrisc_tracer.$procmux$2533 ($mux).
Removed cell fwrisc_tracer.$procmux$2542 ($mux).
Removed cell fwrisc_tracer.$procmux$2548 ($mux).
Removed cell fwrisc_tracer.$procmux$2557 ($mux).
Removed cell fwrisc_tracer.$procmux$2563 ($mux).
Removed cell fwrisc_tracer.$procmux$2572 ($mux).
Removed cell fwrisc_tracer.$procmux$2578 ($mux).
Removed cell fwrisc_tracer.$procmux$2587 ($mux).
Removed cell fwrisc_tracer.$procmux$2593 ($mux).
Removed cell fwrisc_tracer.$procmux$2602 ($mux).
Removed cell fwrisc_tracer.$procmux$2608 ($mux).
Removed cell fwrisc_tracer.$procmux$2617 ($mux).
Removed cell fwrisc_tracer.$procmux$2623 ($mux).
Removed cell fwrisc_tracer.$procmux$2632 ($mux).
Removed cell fwrisc_tracer.$procmux$2638 ($mux).
Removed cell fwrisc_tracer.$procmux$2647 ($mux).
Removed cell fwrisc_tracer.$procmux$2653 ($mux).
Removed cell fwrisc_tracer.$procmux$2662 ($mux).
Removed cell fwrisc_tracer.$procmux$2668 ($mux).
Removed cell fwrisc_tracer.$procmux$2677 ($mux).
Removed cell fwrisc_tracer.$procmux$2683 ($mux).
Removed cell fwrisc_tracer.$procmux$2692 ($mux).
Removed cell fwrisc_tracer.$procmux$2698 ($mux).
Removed cell fwrisc_tracer.$procmux$2707 ($mux).
Removed cell fwrisc_tracer.$procmux$2713 ($mux).
Removed cell fwrisc_tracer.$procmux$2722 ($mux).
Removed cell fwrisc_tracer.$procmux$2728 ($mux).
Removed cell fwrisc_tracer.$procmux$2737 ($mux).
Removed cell fwrisc_tracer.$procmux$2743 ($mux).
Removed cell fwrisc_tracer.$procmux$2752 ($mux).
Removed cell fwrisc_tracer.$procmux$2758 ($mux).
Removed cell fwrisc_tracer.$procmux$2767 ($mux).
Removed cell fwrisc_tracer.$procmux$2773 ($mux).
Removed cell fwrisc_tracer.$procmux$2776 ($mux).
Removed cell fwrisc_tracer.$procmux$2785 ($mux).
Removed cell fwrisc_tracer.$procmux$2794 ($mux).
Removed cell fwrisc_tracer.$procmux$2803 ($mux).
Removed cell fwrisc_tracer.$procmux$2812 ($mux).
Removed cell fwrisc_tracer.$procmux$2821 ($mux).
Removed cell fwrisc_tracer.$procmux$2830 ($mux).
Removed cell fwrisc_tracer.$procmux$2839 ($mux).
Removed cell fwrisc_tracer.$procmux$2848 ($mux).
Removed cell fwrisc_tracer.$procmux$2857 ($mux).
Removed cell fwrisc_tracer.$procmux$2866 ($mux).
Removed cell fwrisc_tracer.$procmux$2875 ($mux).
Removed cell fwrisc_tracer.$procmux$2884 ($mux).
Removed cell fwrisc_tracer.$procmux$2893 ($mux).
Removed cell fwrisc_tracer.$procmux$2902 ($mux).
Removed cell fwrisc_tracer.$procmux$2911 ($mux).
Removed cell fwrisc_tracer.$procmux$2920 ($mux).
Removed cell fwrisc_tracer.$procmux$2929 ($mux).
Removed cell fwrisc_tracer.$procmux$2938 ($mux).
Removed cell fwrisc_tracer.$procmux$2947 ($mux).
Removed cell fwrisc_tracer.$procmux$2956 ($mux).
Removed cell fwrisc_tracer.$procmux$2965 ($mux).
Removed cell fwrisc_tracer.$procmux$2974 ($mux).
Removed cell fwrisc_tracer.$procmux$2983 ($mux).
Removed cell fwrisc_tracer.$procmux$2992 ($mux).
Removed cell fwrisc_tracer.$procmux$3001 ($mux).
Removed cell fwrisc_tracer.$procmux$3010 ($mux).
Removed cell fwrisc_tracer.$procmux$3019 ($mux).
Removed cell fwrisc_tracer.$procmux$3028 ($mux).
Removed cell fwrisc_tracer.$procmux$3037 ($mux).
Removed cell fwrisc_tracer.$procmux$3046 ($mux).
Removed cell fwrisc_tracer.$procmux$3055 ($mux).
Removed cell fwrisc_tracer.$procmux$3064 ($mux).
Removed cell fwrisc_tracer.$procmux$3073 ($mux).
Removed cell fwrisc_tracer.$procmux$3082 ($mux).
Removed cell fwrisc_tracer.$procmux$3091 ($mux).
Removed cell fwrisc_tracer.$procmux$3100 ($mux).
Removed cell fwrisc_tracer.$procmux$3109 ($mux).
Removed cell fwrisc_tracer.$procmux$3118 ($mux).
Removed cell fwrisc_tracer.$procmux$3127 ($mux).
Removed cell fwrisc_tracer.$procmux$3136 ($mux).
Removed cell fwrisc_tracer.$procmux$3145 ($mux).
Removed cell fwrisc_tracer.$procmux$3154 ($mux).
Removed cell fwrisc_tracer.$procmux$3163 ($mux).
Removed cell fwrisc_tracer.$procmux$3172 ($mux).
Removed cell fwrisc_tracer.$procmux$3181 ($mux).
Removed cell fwrisc_tracer.$procmux$3190 ($mux).
Removed cell fwrisc_tracer.$procmux$3199 ($mux).
Removed cell fwrisc_tracer.$procmux$3208 ($mux).
Removed cell fwrisc_tracer.$procmux$3217 ($mux).
Removed cell fwrisc_tracer.$procmux$3226 ($mux).
Removed cell fwrisc_tracer.$procmux$3235 ($mux).
Removed cell fwrisc_tracer.$procmux$3244 ($mux).
Removed cell fwrisc_tracer.$procmux$3253 ($mux).
Removed cell fwrisc_tracer.$procmux$3262 ($mux).
Removed cell fwrisc_tracer.$procmux$3271 ($mux).
Removed cell fwrisc_tracer.$procmux$3280 ($mux).
Removed cell fwrisc_tracer.$procmux$3289 ($mux).
Removed cell fwrisc_tracer.$procmux$3298 ($mux).
Removed cell fwrisc_tracer.$procmux$3307 ($mux).
Removed cell fwrisc_tracer.$procmux$3316 ($mux).
Removed cell fwrisc_tracer.$procmux$3325 ($mux).
Removed cell fwrisc_tracer.$procmux$3334 ($mux).
Removed cell fwrisc_tracer.$procmux$3343 ($mux).
Removed cell fwrisc_tracer.$procmux$3349 ($mux).
Removed cell fwrisc_tracer.$procmux$3355 ($mux).
Removed cell fwrisc_tracer.$procmux$3368 ($mux).
Removed cell fwrisc_tracer.$procmux$3370 ($mux).
Removed cell fwrisc_tracer.$procmux$3373 ($mux).
Removed cell fwrisc_tracer.$procmux$3386 ($mux).
Removed cell fwrisc_tracer.$procmux$3388 ($mux).
Removed cell fwrisc_tracer.$procmux$3392 ($mux).
Removed cell fwrisc_tracer.$procmux$3394 ($mux).
Removed cell fwrisc_tracer.$procmux$3404 ($mux).
Removed cell fwrisc_tracer.$procmux$3406 ($mux).
Removed cell fwrisc_tracer.$procmux$3418 ($mux).
Removed cell fwrisc_tracer.$procmux$3421 ($mux).
Removed cell fwrisc_tracer.$procmux$3427 ($mux).
Removed cell fwrisc_tracer.$procmux$3430 ($mux).

8.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\regs$fwrisc_regfile.sv:58$186' in module `\fwrisc_regfile': merged $dff to cell.
Checking cell `$memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$1497' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$1498' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$1496' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1502' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1503' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1504' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1505' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1506' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1507' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1508' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1509' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1510' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1511' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1512' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1513' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1514' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1515' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1516' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1517' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1518' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1519' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1520' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1521' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1522' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1523' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1524' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1525' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1526' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1527' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1528' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1529' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1530' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1531' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1532' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1533' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1534' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1535' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1536' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1537' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1538' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1539' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1540' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1541' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1542' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1543' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1544' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1545' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1546' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1547' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1548' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1549' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1550' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1551' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1552' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1553' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1554' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1555' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1556' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1557' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1558' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1559' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1560' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1561' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1562' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1563' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1564' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1565' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$1495' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1567' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1569' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1571' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1573' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1575' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1577' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1579' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1581' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1583' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1585' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1587' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1589' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1591' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1593' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1595' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1597' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1599' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1601' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1603' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1605' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1607' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1609' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1611' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1613' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1615' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1617' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1619' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1621' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1623' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1625' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1627' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1629' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1631' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1633' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1635' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1637' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1639' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1641' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1643' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1645' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1647' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1649' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1651' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1653' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1655' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1657' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1659' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1661' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1663' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1665' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1667' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1669' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1671' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1673' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1675' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1677' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1679' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1681' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1683' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1685' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1687' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1689' in module `\fwrisc_tracer': merged $dff to cell.
Checking cell `$memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1691' in module `\fwrisc_tracer': merged $dff to cell.

8.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
  removed 19 unused temporary wires.
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
  removed 2 unused temporary wires.
Finding unused cells or wires in module \fwrisc_regfile..
  removing unused `$dff' cell `$procdff$4908'.
  removing unused `$dff' cell `$procdff$4909'.
  removing unused `$dff' cell `$procdff$4910'.
  removed 5 unused temporary wires.
Finding unused cells or wires in module \fwrisc_tracer..
  removing unused `$dff' cell `$procdff$4377'.
  removing unused `$dff' cell `$procdff$4378'.
  removing unused `$dff' cell `$procdff$4379'.
  removing unused `$dff' cell `$procdff$4382'.
  removing unused `$dff' cell `$procdff$4387'.
  removing unused `$dff' cell `$procdff$4392'.
  removing unused `$dff' cell `$procdff$4397'.
  removing unused `$dff' cell `$procdff$4402'.
  removing unused `$dff' cell `$procdff$4407'.
  removing unused `$dff' cell `$procdff$4412'.
  removing unused `$dff' cell `$procdff$4417'.
  removing unused `$dff' cell `$procdff$4422'.
  removing unused `$dff' cell `$procdff$4427'.
  removing unused `$dff' cell `$procdff$4432'.
  removing unused `$dff' cell `$procdff$4437'.
  removing unused `$dff' cell `$procdff$4442'.
  removing unused `$dff' cell `$procdff$4447'.
  removing unused `$dff' cell `$procdff$4452'.
  removing unused `$dff' cell `$procdff$4457'.
  removing unused `$dff' cell `$procdff$4462'.
  removing unused `$dff' cell `$procdff$4467'.
  removing unused `$dff' cell `$procdff$4472'.
  removing unused `$dff' cell `$procdff$4477'.
  removing unused `$dff' cell `$procdff$4482'.
  removing unused `$dff' cell `$procdff$4487'.
  removing unused `$dff' cell `$procdff$4492'.
  removing unused `$dff' cell `$procdff$4497'.
  removing unused `$dff' cell `$procdff$4502'.
  removing unused `$dff' cell `$procdff$4507'.
  removing unused `$dff' cell `$procdff$4512'.
  removing unused `$dff' cell `$procdff$4517'.
  removing unused `$dff' cell `$procdff$4522'.
  removing unused `$dff' cell `$procdff$4527'.
  removing unused `$dff' cell `$procdff$4532'.
  removing unused `$dff' cell `$procdff$4537'.
  removing unused `$dff' cell `$procdff$4542'.
  removing unused `$dff' cell `$procdff$4547'.
  removing unused `$dff' cell `$procdff$4552'.
  removing unused `$dff' cell `$procdff$4557'.
  removing unused `$dff' cell `$procdff$4562'.
  removing unused `$dff' cell `$procdff$4567'.
  removing unused `$dff' cell `$procdff$4572'.
  removing unused `$dff' cell `$procdff$4577'.
  removing unused `$dff' cell `$procdff$4582'.
  removing unused `$dff' cell `$procdff$4587'.
  removing unused `$dff' cell `$procdff$4592'.
  removing unused `$dff' cell `$procdff$4597'.
  removing unused `$dff' cell `$procdff$4602'.
  removing unused `$dff' cell `$procdff$4607'.
  removing unused `$dff' cell `$procdff$4612'.
  removing unused `$dff' cell `$procdff$4617'.
  removing unused `$dff' cell `$procdff$4622'.
  removing unused `$dff' cell `$procdff$4627'.
  removing unused `$dff' cell `$procdff$4632'.
  removing unused `$dff' cell `$procdff$4637'.
  removing unused `$dff' cell `$procdff$4642'.
  removing unused `$dff' cell `$procdff$4647'.
  removing unused `$dff' cell `$procdff$4652'.
  removing unused `$dff' cell `$procdff$4657'.
  removing unused `$dff' cell `$procdff$4662'.
  removing unused `$dff' cell `$procdff$4667'.
  removing unused `$dff' cell `$procdff$4672'.
  removing unused `$dff' cell `$procdff$4677'.
  removing unused `$dff' cell `$procdff$4682'.
  removing unused `$dff' cell `$procdff$4687'.
  removing unused `$dff' cell `$procdff$4690'.
  removing unused `$dff' cell `$procdff$4691'.
  removing unused `$dff' cell `$procdff$4692'.
  removing unused `$dff' cell `$procdff$4693'.
  removing unused `$dff' cell `$procdff$4696'.
  removing unused `$dff' cell `$procdff$4699'.
  removing unused `$dff' cell `$procdff$4702'.
  removing unused `$dff' cell `$procdff$4705'.
  removing unused `$dff' cell `$procdff$4708'.
  removing unused `$dff' cell `$procdff$4711'.
  removing unused `$dff' cell `$procdff$4714'.
  removing unused `$dff' cell `$procdff$4717'.
  removing unused `$dff' cell `$procdff$4720'.
  removing unused `$dff' cell `$procdff$4723'.
  removing unused `$dff' cell `$procdff$4726'.
  removing unused `$dff' cell `$procdff$4729'.
  removing unused `$dff' cell `$procdff$4732'.
  removing unused `$dff' cell `$procdff$4735'.
  removing unused `$dff' cell `$procdff$4738'.
  removing unused `$dff' cell `$procdff$4741'.
  removing unused `$dff' cell `$procdff$4744'.
  removing unused `$dff' cell `$procdff$4747'.
  removing unused `$dff' cell `$procdff$4750'.
  removing unused `$dff' cell `$procdff$4753'.
  removing unused `$dff' cell `$procdff$4756'.
  removing unused `$dff' cell `$procdff$4759'.
  removing unused `$dff' cell `$procdff$4762'.
  removing unused `$dff' cell `$procdff$4765'.
  removing unused `$dff' cell `$procdff$4768'.
  removing unused `$dff' cell `$procdff$4771'.
  removing unused `$dff' cell `$procdff$4774'.
  removing unused `$dff' cell `$procdff$4777'.
  removing unused `$dff' cell `$procdff$4780'.
  removing unused `$dff' cell `$procdff$4783'.
  removing unused `$dff' cell `$procdff$4786'.
  removing unused `$dff' cell `$procdff$4789'.
  removing unused `$dff' cell `$procdff$4792'.
  removing unused `$dff' cell `$procdff$4795'.
  removing unused `$dff' cell `$procdff$4798'.
  removing unused `$dff' cell `$procdff$4801'.
  removing unused `$dff' cell `$procdff$4804'.
  removing unused `$dff' cell `$procdff$4807'.
  removing unused `$dff' cell `$procdff$4810'.
  removing unused `$dff' cell `$procdff$4813'.
  removing unused `$dff' cell `$procdff$4816'.
  removing unused `$dff' cell `$procdff$4819'.
  removing unused `$dff' cell `$procdff$4822'.
  removing unused `$dff' cell `$procdff$4825'.
  removing unused `$dff' cell `$procdff$4828'.
  removing unused `$dff' cell `$procdff$4831'.
  removing unused `$dff' cell `$procdff$4834'.
  removing unused `$dff' cell `$procdff$4837'.
  removing unused `$dff' cell `$procdff$4840'.
  removing unused `$dff' cell `$procdff$4843'.
  removing unused `$dff' cell `$procdff$4846'.
  removing unused `$dff' cell `$procdff$4849'.
  removing unused `$dff' cell `$procdff$4852'.
  removing unused `$dff' cell `$procdff$4855'.
  removing unused `$dff' cell `$procdff$4858'.
  removing unused `$dff' cell `$procdff$4861'.
  removing unused `$dff' cell `$procdff$4864'.
  removing unused `$dff' cell `$procdff$4867'.
  removing unused `$dff' cell `$procdff$4870'.
  removing unused `$dff' cell `$procdff$4873'.
  removing unused `$dff' cell `$procdff$4876'.
  removing unused `$dff' cell `$procdff$4879'.
  removing unused `$dff' cell `$procdff$4891'.
  removing unused `$dff' cell `$procdff$4892'.
  removing unused `$dff' cell `$procdff$4893'.
  removing unused `$dff' cell `$procdff$4895'.
  removing unused `$dff' cell `$procdff$4896'.
  removing unused `$dff' cell `$procdff$4897'.
  removing unused `$dff' cell `$procdff$4898'.
  removing unused `$dff' cell `$procdff$4899'.
  removing unused `$dff' cell `$procdff$4900'.
  removing unused `$dff' cell `$procdff$4901'.
  removed 348 unused temporary wires.
Removed 148 unused cells and 2985 unused wires.

8.10. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\regs' in module `\fwrisc_regfile':
  $meminit$\regs$fwrisc_regfile.sv:43$185 ($meminit)
  $memwr$\regs$fwrisc_regfile.sv:58$186 ($memwr)
  $memrd$\regs$fwrisc_regfile.sv:61$183 ($memrd)
  $memrd$\regs$fwrisc_regfile.sv:62$184 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\in_regs' in module `\fwrisc_tracer':
  $memwr$\in_regs$fwrisc_formal_arith_checker.sv:66$1497 ($memwr)
  $memwr$\in_regs$fwrisc_formal_arith_checker.sv:67$1498 ($memwr)
  $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$542 ($memrd)
  $memrd$\in_regs$fwrisc_formal_arith_checker.sv:86$543 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\out_regs' in module `\fwrisc_tracer':
  $memwr$\out_regs$fwrisc_formal_arith_checker.sv:64$1496 ($memwr)
  $memrd$\out_regs$fwrisc_formal_arith_checker.sv:86$541 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\out_regs_w' in module `\fwrisc_tracer':
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:63$1495 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1502 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1503 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1504 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1505 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1506 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1507 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1508 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1509 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1510 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1511 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1512 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1513 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1514 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1515 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1516 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1517 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1518 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1519 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1520 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1521 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1522 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1523 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1524 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1525 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1526 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1527 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1528 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1529 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1530 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1531 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1532 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1533 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1534 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1535 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1536 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1537 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1538 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1539 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1540 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1541 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1542 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1543 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1544 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1545 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1546 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1547 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1548 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1549 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1550 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1551 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1552 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1553 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1554 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1555 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1556 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1557 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1558 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1559 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1560 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1561 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1562 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1563 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1564 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:41$1565 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1567 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1569 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1571 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1573 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1575 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1577 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1579 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1581 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1583 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1585 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1587 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1589 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1591 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1593 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1595 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1597 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1599 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1601 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1603 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1605 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1607 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1609 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1611 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1613 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1615 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1617 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1619 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1621 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1623 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1625 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1627 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1629 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1631 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1633 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1635 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1637 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1639 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1641 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1643 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1645 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1647 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1649 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1651 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1653 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1655 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1657 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1659 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1661 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1663 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1665 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1667 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1669 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1671 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1673 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1675 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1677 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1679 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1681 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1683 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1685 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1687 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1689 ($memwr)
  $memwr$\out_regs_w$fwrisc_formal_arith_checker.sv:97$1691 ($memwr)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:79$537 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$810 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$821 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$832 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$843 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$854 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$865 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$876 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$887 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$898 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$909 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$920 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$931 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$942 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$953 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$964 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$975 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$986 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$997 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1008 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1019 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1030 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1041 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1052 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1063 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1074 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1085 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1096 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1107 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1118 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1129 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1140 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1151 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1162 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1173 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1184 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1195 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1206 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1217 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1228 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1239 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1250 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1261 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1272 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1283 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1294 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1305 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1316 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1327 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1338 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1349 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1360 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1371 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1382 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1393 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1404 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1415 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1426 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1437 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1448 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1459 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1470 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1481 ($memrd)
  $memrd$\out_regs_w$fwrisc_formal_arith_checker.sv:96$1492 ($memrd)

8.11. Executing OPT pass (performing simple optimizations).

8.11.1. Executing OPT_EXPR pass (perform const folding).

8.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
  Cell `$ternary$fwrisc.sv:760$119' is identical to cell `$ternary$fwrisc.sv:730$118'.
    Redirecting output \Y: $ternary$fwrisc.sv:760$119_Y [0] = $ternary$fwrisc.sv:730$118_Y [0]
    Removing $mux cell `$ternary$fwrisc.sv:760$119' from module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
Removed a total of 1 cells.

8.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
  removed 1 unused temporary wires.
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
Removed 148 unused cells and 2986 unused wires.

8.11.5. Finished fast OPT passes.

8.12. Printing statistics.

=== fwrisc ===

   Number of wires:                264
   Number of wire bits:           2362
   Number of public wires:          78
   Number of public wire bits:     888
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                246
     $add                            3
     $dff                            6
     $eq                            38
     $logic_and                     32
     $logic_not                     16
     $logic_or                      16
     $mux                           93
     $pmux                          16
     $reduce_or                     18
     $sub                            3
     fwrisc_alu                      1
     fwrisc_comparator               1
     fwrisc_dbus_if                  1
     fwrisc_regfile                  1
     fwrisc_tracer                   1

=== fwrisc_alu ===

   Number of wires:                 23
   Number of wire bits:            336
   Number of public wires:          10
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            1
     $and                            1
     $eq                             7
     $gt                             1
     $logic_not                      1
     $mux                            2
     $or                             1
     $pmux                           1
     $reduce_or                      1
     $sub                            1
     $xor                            1

=== fwrisc_comparator ===

   Number of wires:                 11
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $eq                             2
     $logic_not                      1
     $lt                             2
     $pmux                           1

=== fwrisc_dbus_if ===

   Number of wires:                 16
   Number of wire bits:            183
   Number of public wires:          11
   Number of public wire bits:     172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $eq                             3
     $logic_not                      1
     $logic_or                       1
     $pmux                           2
     $shl                            2

=== fwrisc_formal_tb ===

   Number of wires:                 18
   Number of wire bits:            178
   Number of public wires:          14
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            1
     $anyconst                       4
     $dff                            2
     $eq                             1
     $mux                            2
     fwrisc                          1

=== fwrisc_regfile ===

   Number of wires:                 12
   Number of wire bits:            161
   Number of public wires:          11
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            2
     $mem                            1
     $mux                            1

=== fwrisc_tracer ===

   Number of wires:                303
   Number of wire bits:            733
   Number of public wires:          23
   Number of public wire bits:     283
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                288
     $add                            1
     $assert                        65
     $cover                          1
     $dff                           75
     $eq                           127
     $logic_and                      1
     $mem                            3
     $mux                           12
     $not                            2
     $reduce_bool                    1

=== design hierarchy ===

   fwrisc_formal_tb                  1
     fwrisc                          1
       fwrisc_alu                    1
       fwrisc_comparator             1
       fwrisc_dbus_if                1
       fwrisc_regfile                1
       fwrisc_tracer                 1

   Number of wires:                647
   Number of wire bits:           4027
   Number of public wires:         153
   Number of public wire bits:    1876
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                576
     $add                            6
     $and                            1
     $anyconst                       4
     $assert                        65
     $cover                          1
     $dff                           85
     $eq                           178
     $gt                             1
     $logic_and                     33
     $logic_not                     19
     $logic_or                      17
     $lt                             2
     $mem                            4
     $mux                          110
     $not                            2
     $or                             1
     $pmux                          20
     $reduce_bool                    1
     $reduce_or                     19
     $shl                            2
     $sub                            4
     $xor                            1

8.13. Executing CHECK pass (checking for obvious problems).
checking module fwrisc..
checking module fwrisc_alu..
checking module fwrisc_comparator..
checking module fwrisc_dbus_if..
checking module fwrisc_formal_tb..
checking module fwrisc_regfile..
checking module fwrisc_tracer..
found and reported 0 problems.

9. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

10. Executing ASYNC2SYNC pass.

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
  removing unused `$dff' cell `$procdff$4885'.
  removed 1 unused temporary wires.
Removed 149 unused cells and 2987 unused wires.

12. Executing SETUNDEF pass (replace undef values with defined constants).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc'.
Finding identical cells in module `\fwrisc_alu'.
Finding identical cells in module `\fwrisc_comparator'.
Finding identical cells in module `\fwrisc_dbus_if'.
Finding identical cells in module `\fwrisc_formal_tb'.
Finding identical cells in module `\fwrisc_regfile'.
Finding identical cells in module `\fwrisc_tracer'.
Removed a total of 0 cells.

13.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc..
Finding unused cells or wires in module \fwrisc_alu..
Finding unused cells or wires in module \fwrisc_comparator..
Finding unused cells or wires in module \fwrisc_dbus_if..
Finding unused cells or wires in module \fwrisc_formal_tb..
Finding unused cells or wires in module \fwrisc_regfile..
Finding unused cells or wires in module \fwrisc_tracer..
Removed 149 unused cells and 2987 unused wires.

13.5. Finished fast OPT passes.

14. Executing CHECK pass (checking for obvious problems).
checking module fwrisc..
checking module fwrisc_alu..
checking module fwrisc_comparator..
checking module fwrisc_dbus_if..
checking module fwrisc_formal_tb..
checking module fwrisc_regfile..
checking module fwrisc_tracer..
found and reported 0 problems.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \fwrisc_formal_tb
Used module:     \fwrisc
Used module:         \fwrisc_alu
Used module:         \fwrisc_comparator
Used module:         \fwrisc_dbus_if
Used module:         \fwrisc_regfile
Used module:         \fwrisc_tracer

15.2. Analyzing design hierarchy..
Top module:  \fwrisc_formal_tb
Used module:     \fwrisc
Used module:         \fwrisc_alu
Used module:         \fwrisc_comparator
Used module:         \fwrisc_dbus_if
Used module:         \fwrisc_regfile
Used module:         \fwrisc_tracer
Removed 0 unused modules.
Module fwrisc directly or indirectly contains $assert cells -> setting "keep" attribute.
Module fwrisc_formal_tb directly or indirectly contains $assert cells -> setting "keep" attribute.
Module fwrisc_tracer directly or indirectly contains $assert cells -> setting "keep" attribute.

16. Executing ILANG backend.
Output filename: ../model/design.il

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: e42d783b42
CPU: user 2.10s system 0.02s, MEM: 51.11 MB total, 18.33 MB resident
Yosys 0.8+70 (git sha1 0b9bb85, clang 3.4.2 -fPIC -Os)
Time spent: 17% 8x opt_clean (0 sec), 14% 1x memory_dff (0 sec), ...
