  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9843.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9843.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9844.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9844.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9844.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9845.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9845.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9845.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9846.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9846.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9846.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9847.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9847.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9847.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9848.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9848.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9848.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance9849.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance9849.mem.mem: $\design76_21_50_inst.memory_cntrl_instance9849.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance985.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance985.mem.mem: $\design76_21_50_inst.memory_cntrl_instance985.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance986.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance986.mem.mem: $\design76_21_50_inst.memory_cntrl_instance986.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance987.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance987.mem.mem: $\design76_21_50_inst.memory_cntrl_instance987.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance988.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance988.mem.mem: $\design76_21_50_inst.memory_cntrl_instance988.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.
Mapping memory \design76_21_50_inst.memory_cntrl_instance989.mem.mem in module \design76_21_50_top:
  created 1024 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of design76_21_50_top.design76_21_50_inst.memory_cntrl_instance989.mem.mem: $\design76_21_50_inst.memory_cntrl_instance989.mem.mem$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 1024 write mux blocks.

5.158. Executing TECHMAP pass (map to technology primitives).

5.158.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.158.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

5.158.3. Continuing TECHMAP pass.
terminate called after throwing an instance of 'std::length_error'
  what():  hash table exceeded maximum size.
Design is likely too large for yosys to handle, if possible try not to flatten the design.
ERROR: SYN: Design design76_21_50_top Synthesis failed
