<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Interface definition of the TargetLowering class that is common</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// to all AMD GPUs.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>AMDGPUMachineFunction;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span><a class="code" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">struct </span>ArgDescriptor;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html">   28</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> *Subtarget;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  /// \returns AMDGPUISD::FFBH_U32 node if the incoming \p Op may have been</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// legalized from a smaller type VT. Need to match pre-legalized type because</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// the generic legalization inserts the add/sub between the select and</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// compare.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getFFBX_U32(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">numBitsUnsigned</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">numBitsSigned</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adb312b79379a52ff3354d2c0557cd8cc">hasDefinedInitializer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a24cc4a1d21ea4653fdd760e2d7ae930e">LowerEXTRACT_SUBVECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a13428801d19f40af7da16a16d76329fb">LowerCONCAT_VECTORS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// Split a vector store into multiple scalar stores.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// \returns The resulting chain.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">LowerFREM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a320ee4dc0443cbff7002d140d19d9c31">LowerFCEIL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad0dbb24291ed1233a95588724ebd87e9">LowerFTRUNC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae48bbb9921feca789df1b15e88845d46">LowerFRINT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac1024751a2b0f9481676cd996f737115">LowerFNEARBYINT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a48f544397f5613ed5d3c100967381f66">LowerFROUND_LegalFTRUNC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a184fa674911e869d574c8f6f39842177">LowerFROUND64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a16af4d76ff324087fcb805c002e183af">LowerFROUND</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6639fdbc7f45eb3560a44d35e57fc782">LowerFFLOOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad904c86419e3488c0883eba51fcc4e74">LowerFLOG</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                    <span class="keywordtype">double</span> Log2BaseInverted) <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a8b4d189fb624411d2c3e6d460da3796f">lowerFEXP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aae4e2c7609965dd1067b5be39e85af23">LowerCTLZ_CTTZ</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9a325c5bab9cf354d0d83623094cf9d1">LowerINT_TO_FP32</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4f39c12d317c20af90de8c186c92d1f8">LowerINT_TO_FP64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> Signed) <span class="keyword">const</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a77e6c251ad11a37c573a5ecd3ebbafb8">LowerUINT_TO_FP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aab4b5080df65dcf07d19dce5b8111396">LowerSINT_TO_FP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a74eb3355a5e6a7603a828c6ccf44e838">LowerFP64_TO_INT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> Signed) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a50d6cc7f6a30055914ca1598d668f7bc">LowerFP_TO_FP16</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a533018bd9ac5e5d208d2ccddc2637d69">LowerFP_TO_UINT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4265b82b4286ae067134945e22b068b2">LowerFP_TO_SINT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac2a107ae57d52b3efb40096c179e270d">LowerSIGN_EXTEND_INREG</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a273d2011b48b740db185cdcdf4decf76">shouldCombineMemoryType</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a13463f9ee8babeef33857cbbc8ea4af1">performLoadCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad85146c9cfc75b8fe84203e7b920b9e2">performStoreCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2c8bc97059759cb53b363069723311ef">performAssertSZExtCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae4ec834dd7b4ce858321ecad900e9363">performIntrinsicWOChainCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">splitBinaryBitConstantOpImpl</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                       <span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                       <a class="code" href="classuint32__t.html">uint32_t</a> ValLo, <a class="code" href="classuint32__t.html">uint32_t</a> ValHi) <span class="keyword">const</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4a2c60919236f6bec42a5a1cd2e0fadb">performShlCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a801abfb2be28ad60d1a5f79828e99a41">performSraCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a89077a6acaf53615241018f1013dc349">performSrlCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa90790617dff98c702c09eb5e62e7430">performTruncateCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ab049ba889709df922c683e1961c32ae9">performMulCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3e110576778e9ccf929885efddeea4aa">performMulhsCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a09d46d8519c83130e03376d0d2e0008a">performMulhuCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acad31ac68a185f119952b105566e3bd0">performMulLoHi24Combine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7f7b70914dc135fef1df446161972822">performCtlz_CttzCombine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cond, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a66904f0583c44a66125515e02e4905b1">performSelectCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6a7d63730380e17cc7355495627454d5">isConstantCostlierToNegate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N) <span class="keyword">const</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6913e341612419ecb5b860b6759b929c">performFNegCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae0d935eaffbef9423e07ac82afb5eeb3">performFAbsCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">performRcpCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">LowerGlobalAddress</a>(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// Return 64-bit value Op as two 32-bit integers.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  std::pair&lt;SDValue, SDValue&gt; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">split64BitValue</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ade43855f04d97068b4fe4244ad205fb4">getLoHalf64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af1dafe04d5c38b74c95d3ea84e35175f">getHiHalf64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// Split a vector type into two parts. The first part is a power of two</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// vector. The second part is whatever is left over, and is a scalar if it</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// would otherwise be a 1-vector.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span>  std::pair&lt;EVT, EVT&gt; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">getSplitDestVTs</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;VT, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// Split a vector value into two parts of types LoVT and HiVT. HiVT could be</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// scalar.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span>  std::pair&lt;SDValue, SDValue&gt; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">splitVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;N, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;LoVT, <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;HighVT,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// Split a vector load into 2 loads of half the vector.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// Widen a vector load from vec3 to vec4.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">WidenVectorLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Split a vector store into 2 stores of half the vector.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">LowerSTORE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4c55ea322cde31251b9727c6109895bd">LowerSDIVREM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae54e04166dc3c7f87ac2d1393dbf2c1e">LowerUDIVREM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6f30e11353716cf175b1fb59b11cb6f4">LowerDIVREM24</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> sign) <span class="keyword">const</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aec76b73c15365e949f7322e371e6471b">LowerUDIVREM64</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">analyzeFormalArgumentsCompute</a>(</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#abb9af8521eda1de8847a48e54ef33453">AMDGPUTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aee7f4c20bccde279fbcb3be1bff0018f">  149</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aee7f4c20bccde279fbcb3be1bff0018f">mayIgnoreSignedZero</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op)<span class="keyword"> const </span>{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().Options.NoSignedZerosFPMath)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> Flags = Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (Flags.isDefined())</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">return</span> Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#aa6b631bb5be7bd9030830066e233b43d">hasNoSignedZeros</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">  160</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">stripBitcast</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">return</span> Val.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> ? Val.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) : Val;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">allUsesHaveSourceMods</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                    <span class="keywordtype">unsigned</span> CostThreshold = 4);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">isFAbsFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">isFNegFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">isNarrowingProfitable</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">getVectorIdxTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;) <span class="keyword">const override</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">isSelectSupported</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">ShouldShrinkFPConstant</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                             <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                             <a class="code" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">isLoadBitCastBeneficial</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <span class="keyword">const</span> <span class="keyword">final</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">storeOfVectorConstantIsCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                    <span class="keywordtype">unsigned</span> NumElem,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                    <span class="keywordtype">unsigned</span> AS) <span class="keyword">const override</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3125064e12a1be393d79e6d2356bef71">aggressivelyPreferBuildVectorSources</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a430354699c0f912f4078f57fcc607319">isSDNodeAlwaysUniform</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) <span class="keyword">const override</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC, <span class="keywordtype">bool</span> IsVarArg);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC, <span class="keywordtype">bool</span> IsVarArg);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">addTokenForArgument</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                              <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                              <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                             <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Reason) <span class="keyword">const</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad47eb141a735c9c43d062fe6f931b31b">LowerDYNAMIC_STACKALLOC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> * N,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Results,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">combineFMinMaxLegacy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// FIXME: Turn off MergeConsecutiveStores() before Instruction Selection for</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// AMDGPU.  Commit r319036,</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// (https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// turned on MergeConsecutiveStores() before Instruction Selection for all</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// targets.  Enough AMDGPU compiles go into an infinite loop (</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// MergeConsecutiveStores() merges two stores; LegalizeStoreOps() un-merges;</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// MergeConsecutiveStores() re-merges, etc. ) to warrant turning it off for</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// now.</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">  240</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">mergeStoresAfterLegalization</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">  242</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">isFsqrtCheap</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">getSqrtEstimate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                           <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                           <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">getRecipEstimate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> Enabled,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                           <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a41951b956c69e5d97b45c18d6fb0a08a">PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *N,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// Determine which of the bits specified in \p Mask are known to be</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// either zero or one and return them in the \p KnownZero and \p KnownOne</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// bitsets.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                     <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">ComputeNumSignBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">isKnownNeverNaNForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                    <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// Helper function that adds Reg to the LiveIn list of the DAG&#39;s</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  /// MachineFunction.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// \returns a RegisterSDNode representing Reg if \p RawReg is true, otherwise</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// a copy from the register.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                               <span class="keywordtype">bool</span> RawReg = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a00fc410befc0e62642a2ee6f6a155373">  282</a></span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a00fc410befc0e62642a2ee6f6a155373">CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                               <span class="keywordtype">unsigned</span> Reg, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(DAG, RC, Reg, VT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()));</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Returns the raw live in register rather than a copy from it.</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#ac1e7d8bd0d0ab89e14eea5d99dd5dc4c">  289</a></span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac1e7d8bd0d0ab89e14eea5d99dd5dc4c">CreateLiveInRegisterRaw</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                  <span class="keywordtype">unsigned</span> Reg, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">CreateLiveInRegister</a>(DAG, RC, Reg, VT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()), <span class="keyword">true</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// Similar to CreateLiveInRegister, except value maybe loaded from a stack</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// slot rather than passed in a register.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">loadStackInputValue</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                              <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                              int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">storeStackInputValue</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                               int64_t Offset) <span class="keyword">const</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">  313</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> {</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">  314</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">FIRST_IMPLICIT</a>,</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a0c3b6476041a6b00d9bf8dcd054102c2">  315</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a0c3b6476041a6b00d9bf8dcd054102c2">GRID_DIM</a> = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">FIRST_IMPLICIT</a>,</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821abb10afce29f2bda2452d867e530ee855">  316</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821abb10afce29f2bda2452d867e530ee855">GRID_OFFSET</a>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  };</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// Helper function that returns the byte offset of the given</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// type of implicit parameter.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">getImplicitParameterOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) <span class="keyword">const</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">  324</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">getFenceOperandTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *) <span class="keyword">const override</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;};</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html">  331</a></span>&#160;<span class="keyword">namespace </span>AMDGPUISD {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">  333</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">NodeType</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// AMDIL ISD Opcodes</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">  335</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">  336</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">UMUL</a>,        <span class="comment">// 32bit unsigned multiplication</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">  337</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">BRANCH_COND</a>,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// End AMDIL ISD Opcodes</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// Function call.</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">  341</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">CALL</a>,</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">  342</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">TC_RETURN</a>,</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">  343</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">TRAP</a>,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// Masked control flow nodes.</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">  346</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">IF</a>,</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">  347</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">ELSE</a>,</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">  348</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">LOOP</a>,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// A uniform kernel return that terminates the wavefront.</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">  351</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">ENDPGM</a>,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">// Return to a shader part&#39;s epilog code.</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">  354</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">RETURN_TO_EPILOG</a>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">// Return with values from a non-entry function.</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f">  357</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f">RET_FLAG</a>,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">  359</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">DWORDADDR</a>,</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">  360</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">FRACT</a>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// CLAMP value between 0.0 and 1.0. NaN clamped to 0, following clamp output</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// modifier behavior with dx10_enable.</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">  364</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">CLAMP</a>,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// This is SETCC with the full mask result which is used for a compare with a</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// result bit per item in the wavefront.</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">  368</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">SETCC</a>,</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">  369</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">SETREG</a>,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">  371</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">DENORM_MODE</a>,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// FP ops with input and output chain.</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">  374</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">FMA_W_CHAIN</a>,</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">  375</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">FMUL_W_CHAIN</a>,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// SIN_HW, COS_HW - f32 for SI, 1 ULP max error, valid from -100 pi to 100 pi.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">// Denormals handled on some parts.</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">  379</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">COS_HW</a>,</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">  380</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">SIN_HW</a>,</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">  381</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">FMAX_LEGACY</a>,</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">  382</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">FMIN_LEGACY</a>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">  384</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">FMAX3</a>,</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">  385</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">SMAX3</a>,</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">  386</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">UMAX3</a>,</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">  387</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">FMIN3</a>,</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">  388</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">SMIN3</a>,</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">  389</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">UMIN3</a>,</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">  390</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">FMED3</a>,</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">  391</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">SMED3</a>,</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">  392</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">UMED3</a>,</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">  393</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">FDOT2</a>,</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">  394</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">URECIP</a>,</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">  395</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">DIV_SCALE</a>,</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">  396</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">DIV_FMAS</a>,</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">  397</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">DIV_FIXUP</a>,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// For emitting ISD::FMAD when f32 denormals are enabled because mac/mad is</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// treated as an illegal operation.</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">  400</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">FMAD_FTZ</a>,</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">  401</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">TRIG_PREOP</a>, <span class="comment">// 1 ULP max error for f64</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">//            For f64, max error 2^29 ULP, handles denormals.</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">  405</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a>,</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">  406</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">RSQ</a>,</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">  407</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">RCP_LEGACY</a>,</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">  408</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">RSQ_LEGACY</a>,</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">  409</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">RCP_IFLAG</a>,</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">  410</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">FMUL_LEGACY</a>,</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">  411</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">RSQ_CLAMP</a>,</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">  412</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">LDEXP</a>,</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">  413</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">FP_CLASS</a>,</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">  414</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">DOT4</a>,</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">  415</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">CARRY</a>,</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">  416</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">BORROW</a>,</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">  417</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">BFE_U32</a>, <span class="comment">// Extract range of bits with zero extension to 32-bits.</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">  418</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">BFE_I32</a>, <span class="comment">// Extract range of bits with sign extension to 32-bits.</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">  419</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">BFI</a>, <span class="comment">// (src0 &amp; src1) | (~src0 &amp; src2)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">  420</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a>, <span class="comment">// Insert a range of bits into a 32-bit word.</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">  421</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">FFBH_U32</a>, <span class="comment">// ctlz with -1 if input is zero.</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">  422</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">FFBH_I32</a>,</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">  423</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">FFBL_B32</a>, <span class="comment">// cttz with -1 if input is zero.</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">  424</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">MUL_U24</a>,</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">  425</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">MUL_I24</a>,</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">  426</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">MULHI_U24</a>,</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">  427</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">MULHI_I24</a>,</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">  428</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">MAD_U24</a>,</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">  429</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">MAD_I24</a>,</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">  430</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">MAD_U64_U32</a>,</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">  431</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">MAD_I64_I32</a>,</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3260c639dfce4f1a7b300022533089f8">  432</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3260c639dfce4f1a7b300022533089f8">MUL_LOHI_I24</a>,</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1e47180d129e9d0f94e4f096d5b8d997">  433</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1e47180d129e9d0f94e4f096d5b8d997">MUL_LOHI_U24</a>,</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">  434</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">PERM</a>,</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">  435</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">TEXTURE_FETCH</a>,</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">  436</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">EXPORT</a>, <span class="comment">// exp on SI+</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">  437</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">EXPORT_DONE</a>, <span class="comment">// exp on SI+ with done bit set</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">  438</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">R600_EXPORT</a>,</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">  439</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">CONST_ADDRESS</a>,</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">  440</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">REGISTER_LOAD</a>,</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">  441</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">REGISTER_STORE</a>,</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">  442</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">SAMPLE</a>,</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">  443</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">SAMPLEB</a>,</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">  444</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">SAMPLED</a>,</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">  445</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">SAMPLEL</a>,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="comment">// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">  448</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">CVT_F32_UBYTE0</a>,</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">  449</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">CVT_F32_UBYTE1</a>,</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">  450</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">CVT_F32_UBYTE2</a>,</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">  451</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">CVT_F32_UBYTE3</a>,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// Convert two float 32 numbers into a single register holding two packed f16</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// with round to zero.</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">  455</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">CVT_PKRTZ_F16_F32</a>,</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">  456</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">CVT_PKNORM_I16_F32</a>,</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">  457</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">CVT_PKNORM_U16_F32</a>,</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">  458</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">CVT_PK_I16_I32</a>,</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">  459</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">CVT_PK_U16_U32</a>,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// Same as the standard node, except the high bits of the resulting integer</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// are known 0.</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">  463</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">FP_TO_FP16</a>,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// Wrapper around fp16 results that are known to zero the high bits.</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67">  466</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67">FP16_ZEXT</a>,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  /// This node is for VLIW targets and it is used to represent a vector</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// that is stored in consecutive registers with the same channel.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">  /// For example:</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  ///   |X  |Y|Z|W|</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// T0|v.x| | | |</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// T1|v.y| | | |</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// T2|v.z| | | |</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  /// T3|v.w| | | |</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">  476</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">BUILD_VERTICAL_VECTOR</a>,<span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// Pointer to the start of the shader&#39;s constant data.</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">  478</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">CONST_DATA_PTR</a>,</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8">  479</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8">INTERP_P1LL_F16</a>,</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780">  480</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780">INTERP_P1LV_F16</a>,</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0ecb9ebd5be2fc45ac40a0687da90806">  481</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0ecb9ebd5be2fc45ac40a0687da90806">INTERP_P2_F16</a>,</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">  482</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">PC_ADD_REL_OFFSET</a>,</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">  483</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">LDS</a>,</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1">  484</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1">KILL</a>,</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">  485</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">DUMMY_CHAIN</a>,</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">  486</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">FIRST_MEM_OPCODE_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">  487</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">LOAD_D16_HI</a>,</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">  488</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">LOAD_D16_LO</a>,</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">  489</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">LOAD_D16_HI_I8</a>,</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">  490</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">LOAD_D16_HI_U8</a>,</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">  491</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">LOAD_D16_LO_I8</a>,</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">  492</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">LOAD_D16_LO_U8</a>,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">  494</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">STORE_MSKOR</a>,</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">  495</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">LOAD_CONSTANT</a>,</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">  496</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">TBUFFER_STORE_FORMAT</a>,</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">  497</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">TBUFFER_STORE_FORMAT_D16</a>,</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">  498</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">TBUFFER_LOAD_FORMAT</a>,</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">  499</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">TBUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">  500</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">DS_ORDERED_COUNT</a>,</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">  501</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">ATOMIC_CMP_SWAP</a>,</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">  502</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">ATOMIC_INC</a>,</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">  503</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">ATOMIC_DEC</a>,</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">  504</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">ATOMIC_LOAD_FMIN</a>,</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">  505</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">ATOMIC_LOAD_FMAX</a>,</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">  506</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a>,</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">  507</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">BUFFER_LOAD_UBYTE</a>,</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">  508</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">BUFFER_LOAD_USHORT</a>,</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">  509</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">BUFFER_LOAD_BYTE</a>,</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">  510</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">BUFFER_LOAD_SHORT</a>,</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">  511</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">BUFFER_LOAD_FORMAT</a>,</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">  512</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">BUFFER_LOAD_FORMAT_D16</a>,</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">  513</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">SBUFFER_LOAD</a>,</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">  514</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>,</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">  515</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">BUFFER_STORE_BYTE</a>,</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">  516</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">BUFFER_STORE_SHORT</a>,</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">  517</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">BUFFER_STORE_FORMAT</a>,</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">  518</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">BUFFER_STORE_FORMAT_D16</a>,</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">  519</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">BUFFER_ATOMIC_SWAP</a>,</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">  520</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">BUFFER_ATOMIC_ADD</a>,</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">  521</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">BUFFER_ATOMIC_SUB</a>,</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">  522</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">BUFFER_ATOMIC_SMIN</a>,</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">  523</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">BUFFER_ATOMIC_UMIN</a>,</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">  524</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">BUFFER_ATOMIC_SMAX</a>,</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">  525</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">BUFFER_ATOMIC_UMAX</a>,</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">  526</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">BUFFER_ATOMIC_AND</a>,</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">  527</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">BUFFER_ATOMIC_OR</a>,</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">  528</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">BUFFER_ATOMIC_XOR</a>,</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">  529</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">BUFFER_ATOMIC_INC</a>,</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">  530</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">BUFFER_ATOMIC_DEC</a>,</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">  531</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">BUFFER_ATOMIC_CMPSWAP</a>,</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">  532</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">BUFFER_ATOMIC_FADD</a>,</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061">  533</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061">BUFFER_ATOMIC_PK_FADD</a>,</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909">  534</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909">ATOMIC_PK_FADD</a>,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">  536</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">LAST_AMDGPU_ISD_NUMBER</a></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;};</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;} <span class="comment">// End namespace AMDGPUISD</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;} <span class="comment">// End namespace llvm</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a06b5f6e2134c6eaee1e1e95b5468c0be"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04568">AMDGPUISelLowering.cpp:4568</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">llvm::AMDGPUISD::ELSE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00347">AMDGPUISelLowering.h:347</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00625">ISDOpcodes.h:625</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae48bbb9921feca789df1b15e88845d46"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae48bbb9921feca789df1b15e88845d46">llvm::AMDGPUTargetLowering::LowerFRINT</a></div><div class="ttdeci">SDValue LowerFRINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02128">AMDGPUISelLowering.cpp:2128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00441">AMDGPUISelLowering.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4f39c12d317c20af90de8c186c92d1f8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4f39c12d317c20af90de8c186c92d1f8">llvm::AMDGPUTargetLowering::LowerINT_TO_FP64</a></div><div class="ttdeci">SDValue LowerINT_TO_FP64(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02481">AMDGPUISelLowering.cpp:2481</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">llvm::AMDGPUISD::DIV_SCALE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00395">AMDGPUISelLowering.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad768c6e8777e25ab6cba9285d2c01c87"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">llvm::AMDGPUTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01016">AMDGPUISelLowering.cpp:1016</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">llvm::AMDGPUISD::RSQ_CLAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00411">AMDGPUISelLowering.h:411</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00943">ISDOpcodes.h:943</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00440">AMDGPUISelLowering.h:440</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad85146c9cfc75b8fe84203e7b920b9e2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad85146c9cfc75b8fe84203e7b920b9e2">llvm::AMDGPUTargetLowering::performStoreCombine</a></div><div class="ttdeci">SDValue performStoreCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02928">AMDGPUISelLowering.cpp:2928</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a44ff264cec63b1f24bef941423c2ae5b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">llvm::AMDGPUTargetLowering::LowerFREM</a></div><div class="ttdeci">SDValue LowerFREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector store into multiple scalar stores. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02024">AMDGPUISelLowering.cpp:2024</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7f7b70914dc135fef1df446161972822"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7f7b70914dc135fef1df446161972822">llvm::AMDGPUTargetLowering::performCtlz_CttzCombine</a></div><div class="ttdeci">SDValue performCtlz_CttzCombine(const SDLoc &amp;SL, SDValue Cond, SDValue LHS, SDValue RHS, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03457">AMDGPUISelLowering.cpp:3457</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_aa6b631bb5be7bd9030830066e233b43d"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#aa6b631bb5be7bd9030830066e233b43d">llvm::SDNodeFlags::hasNoSignedZeros</a></div><div class="ttdeci">bool hasNoSignedZeros() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00464">SelectionDAGNodes.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a273d2011b48b740db185cdcdf4decf76"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a273d2011b48b740db185cdcdf4decf76">llvm::AMDGPUTargetLowering::shouldCombineMemoryType</a></div><div class="ttdeci">bool shouldCombineMemoryType(EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02853">AMDGPUISelLowering.cpp:2853</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7a72b1623438db530a70ec0183c525c8">llvm::AMDGPUISD::INTERP_P1LL_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00479">AMDGPUISelLowering.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">llvm::AMDGPUISD::CVT_PK_U16_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00459">AMDGPUISelLowering.h:459</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00314">AMDGPUISelLowering.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac0c4ae07ac6d74f8f7b4e8f8a04f4bd5">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT, const SDLoc &amp;SL, bool RawReg=false) const</div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&amp;#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04118">AMDGPUISelLowering.cpp:4118</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae0d935eaffbef9423e07ac82afb5eeb3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae0d935eaffbef9423e07ac82afb5eeb3">llvm::AMDGPUTargetLowering::performFAbsCombine</a></div><div class="ttdeci">SDValue performFAbsCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03865">AMDGPUISelLowering.cpp:3865</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">llvm::AMDGPUISD::FP_TO_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00463">AMDGPUISelLowering.h:463</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae8ade4269715b02714b67bdf1a0b9ba5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03902">AMDGPUISelLowering.cpp:3902</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af1dafe04d5c38b74c95d3ea84e35175f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af1dafe04d5c38b74c95d3ea84e35175f">llvm::AMDGPUTargetLowering::getHiHalf64</a></div><div class="ttdeci">SDValue getHiHalf64(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01352">AMDGPUISelLowering.cpp:1352</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_adb312b79379a52ff3354d2c0557cd8cc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#adb312b79379a52ff3354d2c0557cd8cc">llvm::AMDGPUTargetLowering::hasDefinedInitializer</a></div><div class="ttdeci">static bool hasDefinedInitializer(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01180">AMDGPUISelLowering.cpp:1180</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">llvm::AMDGPUISD::LOAD_D16_HI_I8</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00489">AMDGPUISelLowering.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad904c86419e3488c0883eba51fcc4e74"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad904c86419e3488c0883eba51fcc4e74">llvm::AMDGPUTargetLowering::LowerFLOG</a></div><div class="ttdeci">SDValue LowerFLOG(SDValue Op, SelectionDAG &amp;DAG, double Log2BaseInverted) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02291">AMDGPUISelLowering.cpp:2291</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9131ae18383241b54e466cf623a7312b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">llvm::AMDGPUTargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtType, EVT ExtVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00635">AMDGPUISelLowering.cpp:635</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a13c4414eff134cca785b7f6e50dec7cb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute</a></div><div class="ttdeci">void analyzeFormalArgumentsCompute(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const</div><div class="ttdoc">The SelectionDAGBuilder will automatically promote function arguments with illegal types...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00905">AMDGPUISelLowering.cpp:905</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b0d5ebade040d8aadbf7258317b25f6">llvm::AMDGPUISD::LDEXP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00412">AMDGPUISelLowering.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6639fdbc7f45eb3560a44d35e57fc782"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6639fdbc7f45eb3560a44d35e57fc782">llvm::AMDGPUTargetLowering::LowerFFLOOR</a></div><div class="ttdeci">SDValue LowerFFLOOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02266">AMDGPUISelLowering.cpp:2266</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3e110576778e9ccf929885efddeea4aa"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3e110576778e9ccf929885efddeea4aa">llvm::AMDGPUTargetLowering::performMulhsCombine</a></div><div class="ttdeci">SDValue performMulhsCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03353">AMDGPUISelLowering.cpp:3353</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">llvm::AMDGPUISD::BUFFER_STORE_SHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00516">AMDGPUISelLowering.h:516</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea80a8e6c027bf68457d482b4217581e">llvm::AMDGPUISD::TRIG_PREOP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00401">AMDGPUISelLowering.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a50d6cc7f6a30055914ca1598d668f7bc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a50d6cc7f6a30055914ca1598d668f7bc">llvm::AMDGPUTargetLowering::LowerFP_TO_FP16</a></div><div class="ttdeci">SDValue LowerFP_TO_FP16(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02610">AMDGPUISelLowering.cpp:2610</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">llvm::AMDGPUISD::DS_ORDERED_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00500">AMDGPUISelLowering.h:500</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">llvm::AMDGPUISD::SBUFFER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00513">AMDGPUISelLowering.h:513</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00337">AMDGPUISelLowering.h:337</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">llvm::AMDGPUISD::PC_ADD_REL_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00482">AMDGPUISelLowering.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00336">AMDGPUISelLowering.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6e1294084507417fe6404d7b7b9c9471"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">llvm::AMDGPUTargetLowering::loadInputValue</a></div><div class="ttdeci">SDValue loadInputValue(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, EVT VT, const SDLoc &amp;SL, const ArgDescriptor &amp;Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04184">AMDGPUISelLowering.cpp:4184</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">llvm::AMDGPUTargetLowering::ImplicitParameter</a></div><div class="ttdeci">ImplicitParameter</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00313">AMDGPUISelLowering.h:313</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00359">AMDGPUISelLowering.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a0c3b6476041a6b00d9bf8dcd054102c2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a0c3b6476041a6b00d9bf8dcd054102c2">llvm::AMDGPUTargetLowering::GRID_DIM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00315">AMDGPUISelLowering.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00525">AMDGPUISelLowering.h:525</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00387">AMDGPUISelLowering.h:387</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00531">AMDGPUISelLowering.h:531</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00341">AMDGPUISelLowering.h:341</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00406">AMDGPUISelLowering.h:406</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1">llvm::AMDGPUISD::KILL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00484">AMDGPUISelLowering.h:484</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00512">AMDGPUISelLowering.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a41951b956c69e5d97b45c18d6fb0a08a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a41951b956c69e5d97b45c18d6fb0a08a">llvm::AMDGPUTargetLowering::PostISelFolding</a></div><div class="ttdeci">virtual SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const =0</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2c8bc97059759cb53b363069723311ef"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2c8bc97059759cb53b363069723311ef">llvm::AMDGPUTargetLowering::performAssertSZExtCombine</a></div><div class="ttdeci">SDValue performAssertSZExtCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02985">AMDGPUISelLowering.cpp:2985</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a48f544397f5613ed5d3c100967381f66"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a48f544397f5613ed5d3c100967381f66">llvm::AMDGPUTargetLowering::LowerFROUND_LegalFTRUNC</a></div><div class="ttdeci">SDValue LowerFROUND_LegalFTRUNC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02167">AMDGPUISelLowering.cpp:2167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">llvm::AMDGPUISD::LOAD_D16_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00487">AMDGPUISelLowering.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae732bb2af97bb93b56a387a55e9b4b41"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">llvm::SDNode::getFlags</a></div><div class="ttdeci">const SDNodeFlags getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00989">SelectionDAGNodes.h:989</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value, and then stores the result back. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00710">Instructions.h:710</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">llvm::AMDGPUISD::FFBH_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00421">AMDGPUISelLowering.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a87233ac3dee7d1baf830dc37268e179d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">llvm::AMDGPUTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01106">AMDGPUISelLowering.cpp:1106</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a251b4037da222d49a7b332d241f63ea6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04424">AMDGPUISelLowering.cpp:4424</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00161">TargetLowering.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00511">AMDGPUISelLowering.h:511</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">llvm::AMDGPUISD::CLAMP</a></div><div class="ttdoc">CLAMP value between 0.0 and 1.0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00364">AMDGPUISelLowering.h:364</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">llvm::AMDGPUISD::CVT_PKNORM_U16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00457">AMDGPUISelLowering.h:457</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac2a107ae57d52b3efb40096c179e270d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac2a107ae57d52b3efb40096c179e270d">llvm::AMDGPUTargetLowering::LowerSIGN_EXTEND_INREG</a></div><div class="ttdeci">SDValue LowerSIGN_EXTEND_INREG(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02755">AMDGPUISelLowering.cpp:2755</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a89077a6acaf53615241018f1013dc349"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a89077a6acaf53615241018f1013dc349">llvm::AMDGPUTargetLowering::performSrlCombine</a></div><div class="ttdeci">SDValue performSrlCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03148">AMDGPUISelLowering.cpp:3148</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af11e81ec39d8b1108c8aae7a8cc4d605"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">llvm::AMDGPUTargetLowering::getSplitDestVTs</a></div><div class="ttdeci">std::pair&lt; EVT, EVT &gt; getSplitDestVTs(const EVT &amp;VT, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector type into two parts. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01364">AMDGPUISelLowering.cpp:1364</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aee7f4c20bccde279fbcb3be1bff0018f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aee7f4c20bccde279fbcb3be1bff0018f">llvm::AMDGPUTargetLowering::mayIgnoreSignedZero</a></div><div class="ttdeci">bool mayIgnoreSignedZero(SDValue Op) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00149">AMDGPUISelLowering.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">llvm::AMDGPUISD::DENORM_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00371">AMDGPUISelLowering.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aaa8ebc7371a9ca74907158a3530d15b9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">llvm::AMDGPUTargetLowering::storeOfVectorConstantIsCheap</a></div><div class="ttdeci">bool storeOfVectorConstantIsCheap(EVT MemVT, unsigned NumElem, unsigned AS) const override</div><div class="ttdoc">Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the give...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00755">AMDGPUISelLowering.cpp:755</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00419">AMDGPUISelLowering.h:419</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af68fd604afa263da99656c5dc819f644"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00698">AMDGPUISelLowering.cpp:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">llvm::AMDGPUISD::FMIN_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00382">AMDGPUISelLowering.h:382</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">llvm::AMDGPUISD::MAD_U64_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00430">AMDGPUISelLowering.h:430</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">llvm::AMDGPUISD::FMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00390">AMDGPUISelLowering.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a95e6431ff6ad6b548c061a19df107850"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">llvm::AMDGPUTargetLowering::splitVector</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; splitVector(const SDValue &amp;N, const SDLoc &amp;DL, const EVT &amp;LoVT, const EVT &amp;HighVT, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector value into two parts of types LoVT and HiVT. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01379">AMDGPUISelLowering.cpp:1379</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a13463f9ee8babeef33857cbbc8ea4af1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13463f9ee8babeef33857cbbc8ea4af1">llvm::AMDGPUTargetLowering::performLoadCombine</a></div><div class="ttdeci">SDValue performLoadCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02874">AMDGPUISelLowering.cpp:2874</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">llvm::AMDGPUISD::MAD_I64_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00431">AMDGPUISelLowering.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd87db70cdd379bbe637cdd47902e3c1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">llvm::AMDGPUTargetLowering::numBitsUnsigned</a></div><div class="ttdeci">static unsigned numBitsUnsigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00051">AMDGPUISelLowering.cpp:51</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa90790617dff98c702c09eb5e62e7430"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa90790617dff98c702c09eb5e62e7430">llvm::AMDGPUTargetLowering::performTruncateCombine</a></div><div class="ttdeci">SDValue performTruncateCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03197">AMDGPUISelLowering.cpp:3197</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea659997d726c3474186e5d074d1b3566a">llvm::AMDGPUISD::ATOMIC_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00503">AMDGPUISelLowering.h:503</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">llvm::AMDGPUISD::CONST_DATA_PTR</a></div><div class="ttdoc">Pointer to the start of the shader&amp;#39;s constant data. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00478">AMDGPUISelLowering.h:478</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">llvm::AMDGPUISD::SETREG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00369">AMDGPUISelLowering.h:369</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a09d46d8519c83130e03376d0d2e0008a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a09d46d8519c83130e03376d0d2e0008a">llvm::AMDGPUTargetLowering::performMulhuCombine</a></div><div class="ttdeci">SDValue performMulhuCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03377">AMDGPUISelLowering.cpp:3377</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af7a9478d27cc96e1005772d3e47de7b5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">llvm::AMDGPUTargetLowering::isFsqrtCheap</a></div><div class="ttdeci">bool isFsqrtCheap(SDValue Operand, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Return true if SQRT(X) shouldn&amp;#39;t be replaced with X*RSQRT(X). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00242">AMDGPUISelLowering.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd6d3300fd7843329d88c1a1790ab0d7"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode</a></div><div class="ttdeci">bool isKnownNeverNaNForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</div><div class="ttdoc">If SNaN is false,. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04610">AMDGPUISelLowering.cpp:4610</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad47eb141a735c9c43d062fe6f931b31b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad47eb141a735c9c43d062fe6f931b31b">llvm::AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01111">AMDGPUISelLowering.cpp:1111</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ab896bc8d88c40cb995c6286c2204e260"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">llvm::AMDGPUTargetLowering::getRecipEstimate</a></div><div class="ttdeci">SDValue getRecipEstimate(SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps) const override</div><div class="ttdoc">Return a reciprocal estimate value for the input operand. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04403">AMDGPUISelLowering.cpp:4403</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">llvm::AMDGPUISD::PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00434">AMDGPUISelLowering.h:434</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">llvm::AMDGPUISD::BUFFER_LOAD_SHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00510">AMDGPUISelLowering.h:510</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">llvm::AMDGPUISD::BUFFER_LOAD_USHORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00508">AMDGPUISelLowering.h:508</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af0f68c9c0e4a38aebd5773f80dd5b716"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const</div><div class="ttdoc">Return the token chain corresponding to the entry of the function. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00485">SelectionDAG.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae1ff624e453843825304099a96043a67">llvm::AMDGPUISD::FP16_ZEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00466">AMDGPUISelLowering.h:466</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a77e6c251ad11a37c573a5ecd3ebbafb8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a77e6c251ad11a37c573a5ecd3ebbafb8">llvm::AMDGPUTargetLowering::LowerUINT_TO_FP</a></div><div class="ttdeci">SDValue LowerUINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02504">AMDGPUISelLowering.cpp:2504</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00420">AMDGPUISelLowering.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9c10e3651139ad6ec8af95a7b7fb152d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">llvm::AMDGPUTargetLowering::loadStackInputValue</a></div><div class="ttdeci">SDValue loadStackInputValue(SelectionDAG &amp;DAG, EVT VT, const SDLoc &amp;SL, int64_t Offset) const</div><div class="ttdoc">Similar to CreateLiveInRegister, except value maybe loaded from a stack slot rather than passed in a ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04154">AMDGPUISelLowering.cpp:4154</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a184fa674911e869d574c8f6f39842177"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a184fa674911e869d574c8f6f39842177">llvm::AMDGPUTargetLowering::LowerFROUND64</a></div><div class="ttdeci">SDValue LowerFROUND64(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02197">AMDGPUISelLowering.cpp:2197</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00360">AMDGPUISelLowering.h:360</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5066c1ab86d5c2470c5fcfa215399b0d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01122">AMDGPUISelLowering.cpp:1122</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00496">AMDGPUISelLowering.h:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">llvm::AMDGPUISD::SMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00391">AMDGPUISelLowering.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad968ecdcaf64b24df6515220e36bdb5d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">llvm::AMDGPUTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01163">AMDGPUISelLowering.cpp:1163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">llvm::AMDGPUISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00333">AMDGPUISelLowering.h:333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00444">AMDGPUISelLowering.h:444</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00386">AMDGPUISelLowering.h:386</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">llvm::AMDGPUISD::LOAD_D16_HI_U8</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00490">AMDGPUISelLowering.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a0bd751c4c85d494e52e578b6bc10f8bc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector load into 2 loads of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01395">AMDGPUISelLowering.cpp:1395</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00442">AMDGPUISelLowering.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a42b8dc1d091020d4e40a4852682d5c07"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00702">AMDGPUISelLowering.cpp:702</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00445">AMDGPUISelLowering.h:445</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">llvm::AMDGPUISD::BUFFER_ATOMIC_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00521">AMDGPUISelLowering.h:521</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">llvm::AMDGPUISD::MULHI_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00427">AMDGPUISelLowering.h:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00494">AMDGPUISelLowering.h:494</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00020">AMDGPUMachineFunction.h:20</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">llvm::AMDGPUISD::FMUL_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00410">AMDGPUISelLowering.h:410</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9615170d44ebc39efab78e2a92fd6909">llvm::AMDGPUISD::ATOMIC_PK_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00534">AMDGPUISelLowering.h:534</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">llvm::AMDGPUISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00368">AMDGPUISelLowering.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5a663b4deab0378b73e460588d96871a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">llvm::AMDGPUTargetLowering::getImplicitParameterOffset</a></div><div class="ttdeci">uint32_t getImplicitParameterOffset(const MachineFunction &amp;MF, const ImplicitParameter Param) const</div><div class="ttdoc">Helper function that returns the byte offset of the given type of implicit parameter. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04205">AMDGPUISelLowering.cpp:4205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0ecb9ebd5be2fc45ac40a0687da90806"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0ecb9ebd5be2fc45ac40a0687da90806">llvm::AMDGPUISD::INTERP_P2_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00481">AMDGPUISelLowering.h:481</a></div></div>
<div class="ttc" id="CodeGenPrepare_8cpp_html_a76ebce10fbe0fc0431f545d25965fe89"><div class="ttname"><a href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a></div><div class="ttdeci">ExtType</div><div class="ttdef"><b>Definition:</b> <a href="CodeGenPrepare_8cpp_source.html#l00235">CodeGenPrepare.cpp:235</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aaf8d7f83f5f1ac927a1f43a8db7ce730"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">llvm::AMDGPUTargetLowering::split64BitValue</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; split64BitValue(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Return 64-bit value Op as two 32-bit integers. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01330">AMDGPUISelLowering.cpp:1330</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a13428801d19f40af7da16a16d76329fb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13428801d19f40af7da16a16d76329fb">llvm::AMDGPUTargetLowering::LowerCONCAT_VECTORS</a></div><div class="ttdeci">SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01223">AMDGPUISelLowering.cpp:1223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00499">AMDGPUISelLowering.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">llvm::AMDGPUISD::TRAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00343">AMDGPUISelLowering.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821abb10afce29f2bda2452d867e530ee855"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821abb10afce29f2bda2452d867e530ee855">llvm::AMDGPUTargetLowering::GRID_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00316">AMDGPUISelLowering.h:316</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">llvm::AMDGPUISD::FMAD_FTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00400">AMDGPUISelLowering.h:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00443">AMDGPUISelLowering.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6913e341612419ecb5b860b6759b929c"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6913e341612419ecb5b860b6759b929c">llvm::AMDGPUTargetLowering::performFNegCombine</a></div><div class="ttdeci">SDValue performFNegCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03663">AMDGPUISelLowering.cpp:3663</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR</a></div><div class="ttdoc">This node is for VLIW targets and it is used to represent a vector that is stored in consecutive regi...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00476">AMDGPUISelLowering.h:476</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">llvm::AMDGPUISD::BORROW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00416">AMDGPUISelLowering.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a59e1cdbcaa50512155d71c575f450946"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">llvm::AMDGPUTargetLowering::getFenceOperandTy</a></div><div class="ttdeci">MVT getFenceOperandTy(const DataLayout &amp;DL) const override</div><div class="ttdoc">Return the type for operands of fence. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00324">AMDGPUISelLowering.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9a325c5bab9cf354d0d83623094cf9d1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9a325c5bab9cf354d0d83623094cf9d1">llvm::AMDGPUTargetLowering::LowerINT_TO_FP32</a></div><div class="ttdeci">SDValue LowerINT_TO_FP32(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02396">AMDGPUISelLowering.cpp:2396</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a430354699c0f912f4078f57fcc607319"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a430354699c0f912f4078f57fcc607319">llvm::AMDGPUTargetLowering::isSDNodeAlwaysUniform</a></div><div class="ttdeci">bool isSDNodeAlwaysUniform(const SDNode *N) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00706">AMDGPUISelLowering.cpp:706</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1e47180d129e9d0f94e4f096d5b8d997"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1e47180d129e9d0f94e4f096d5b8d997">llvm::AMDGPUISD::MUL_LOHI_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00433">AMDGPUISelLowering.h:433</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a533018bd9ac5e5d208d2ccddc2637d69"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a533018bd9ac5e5d208d2ccddc2637d69">llvm::AMDGPUTargetLowering::LowerFP_TO_UINT</a></div><div class="ttdeci">SDValue LowerFP_TO_UINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02732">AMDGPUISelLowering.cpp:2732</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">llvm::AMDGPUISD::BUFFER_ATOMIC_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00530">AMDGPUISelLowering.h:530</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad9d34da62b4146ef6290977107ea7ead"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">llvm::AMDGPUTargetLowering::performRcpCombine</a></div><div class="ttdeci">SDValue performRcpCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03890">AMDGPUISelLowering.cpp:3890</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">llvm::AMDGPUISD::CARRY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00415">AMDGPUISelLowering.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">llvm::AMDGPUISD::IF</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00346">AMDGPUISelLowering.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ab049ba889709df922c683e1961c32ae9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab049ba889709df922c683e1961c32ae9">llvm::AMDGPUTargetLowering::performMulCombine</a></div><div class="ttdeci">SDValue performMulCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03306">AMDGPUISelLowering.cpp:3306</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a1c9659f794755f065314788b9546ea82"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">llvm::AMDGPUTargetLowering::storeStackInputValue</a></div><div class="ttdeci">SDValue storeStackInputValue(SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Chain, SDValue ArgVal, int64_t Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04170">AMDGPUISelLowering.cpp:4170</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00498">AMDGPUISelLowering.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4c55ea322cde31251b9727c6109895bd"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4c55ea322cde31251b9727c6109895bd">llvm::AMDGPUTargetLowering::LowerSDIVREM</a></div><div class="ttdeci">SDValue LowerSDIVREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01963">AMDGPUISelLowering.cpp:1963</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01022">ISDOpcodes.h:1022</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00388">AMDGPUISelLowering.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">llvm::AMDGPUISD::LOAD_D16_LO_I8</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00491">AMDGPUISelLowering.h:491</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">llvm::AMDGPUISD::DIV_FMAS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00396">AMDGPUISelLowering.h:396</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6a5658766cf2558d59b0344bb48f0754"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">virtual SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01188">AMDGPUISelLowering.cpp:1188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae54e04166dc3c7f87ac2d1393dbf2c1e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae54e04166dc3c7f87ac2d1393dbf2c1e">llvm::AMDGPUTargetLowering::LowerUDIVREM</a></div><div class="ttdeci">SDValue LowerUDIVREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01848">AMDGPUISelLowering.cpp:1848</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5e4bd77bfb5538982adec2d75051f205">llvm::AMDGPUISD::RSQ_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00408">AMDGPUISelLowering.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac1f9567380bcff27bac5f4bf4750c47e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">llvm::AMDGPUTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04225">AMDGPUISelLowering.cpp:4225</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a8b4d189fb624411d2c3e6d460da3796f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8b4d189fb624411d2c3e6d460da3796f">llvm::AMDGPUTargetLowering::lowerFEXP</a></div><div class="ttdeci">SDValue lowerFEXP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02304">AMDGPUISelLowering.cpp:2304</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">llvm::AMDGPUISD::LOAD_D16_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00488">AMDGPUISelLowering.h:488</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">llvm::AMDGPUISD::BUFFER_ATOMIC_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00527">AMDGPUISelLowering.h:527</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00436">AMDGPUISelLowering.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00028">AMDGPUISelLowering.h:28</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">llvm::AMDGPUISD::ATOMIC_LOAD_FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00505">AMDGPUISelLowering.h:505</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00518">AMDGPUISelLowering.h:518</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2de15b0aa7d9e5739e7ba791d7516882"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00389">AMDGPUISelLowering.h:389</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">llvm::AMDGPUISD::FMAX_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00381">AMDGPUISelLowering.h:381</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">llvm::AMDGPUISD::BFE_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00417">AMDGPUISelLowering.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">llvm::AMDGPUISD::LDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00483">AMDGPUISelLowering.h:483</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00450">AMDGPUISelLowering.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a00fc410befc0e62642a2ee6f6a155373"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a00fc410befc0e62642a2ee6f6a155373">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00282">AMDGPUISelLowering.h:282</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00522">AMDGPUISelLowering.h:522</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6a7d63730380e17cc7355495627454d5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a7d63730380e17cc7355495627454d5">llvm::AMDGPUTargetLowering::isConstantCostlierToNegate</a></div><div class="ttdeci">bool isConstantCostlierToNegate(SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03632">AMDGPUISelLowering.cpp:3632</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03448">TargetLowering.h:3448</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">llvm::AMDGPUISD::BUFFER_LOAD_BYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00509">AMDGPUISelLowering.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a1ae2ee148379ed3d041b4bce586f7f99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00243">TargetLowering.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">llvm::AMDGPUISD::DIV_FIXUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00397">AMDGPUISelLowering.h:397</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">llvm::AMDGPUISD::FFBL_B32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00423">AMDGPUISelLowering.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac6c3ecb76f1a2b56378ea30a8f895979"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">llvm::AMDGPUTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01033">AMDGPUISelLowering.cpp:1033</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00439">AMDGPUISelLowering.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5275881bd107ea2567bbcc6170773d4a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">llvm::AMDGPUTargetLowering::addTokenForArgument</a></div><div class="ttdeci">SDValue addTokenForArgument(SDValue Chain, SelectionDAG &amp;DAG, MachineFrameInfo &amp;MFI, int ClobberedFI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01043">AMDGPUISelLowering.cpp:1043</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">llvm::AMDGPUISD::BUFFER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00506">AMDGPUISelLowering.h:506</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00449">AMDGPUISelLowering.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">llvm::AMDGPUISD::CVT_PKNORM_I16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00456">AMDGPUISelLowering.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac1e7d8bd0d0ab89e14eea5d99dd5dc4c"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1e7d8bd0d0ab89e14eea5d99dd5dc4c">llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw</a></div><div class="ttdeci">SDValue CreateLiveInRegisterRaw(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00289">AMDGPUISelLowering.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a6f30e11353716cf175b1fb59b11cb6f4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6f30e11353716cf175b1fb59b11cb6f4">llvm::AMDGPUTargetLowering::LowerDIVREM24</a></div><div class="ttdeci">SDValue LowerDIVREM24(SDValue Op, SelectionDAG &amp;DAG, bool sign) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01526">AMDGPUISelLowering.cpp:1526</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd2d8ceb743ffe76c8647eeba439fcdd"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">llvm::AMDGPUTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00622">AMDGPUISelLowering.cpp:622</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">llvm::AMDGPUISD::RCP_IFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00409">AMDGPUISelLowering.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4265b82b4286ae067134945e22b068b2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4265b82b4286ae067134945e22b068b2">llvm::AMDGPUTargetLowering::LowerFP_TO_SINT</a></div><div class="ttdeci">SDValue LowerFP_TO_SINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02709">AMDGPUISelLowering.cpp:2709</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9b9007ba3cc8c225dbb8e89fbfabc1a9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">llvm::AMDGPUTargetLowering::isFAbsFree</a></div><div class="ttdeci">bool isFAbsFree(EVT VT) const override</div><div class="ttdoc">Return true if an fabs operation is free to the point where it is never worthwhile to replace it with...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00740">AMDGPUISelLowering.cpp:740</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">llvm::AMDGPUISD::DUMMY_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00485">AMDGPUISelLowering.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2b01b00892f78bc1a75f271e3b9042f5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">llvm::AMDGPUTargetLowering::lowerUnhandledCall</a></div><div class="ttdeci">SDValue lowerUnhandledCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, StringRef Reason) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01079">AMDGPUISelLowering.cpp:1079</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">llvm::AMDGPUISD::MUL_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00424">AMDGPUISelLowering.h:424</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00414">AMDGPUISelLowering.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad0dbb24291ed1233a95588724ebd87e9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad0dbb24291ed1233a95588724ebd87e9">llvm::AMDGPUTargetLowering::LowerFTRUNC</a></div><div class="ttdeci">SDValue LowerFTRUNC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02079">AMDGPUISelLowering.cpp:2079</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">llvm::AMDGPUISD::BUFFER_ATOMIC_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00532">AMDGPUISelLowering.h:532</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">llvm::AMDGPUISD::BUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00517">AMDGPUISelLowering.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a44044b0e93e8ecacfc6b0ab0984bb9c5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a44044b0e93e8ecacfc6b0ab0984bb9c5">llvm::AMDGPUTargetLowering::WidenVectorLoad</a></div><div class="ttdeci">SDValue WidenVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Widen a vector load from vec3 to vec4. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01457">AMDGPUISelLowering.cpp:1457</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea31a4052d62260ee1006b398bc29a3679">llvm::AMDGPUISD::ATOMIC_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00502">AMDGPUISelLowering.h:502</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">llvm::AMDGPUISD::MAD_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00429">AMDGPUISelLowering.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02477">SelectionDAGNodes.h:2477</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00519">AMDGPUISelLowering.h:519</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00955">ISDOpcodes.h:955</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">llvm::AMDGPUISD::BUFFER_STORE_BYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00515">AMDGPUISelLowering.h:515</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00357">AMDGPUISelLowering.h:357</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">llvm::AMDGPUISD::LOAD_D16_LO_U8</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00492">AMDGPUISelLowering.h:492</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3260c639dfce4f1a7b300022533089f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3260c639dfce4f1a7b300022533089f8">llvm::AMDGPUISD::MUL_LOHI_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00432">AMDGPUISelLowering.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a04f37b0be46418aec20de01e0b389303"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">llvm::AMDGPUTargetLowering::combineFMinMaxLegacy</a></div><div class="ttdeci">SDValue combineFMinMaxLegacy(const SDLoc &amp;DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &amp;DCI) const</div><div class="ttdoc">Generate Min/Max node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01256">AMDGPUISelLowering.cpp:1256</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aca708dccf3303e8529183ba47e14642b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">llvm::AMDGPUTargetLowering::allUsesHaveSourceMods</a></div><div class="ttdeci">static bool allUsesHaveSourceMods(const SDNode *N, unsigned CostThreshold=4)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00588">AMDGPUISelLowering.cpp:588</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4a2c60919236f6bec42a5a1cd2e0fadb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4a2c60919236f6bec42a5a1cd2e0fadb">llvm::AMDGPUTargetLowering::performShlCombine</a></div><div class="ttdeci">SDValue performShlCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03045">AMDGPUISelLowering.cpp:3045</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aefa65434116c09d02df76de19d5889ad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">llvm::AMDGPUTargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT) const override</div><div class="ttdoc">Allow store merging for the specified type after legalization in addition to before legalization...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00240">AMDGPUISelLowering.h:240</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00455">AMDGPUISelLowering.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a0238909162902c113be9f912d02f35a2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">llvm::AMDGPUTargetLowering::numBitsSigned</a></div><div class="ttdeci">static unsigned numBitsSigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00057">AMDGPUISelLowering.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae4ec834dd7b4ce858321ecad900e9363"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae4ec834dd7b4ce858321ecad900e9363">llvm::AMDGPUTargetLowering::performIntrinsicWOChainCombine</a></div><div class="ttdeci">SDValue performIntrinsicWOChainCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03008">AMDGPUISelLowering.cpp:3008</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00486">AMDGPUISelLowering.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00497">AMDGPUISelLowering.h:497</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">llvm::AMDGPUISD::BFE_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00418">AMDGPUISelLowering.h:418</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aac8d173aca5b7a57cc264a77303f50b1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">llvm::AMDGPUTargetLowering::stripBitcast</a></div><div class="ttdeci">static SDValue stripBitcast(SDValue Val)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00160">AMDGPUISelLowering.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac50d36f342b4fd1dad4441e59b29051a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">llvm::AMDGPUTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01038">AMDGPUISelLowering.cpp:1038</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae3c4836864bbc7ac55e30584514711b1">llvm::AMDGPUISD::EXPORT_DONE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00437">AMDGPUISelLowering.h:437</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00380">AMDGPUISelLowering.h:380</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">llvm::AMDGPUISD::FMUL_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00375">AMDGPUISelLowering.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac1024751a2b0f9481676cd996f737115"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1024751a2b0f9481676cd996f737115">llvm::AMDGPUTargetLowering::LowerFNEARBYINT</a></div><div class="ttdeci">SDValue LowerFNEARBYINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02155">AMDGPUISelLowering.cpp:2155</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a320ee4dc0443cbff7002d140d19d9c31"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a320ee4dc0443cbff7002d140d19d9c31">llvm::AMDGPUTargetLowering::LowerFCEIL</a></div><div class="ttdeci">SDValue LowerFCEIL(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02039">AMDGPUISelLowering.cpp:2039</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">llvm::AMDGPUISD::RCP_LEGACY</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00407">AMDGPUISelLowering.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aec76b73c15365e949f7322e371e6471b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aec76b73c15365e949f7322e371e6471b">llvm::AMDGPUTargetLowering::LowerUDIVREM64</a></div><div class="ttdeci">void LowerUDIVREM64(SDValue Op, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;Results) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01635">AMDGPUISelLowering.cpp:1635</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">llvm::AMDGPUISD::MULHI_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00426">AMDGPUISelLowering.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00435">AMDGPUISelLowering.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">llvm::AMDGPUISD::BUFFER_LOAD_UBYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00507">AMDGPUISelLowering.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9e140301be5b3d103f67479fea6723e9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">llvm::AMDGPUTargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT VT1, EVT VT2) const override</div><div class="ttdoc">Return true if it&amp;#39;s profitable to narrow operations of type VT1 to VT2. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00820">AMDGPUISelLowering.cpp:820</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00149">TargetLowering.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ade43855f04d97068b4fe4244ad205fb4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ade43855f04d97068b4fe4244ad205fb4">llvm::AMDGPUTargetLowering::getLoHalf64</a></div><div class="ttdeci">SDValue getLoHalf64(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01344">AMDGPUISelLowering.cpp:1344</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aae4e2c7609965dd1067b5be39e85af23"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aae4e2c7609965dd1067b5be39e85af23">llvm::AMDGPUTargetLowering::LowerCTLZ_CTTZ</a></div><div class="ttdeci">SDValue LowerCTLZ_CTTZ(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02322">AMDGPUISelLowering.cpp:2322</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acad31ac68a185f119952b105566e3bd0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acad31ac68a185f119952b105566e3bd0">llvm::AMDGPUTargetLowering::performMulLoHi24Combine</a></div><div class="ttdeci">SDValue performMulLoHi24Combine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03401">AMDGPUISelLowering.cpp:3401</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">llvm::AMDGPUISD::BUFFER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00514">AMDGPUISelLowering.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00048">AMDGPUSubtarget.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">llvm::AMDGPUISD::BUFFER_ATOMIC_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00520">AMDGPUISelLowering.h:520</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2a6ac5eb53f29d680d116a97de4e53a8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl</a></div><div class="ttdeci">SDValue splitBinaryBitConstantOpImpl(DAGCombinerInfo &amp;DCI, const SDLoc &amp;SL, unsigned Opc, SDValue LHS, uint32_t ValLo, uint32_t ValHi) const</div><div class="ttdoc">Split the 64-bit value LHS into two 32-bit components, and perform the binary operation Opc to it wit...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03022">AMDGPUISelLowering.cpp:3022</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea57a320143a443c236a26f848eb6cd061">llvm::AMDGPUISD::BUFFER_ATOMIC_PK_FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00533">AMDGPUISelLowering.h:533</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">llvm::AMDGPUISD::BUFFER_ATOMIC_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00526">AMDGPUISelLowering.h:526</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">llvm::AMDGPUISD::ENDPGM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00351">AMDGPUISelLowering.h:351</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00523">AMDGPUISelLowering.h:523</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00413">AMDGPUISelLowering.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2ed8040b1178ab7333dc69161e2b09b6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">llvm::AMDGPUTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(EVT Src, EVT Dest) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00773">AMDGPUISelLowering.cpp:773</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_abb9af8521eda1de8847a48e54ef33453"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#abb9af8521eda1de8847a48e54ef33453">llvm::AMDGPUTargetLowering::AMDGPUTargetLowering</a></div><div class="ttdeci">AMDGPUTargetLowering(const TargetMachine &amp;TM, const AMDGPUSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00065">AMDGPUISelLowering.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aab4b5080df65dcf07d19dce5b8111396"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aab4b5080df65dcf07d19dce5b8111396">llvm::AMDGPUTargetLowering::LowerSINT_TO_FP</a></div><div class="ttdeci">SDValue LowerSINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02541">AMDGPUISelLowering.cpp:2541</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01149">SelectionDAGNodes.h:1149</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00405">AMDGPUISelLowering.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">llvm::AMDGPUISD::FMA_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00374">AMDGPUISelLowering.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4cb5f3e841a19c00cf078f9b65886e4e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">llvm::AMDGPUTargetLowering::isFNegFree</a></div><div class="ttdeci">bool isFNegFree(EVT VT) const override</div><div class="ttdoc">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00748">AMDGPUISelLowering.cpp:748</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">llvm::AMDGPUISD::ATOMIC_CMP_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00501">AMDGPUISelLowering.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">llvm::AMDGPUISD::UMED3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00392">AMDGPUISelLowering.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">llvm::AMDGPUISD::ATOMIC_LOAD_FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00504">AMDGPUISelLowering.h:504</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00385">AMDGPUISelLowering.h:385</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03269">TargetLowering.h:3269</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">llvm::AMDGPUISD::RETURN_TO_EPILOG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00354">AMDGPUISelLowering.h:354</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a801abfb2be28ad60d1a5f79828e99a41"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a801abfb2be28ad60d1a5f79828e99a41">llvm::AMDGPUTargetLowering::performSraCombine</a></div><div class="ttdeci">SDValue performSraCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03113">AMDGPUISelLowering.cpp:3113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac435d82f7cd45006c606c4e07bc15780">llvm::AMDGPUISD::INTERP_P1LV_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00480">AMDGPUISelLowering.h:480</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a12978c1b87569c406b81c0ff721d418a"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a></div><div class="ttdeci">#define AMDGPUSubtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00044">AMDGPUInstructionSelector.cpp:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00536">AMDGPUISelLowering.h:536</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">llvm::AMDGPUISD::CVT_PK_I16_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00458">AMDGPUISelLowering.h:458</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00495">AMDGPUISelLowering.h:495</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00394">AMDGPUISelLowering.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a74eb3355a5e6a7603a828c6ccf44e838"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a74eb3355a5e6a7603a828c6ccf44e838">llvm::AMDGPUTargetLowering::LowerFP64_TO_INT</a></div><div class="ttdeci">SDValue LowerFP64_TO_INT(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02581">AMDGPUISelLowering.cpp:2581</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00384">AMDGPUISelLowering.h:384</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">llvm::AMDGPUISD::BUFFER_ATOMIC_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00529">AMDGPUISelLowering.h:529</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">llvm::AMDGPUISD::FDOT2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00393">AMDGPUISelLowering.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa1cac5332a31f59e2455eaad0fb11278"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">llvm::AMDGPUTargetLowering::getEquivalentMemType</a></div><div class="ttdeci">static EVT getEquivalentMemType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00042">AMDGPUISelLowering.cpp:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a84e23075cb31b3959abf7b6022a0884f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">llvm::AMDGPUTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Src, Type *Dest) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00794">AMDGPUISelLowering.cpp:794</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a8ffc0933141e7a87b1b1b2b474f576da"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">bool isLoadBitCastBeneficial(EVT, EVT, const SelectionDAG &amp;DAG, const MachineMemOperand &amp;MMO) const final</div><div class="ttdoc">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On arch...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00673">AMDGPUISelLowering.cpp:673</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00448">AMDGPUISelLowering.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">llvm::AMDGPUISD::R600_EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00438">AMDGPUISelLowering.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aad3b6954334c350e17f08d707e1f102f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">llvm::AMDGPUTargetLowering::SplitVectorStore</a></div><div class="ttdeci">SDValue SplitVectorStore(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector store into 2 stores of half the vector. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01482">AMDGPUISelLowering.cpp:1482</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">llvm::AMDGPUISD::LOOP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00348">AMDGPUISelLowering.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01161">SelectionDAGNodes.h:1161</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3125064e12a1be393d79e6d2356bef71"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3125064e12a1be393d79e6d2356bef71">llvm::AMDGPUTargetLowering::aggressivelyPreferBuildVectorSources</a></div><div class="ttdeci">bool aggressivelyPreferBuildVectorSources(EVT VecVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00761">AMDGPUISelLowering.cpp:761</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">llvm::AMDGPUISD::MAD_U24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00428">AMDGPUISelLowering.h:428</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">llvm::AMDGPUISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00342">AMDGPUISelLowering.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a16af4d76ff324087fcb805c002e183af"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a16af4d76ff324087fcb805c002e183af">llvm::AMDGPUTargetLowering::LowerFROUND</a></div><div class="ttdeci">SDValue LowerFROUND(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02254">AMDGPUISelLowering.cpp:2254</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3ffe0b061b7394b3a331f03f991dfe8f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04708">AMDGPUISelLowering.cpp:4708</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ad6aad70f3c5691f093fdda1782dcc8d5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdoc">If true, then instruction selection should seek to shrink the FP constant of the specified type to a ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00630">AMDGPUISelLowering.cpp:630</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00335">AMDGPUISelLowering.h:335</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00524">AMDGPUISelLowering.h:524</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a953df07e79c704e6dfc7cb191f3732f0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">llvm::AMDGPUTargetLowering::getVectorIdxTy</a></div><div class="ttdeci">MVT getVectorIdxTy(const DataLayout &amp;) const override</div><div class="ttdoc">Returns the type to be used for the index operand of: ISD::INSERT_VECTOR_ELT, ISD::EXTRACT_VECTOR_ELT...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00612">AMDGPUISelLowering.cpp:612</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00379">AMDGPUISelLowering.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">llvm::AMDGPUISD::FFBH_I32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00422">AMDGPUISelLowering.h:422</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">llvm::AMDGPUISD::BUFFER_ATOMIC_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00528">AMDGPUISelLowering.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa7096330c4dedf69342af3e87084027f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">llvm::AMDGPUTargetLowering::getSqrtEstimate</a></div><div class="ttdeci">SDValue getSqrtEstimate(SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps, bool &amp;UseOneConstNR, bool Reciprocal) const override</div><div class="ttdoc">Hooks for building estimates in place of slower divisions and square roots. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04385">AMDGPUISelLowering.cpp:4385</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00451">AMDGPUISelLowering.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">llvm::AMDGPUISD::MUL_I24</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00425">AMDGPUISelLowering.h:425</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00356">TargetLowering.h:356</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a66904f0583c44a66125515e02e4905b1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a66904f0583c44a66125515e02e4905b1">llvm::AMDGPUTargetLowering::performSelectCombine</a></div><div class="ttdeci">SDValue performSelectCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03574">AMDGPUISelLowering.cpp:3574</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a24cc4a1d21ea4653fdd760e2d7ae930e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a24cc4a1d21ea4653fdd760e2d7ae930e">llvm::AMDGPUTargetLowering::LowerEXTRACT_SUBVECTOR</a></div><div class="ttdeci">SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01243">AMDGPUISelLowering.cpp:1243</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a802f2fdd577459fc2fa593e510e2dcc8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">llvm::AMDGPUTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00616">AMDGPUISelLowering.cpp:616</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
