Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /Vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WRAPPER_tb_behav xil_defaultlib.WRAPPER_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dwe_in' [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vp_in' [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vn_in' [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv:58]
WARNING: [VRFC 10-5021] port 'ANALOG_NEG' is not connected on this instance [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/WRAPPER_tb.sv:32]
WARNING: [VRFC 10-3823] variable 'switches' might have multiple concurrent drivers [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/WRAPPER_tb.sv:49]
WARNING: [VRFC 10-5021] port 'reset_in' is not connected on this instance [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.sound_out
Compiling module xil_defaultlib.debounce_one_shot
Compiling module unisims_ver.XADC(INIT_40=16'b010110,INIT_41=...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.ADC
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.WRAPPER_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot WRAPPER_tb_behav
