--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seg_test.twx seg_test.ncd -o seg_test.twr seg_test.pcf -ucf
seg_test_elbert.ucf

Design file:              seg_test.ncd
Physical constraint file: seg_test.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D<0>        |    3.985(R)|   -1.077(R)|CLK_BUFGP         |   0.000|
D<1>        |    4.192(R)|   -1.395(R)|CLK_BUFGP         |   0.000|
D<2>        |    4.973(R)|   -1.282(R)|CLK_BUFGP         |   0.000|
D<3>        |    3.908(R)|   -1.389(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SEG<1>      |    6.112(R)|CLK_BUFGP         |   0.000|
SEG<2>      |    6.112(R)|CLK_BUFGP         |   0.000|
SEG<3>      |    6.109(R)|CLK_BUFGP         |   0.000|
SEG<4>      |    6.109(R)|CLK_BUFGP         |   0.000|
SEG<5>      |    6.105(R)|CLK_BUFGP         |   0.000|
SEG<6>      |    6.088(R)|CLK_BUFGP         |   0.000|
SEG<7>      |    6.105(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sat Jan  2 13:47:59 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



