IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.73        Core1: 29.99        
Core2: 39.27        Core3: 19.74        
Core4: 16.80        Core5: 27.99        
Core6: 40.85        Core7: 19.49        
Core8: 36.85        Core9: 40.00        
Core10: 40.74        Core11: 32.72        
Core12: 35.98        Core13: 41.27        
Core14: 33.42        Core15: 31.26        
Core16: 35.22        Core17: 19.12        
Core18: 14.27        Core19: 29.21        
Core20: 14.15        Core21: 18.47        
Core22: 34.28        Core23: 30.41        
Core24: 37.42        Core25: 14.09        
Core26: 38.33        Core27: 42.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.57
DDR read Latency(ns)
Socket0: 699.97
Socket1: 1179.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 30.27        
Core2: 39.96        Core3: 20.27        
Core4: 16.93        Core5: 27.27        
Core6: 40.77        Core7: 19.49        
Core8: 50.42        Core9: 39.85        
Core10: 40.94        Core11: 33.02        
Core12: 35.66        Core13: 39.73        
Core14: 33.29        Core15: 30.83        
Core16: 35.07        Core17: 19.00        
Core18: 14.34        Core19: 28.69        
Core20: 14.16        Core21: 18.87        
Core22: 33.66        Core23: 30.89        
Core24: 35.84        Core25: 14.08        
Core26: 35.12        Core27: 43.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.44
Socket1: 27.53
DDR read Latency(ns)
Socket0: 701.36
Socket1: 1146.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.47        Core1: 28.91        
Core2: 38.21        Core3: 20.23        
Core4: 17.37        Core5: 26.29        
Core6: 36.58        Core7: 19.09        
Core8: 44.27        Core9: 40.09        
Core10: 40.79        Core11: 33.24        
Core12: 35.62        Core13: 41.12        
Core14: 31.89        Core15: 31.87        
Core16: 35.20        Core17: 19.06        
Core18: 14.27        Core19: 28.75        
Core20: 14.16        Core21: 19.34        
Core22: 34.03        Core23: 31.20        
Core24: 36.66        Core25: 14.14        
Core26: 37.35        Core27: 45.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 27.88
DDR read Latency(ns)
Socket0: 694.79
Socket1: 1163.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 30.42        
Core2: 39.70        Core3: 19.52        
Core4: 16.80        Core5: 27.54        
Core6: 39.61        Core7: 19.80        
Core8: 45.30        Core9: 39.99        
Core10: 41.02        Core11: 33.26        
Core12: 35.52        Core13: 40.87        
Core14: 32.83        Core15: 32.64        
Core16: 35.17        Core17: 19.14        
Core18: 14.09        Core19: 29.64        
Core20: 14.10        Core21: 19.42        
Core22: 33.39        Core23: 33.52        
Core24: 36.81        Core25: 14.16        
Core26: 35.76        Core27: 36.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 26.99
DDR read Latency(ns)
Socket0: 711.75
Socket1: 1121.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.18        Core1: 29.02        
Core2: 38.52        Core3: 16.71        
Core4: 16.36        Core5: 26.81        
Core6: 39.06        Core7: 18.48        
Core8: 40.81        Core9: 38.89        
Core10: 40.65        Core11: 31.91        
Core12: 35.30        Core13: 39.91        
Core14: 32.38        Core15: 40.98        
Core16: 34.73        Core17: 17.99        
Core18: 13.55        Core19: 27.65        
Core20: 14.06        Core21: 17.91        
Core22: 33.71        Core23: 29.69        
Core24: 35.08        Core25: 13.70        
Core26: 33.64        Core27: 9.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 21.31
DDR read Latency(ns)
Socket0: 808.27
Socket1: 1266.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.17        Core1: 28.85        
Core2: 37.22        Core3: 16.99        
Core4: 16.38        Core5: 27.01        
Core6: 37.30        Core7: 18.13        
Core8: 42.23        Core9: 39.13        
Core10: 40.65        Core11: 32.26        
Core12: 35.00        Core13: 40.05        
Core14: 31.56        Core15: 38.99        
Core16: 34.75        Core17: 17.84        
Core18: 13.49        Core19: 27.58        
Core20: 14.14        Core21: 18.22        
Core22: 34.12        Core23: 30.56        
Core24: 35.95        Core25: 13.68        
Core26: 32.82        Core27: 9.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.83
Socket1: 21.42
DDR read Latency(ns)
Socket0: 805.99
Socket1: 1271.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 25.72        
Core2: 26.46        Core3: 18.10        
Core4: 16.59        Core5: 39.28        
Core6: 27.77        Core7: 17.83        
Core8: 34.57        Core9: 34.65        
Core10: 28.12        Core11: 47.90        
Core12: 24.32        Core13: 12.39        
Core14: 33.44        Core15: 29.71        
Core16: 32.46        Core17: 16.82        
Core18: 12.67        Core19: 32.87        
Core20: 15.60        Core21: 18.93        
Core22: 35.71        Core23: 13.01        
Core24: 37.67        Core25: 14.09        
Core26: 32.71        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 18.05
DDR read Latency(ns)
Socket0: 838.60
Socket1: 1564.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.17        Core1: 25.46        
Core2: 26.45        Core3: 17.97        
Core4: 16.41        Core5: 37.75        
Core6: 27.83        Core7: 17.60        
Core8: 35.99        Core9: 34.45        
Core10: 28.48        Core11: 48.73        
Core12: 24.13        Core13: 12.44        
Core14: 25.46        Core15: 29.77        
Core16: 32.48        Core17: 16.21        
Core18: 12.29        Core19: 30.55        
Core20: 16.07        Core21: 18.42        
Core22: 35.24        Core23: 13.03        
Core24: 38.16        Core25: 13.87        
Core26: 31.55        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 17.80
DDR read Latency(ns)
Socket0: 853.22
Socket1: 1554.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.53        Core1: 22.91        
Core2: 26.47        Core3: 18.18        
Core4: 16.49        Core5: 28.91        
Core6: 27.83        Core7: 17.28        
Core8: 33.60        Core9: 33.91        
Core10: 28.43        Core11: 48.43        
Core12: 24.15        Core13: 12.44        
Core14: 25.84        Core15: 30.01        
Core16: 32.48        Core17: 16.54        
Core18: 12.13        Core19: 30.83        
Core20: 16.61        Core21: 17.93        
Core22: 34.36        Core23: 12.73        
Core24: 38.12        Core25: 13.73        
Core26: 31.59        Core27: 41.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 17.51
DDR read Latency(ns)
Socket0: 845.37
Socket1: 1596.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.25        Core1: 24.69        
Core2: 26.34        Core3: 16.45        
Core4: 17.27        Core5: 39.65        
Core6: 27.80        Core7: 17.31        
Core8: 34.64        Core9: 34.07        
Core10: 28.44        Core11: 48.41        
Core12: 24.22        Core13: 12.52        
Core14: 30.05        Core15: 30.18        
Core16: 32.44        Core17: 16.64        
Core18: 12.49        Core19: 30.90        
Core20: 15.91        Core21: 18.10        
Core22: 34.40        Core23: 12.71        
Core24: 38.13        Core25: 13.93        
Core26: 31.13        Core27: 40.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.46
Socket1: 17.43
DDR read Latency(ns)
Socket0: 852.80
Socket1: 1585.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.25        Core1: 24.32        
Core2: 25.74        Core3: 17.97        
Core4: 16.36        Core5: 37.38        
Core6: 27.47        Core7: 17.38        
Core8: 36.10        Core9: 34.17        
Core10: 28.48        Core11: 48.58        
Core12: 24.15        Core13: 12.50        
Core14: 26.04        Core15: 29.43        
Core16: 32.44        Core17: 16.66        
Core18: 12.22        Core19: 29.93        
Core20: 16.47        Core21: 18.56        
Core22: 35.59        Core23: 12.57        
Core24: 38.09        Core25: 13.66        
Core26: 31.18        Core27: 41.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 17.64
DDR read Latency(ns)
Socket0: 852.74
Socket1: 1577.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.81        Core1: 24.75        
Core2: 26.07        Core3: 17.55        
Core4: 16.99        Core5: 36.77        
Core6: 26.62        Core7: 17.34        
Core8: 36.31        Core9: 34.14        
Core10: 28.51        Core11: 48.51        
Core12: 24.14        Core13: 12.45        
Core14: 26.36        Core15: 29.33        
Core16: 32.43        Core17: 16.38        
Core18: 12.51        Core19: 31.20        
Core20: 15.82        Core21: 18.32        
Core22: 35.78        Core23: 12.61        
Core24: 37.94        Core25: 13.95        
Core26: 32.31        Core27: 40.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 17.56
DDR read Latency(ns)
Socket0: 863.76
Socket1: 1551.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 36.32        
Core2: 32.53        Core3: 18.84        
Core4: 16.12        Core5: 37.91        
Core6: 27.52        Core7: 18.72        
Core8: 39.79        Core9: 39.20        
Core10: 42.91        Core11: 41.82        
Core12: 36.13        Core13: 39.64        
Core14: 33.30        Core15: 36.40        
Core16: 40.57        Core17: 19.20        
Core18: 13.74        Core19: 31.16        
Core20: 13.28        Core21: 27.69        
Core22: 44.87        Core23: 35.93        
Core24: 35.59        Core25: 15.35        
Core26: 35.64        Core27: 14.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 25.93
DDR read Latency(ns)
Socket0: 1011.34
Socket1: 794.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 36.20        
Core2: 32.57        Core3: 18.58        
Core4: 16.50        Core5: 39.35        
Core6: 25.25        Core7: 18.51        
Core8: 48.52        Core9: 39.31        
Core10: 42.89        Core11: 42.11        
Core12: 36.24        Core13: 39.66        
Core14: 33.55        Core15: 36.55        
Core16: 40.13        Core17: 19.63        
Core18: 13.82        Core19: 31.15        
Core20: 13.21        Core21: 27.63        
Core22: 44.83        Core23: 36.00        
Core24: 35.51        Core25: 15.31        
Core26: 33.95        Core27: 14.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 25.90
DDR read Latency(ns)
Socket0: 1017.87
Socket1: 795.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 34.74        
Core2: 32.42        Core3: 18.60        
Core4: 16.06        Core5: 28.75        
Core6: 27.72        Core7: 18.44        
Core8: 38.64        Core9: 38.77        
Core10: 42.00        Core11: 43.06        
Core12: 36.20        Core13: 38.69        
Core14: 32.70        Core15: 36.57        
Core16: 40.71        Core17: 19.56        
Core18: 13.82        Core19: 30.94        
Core20: 13.18        Core21: 27.61        
Core22: 44.90        Core23: 35.85        
Core24: 36.41        Core25: 15.30        
Core26: 33.80        Core27: 14.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 25.64
DDR read Latency(ns)
Socket0: 1023.11
Socket1: 795.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.82        Core1: 34.46        
Core2: 32.30        Core3: 17.28        
Core4: 16.57        Core5: 43.23        
Core6: 25.45        Core7: 17.92        
Core8: 45.44        Core9: 37.92        
Core10: 37.81        Core11: 41.42        
Core12: 36.30        Core13: 26.21        
Core14: 32.62        Core15: 36.11        
Core16: 40.43        Core17: 18.02        
Core18: 13.81        Core19: 30.56        
Core20: 12.58        Core21: 26.95        
Core22: 44.78        Core23: 35.74        
Core24: 38.35        Core25: 14.81        
Core26: 34.77        Core27: 14.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1112.96
Socket1: 835.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.98        Core1: 36.34        
Core2: 31.12        Core3: 18.41        
Core4: 16.52        Core5: 42.14        
Core6: 25.39        Core7: 18.70        
Core8: 45.09        Core9: 38.71        
Core10: 40.53        Core11: 41.92        
Core12: 36.05        Core13: 39.32        
Core14: 32.81        Core15: 36.59        
Core16: 39.98        Core17: 18.80        
Core18: 13.79        Core19: 30.42        
Core20: 13.24        Core21: 27.64        
Core22: 45.07        Core23: 36.02        
Core24: 38.54        Core25: 15.18        
Core26: 34.46        Core27: 14.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.14
Socket1: 25.69
DDR read Latency(ns)
Socket0: 1020.48
Socket1: 799.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.86        Core1: 36.77        
Core2: 32.45        Core3: 18.78        
Core4: 15.98        Core5: 39.70        
Core6: 27.53        Core7: 18.74        
Core8: 42.01        Core9: 38.96        
Core10: 43.11        Core11: 41.84        
Core12: 36.29        Core13: 36.74        
Core14: 32.32        Core15: 36.56        
Core16: 40.08        Core17: 18.98        
Core18: 13.77        Core19: 30.54        
Core20: 13.12        Core21: 27.52        
Core22: 44.85        Core23: 35.83        
Core24: 36.56        Core25: 15.21        
Core26: 34.68        Core27: 14.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 25.40
DDR read Latency(ns)
Socket0: 1028.26
Socket1: 807.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.74        Core1: 28.80        
Core2: 24.19        Core3: 17.39        
Core4: 16.14        Core5: 35.28        
Core6: 33.10        Core7: 17.01        
Core8: 41.00        Core9: 35.84        
Core10: 32.50        Core11: 36.20        
Core12: 25.84        Core13: 12.40        
Core14: 25.22        Core15: 32.14        
Core16: 34.62        Core17: 16.98        
Core18: 13.47        Core19: 33.25        
Core20: 13.92        Core21: 22.54        
Core22: 33.24        Core23: 29.57        
Core24: 37.56        Core25: 14.06        
Core26: 40.66        Core27: 23.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 18.84
DDR read Latency(ns)
Socket0: 788.46
Socket1: 1807.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.95        Core1: 27.75        
Core2: 23.83        Core3: 17.66        
Core4: 16.15        Core5: 35.77        
Core6: 31.66        Core7: 16.60        
Core8: 41.65        Core9: 35.71        
Core10: 32.22        Core11: 35.97        
Core12: 25.63        Core13: 12.48        
Core14: 24.82        Core15: 31.41        
Core16: 34.35        Core17: 16.87        
Core18: 13.56        Core19: 30.72        
Core20: 14.00        Core21: 21.92        
Core22: 33.25        Core23: 20.41        
Core24: 37.48        Core25: 13.67        
Core26: 39.97        Core27: 23.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.16
Socket1: 17.93
DDR read Latency(ns)
Socket0: 800.38
Socket1: 1879.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.87        Core1: 29.31        
Core2: 24.60        Core3: 17.34        
Core4: 16.86        Core5: 36.60        
Core6: 31.20        Core7: 16.03        
Core8: 42.66        Core9: 35.60        
Core10: 32.47        Core11: 32.48        
Core12: 21.93        Core13: 12.45        
Core14: 18.20        Core15: 31.83        
Core16: 27.16        Core17: 16.93        
Core18: 13.68        Core19: 30.70        
Core20: 14.02        Core21: 22.43        
Core22: 33.03        Core23: 29.11        
Core24: 37.55        Core25: 14.02        
Core26: 38.72        Core27: 23.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 18.83
DDR read Latency(ns)
Socket0: 770.64
Socket1: 1888.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 26.19        
Core2: 24.69        Core3: 15.83        
Core4: 16.62        Core5: 36.11        
Core6: 31.93        Core7: 16.05        
Core8: 36.54        Core9: 35.53        
Core10: 32.44        Core11: 35.61        
Core12: 21.38        Core13: 12.51        
Core14: 18.05        Core15: 31.58        
Core16: 26.98        Core17: 16.83        
Core18: 13.75        Core19: 32.79        
Core20: 14.02        Core21: 21.06        
Core22: 34.17        Core23: 16.50        
Core24: 37.52        Core25: 13.92        
Core26: 38.97        Core27: 15.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.13
Socket1: 16.47
DDR read Latency(ns)
Socket0: 801.49
Socket1: 2113.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 29.00        
Core2: 24.13        Core3: 16.83        
Core4: 16.29        Core5: 34.34        
Core6: 32.65        Core7: 16.29        
Core8: 42.91        Core9: 35.57        
Core10: 32.49        Core11: 34.70        
Core12: 23.09        Core13: 12.38        
Core14: 20.70        Core15: 33.10        
Core16: 30.35        Core17: 16.61        
Core18: 13.57        Core19: 31.58        
Core20: 13.87        Core21: 20.62        
Core22: 33.93        Core23: 27.35        
Core24: 37.58        Core25: 13.60        
Core26: 39.58        Core27: 23.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 18.02
DDR read Latency(ns)
Socket0: 806.52
Socket1: 1918.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.44        Core1: 28.72        
Core2: 24.22        Core3: 17.66        
Core4: 16.41        Core5: 35.32        
Core6: 31.43        Core7: 16.49        
Core8: 41.06        Core9: 35.88        
Core10: 32.52        Core11: 35.61        
Core12: 26.18        Core13: 12.51        
Core14: 25.20        Core15: 32.72        
Core16: 34.45        Core17: 17.16        
Core18: 13.50        Core19: 30.70        
Core20: 13.90        Core21: 20.97        
Core22: 33.84        Core23: 29.34        
Core24: 37.56        Core25: 13.82        
Core26: 38.66        Core27: 23.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 18.45
DDR read Latency(ns)
Socket0: 794.41
Socket1: 1869.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.27        Core1: 26.69        
Core2: 35.88        Core3: 19.48        
Core4: 16.90        Core5: 39.86        
Core6: 34.64        Core7: 18.90        
Core8: 29.34        Core9: 35.22        
Core10: 39.36        Core11: 33.82        
Core12: 25.84        Core13: 34.32        
Core14: 23.16        Core15: 25.33        
Core16: 40.89        Core17: 18.41        
Core18: 13.79        Core19: 27.42        
Core20: 14.02        Core21: 20.05        
Core22: 46.70        Core23: 42.43        
Core24: 37.80        Core25: 13.89        
Core26: 39.27        Core27: 44.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 27.14
DDR read Latency(ns)
Socket0: 886.32
Socket1: 896.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.00        Core1: 29.92        
Core2: 35.39        Core3: 19.65        
Core4: 16.76        Core5: 39.38        
Core6: 34.66        Core7: 19.13        
Core8: 29.68        Core9: 35.53        
Core10: 39.78        Core11: 34.19        
Core12: 25.45        Core13: 34.77        
Core14: 23.44        Core15: 25.52        
Core16: 41.18        Core17: 18.56        
Core18: 13.78        Core19: 27.61        
Core20: 14.16        Core21: 20.65        
Core22: 47.03        Core23: 43.45        
Core24: 41.88        Core25: 14.15        
Core26: 38.91        Core27: 45.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 27.61
DDR read Latency(ns)
Socket0: 883.55
Socket1: 900.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 29.55        
Core2: 35.49        Core3: 20.13        
Core4: 16.52        Core5: 36.84        
Core6: 32.57        Core7: 18.77        
Core8: 29.49        Core9: 35.59        
Core10: 39.71        Core11: 34.05        
Core12: 24.62        Core13: 34.67        
Core14: 23.87        Core15: 25.56        
Core16: 41.26        Core17: 18.76        
Core18: 13.80        Core19: 25.08        
Core20: 14.03        Core21: 20.79        
Core22: 46.85        Core23: 43.56        
Core24: 41.51        Core25: 14.09        
Core26: 38.54        Core27: 45.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 27.67
DDR read Latency(ns)
Socket0: 878.51
Socket1: 897.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.76        Core1: 30.49        
Core2: 35.29        Core3: 20.05        
Core4: 16.61        Core5: 39.96        
Core6: 32.93        Core7: 18.83        
Core8: 29.55        Core9: 35.76        
Core10: 39.52        Core11: 34.11        
Core12: 25.31        Core13: 35.09        
Core14: 27.62        Core15: 25.63        
Core16: 41.29        Core17: 18.69        
Core18: 13.81        Core19: 25.52        
Core20: 14.14        Core21: 20.28        
Core22: 46.83        Core23: 43.61        
Core24: 41.28        Core25: 14.39        
Core26: 38.67        Core27: 44.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 27.66
DDR read Latency(ns)
Socket0: 878.16
Socket1: 904.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.64        Core1: 29.51        
Core2: 36.33        Core3: 19.30        
Core4: 17.15        Core5: 39.68        
Core6: 32.04        Core7: 18.84        
Core8: 29.54        Core9: 34.41        
Core10: 39.64        Core11: 33.54        
Core12: 26.46        Core13: 34.38        
Core14: 27.65        Core15: 25.49        
Core16: 41.95        Core17: 18.36        
Core18: 13.78        Core19: 27.15        
Core20: 14.10        Core21: 19.68        
Core22: 45.66        Core23: 42.48        
Core24: 40.61        Core25: 14.04        
Core26: 39.12        Core27: 43.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 26.97
DDR read Latency(ns)
Socket0: 899.18
Socket1: 905.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.06        Core1: 29.52        
Core2: 39.69        Core3: 18.77        
Core4: 16.99        Core5: 39.01        
Core6: 33.52        Core7: 18.23        
Core8: 29.56        Core9: 34.72        
Core10: 39.84        Core11: 32.55        
Core12: 26.05        Core13: 34.34        
Core14: 26.58        Core15: 24.93        
Core16: 41.86        Core17: 17.37        
Core18: 14.00        Core19: 25.10        
Core20: 14.14        Core21: 14.88        
Core22: 44.37        Core23: 38.00        
Core24: 38.96        Core25: 12.94        
Core26: 37.74        Core27: 29.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 24.02
DDR read Latency(ns)
Socket0: 970.96
Socket1: 906.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.70        Core1: 28.24        
Core2: 30.55        Core3: 17.10        
Core4: 16.65        Core5: 36.67        
Core6: 24.84        Core7: 16.33        
Core8: 41.36        Core9: 35.92        
Core10: 31.95        Core11: 27.66        
Core12: 22.26        Core13: 12.51        
Core14: 22.72        Core15: 36.60        
Core16: 29.55        Core17: 16.39        
Core18: 13.88        Core19: 31.00        
Core20: 14.30        Core21: 26.57        
Core22: 29.78        Core23: 18.17        
Core24: 41.51        Core25: 13.66        
Core26: 35.51        Core27: 44.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.02
Socket1: 21.41
DDR read Latency(ns)
Socket0: 786.84
Socket1: 1596.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.51        Core1: 28.06        
Core2: 30.90        Core3: 17.05        
Core4: 16.42        Core5: 36.67        
Core6: 24.80        Core7: 16.45        
Core8: 37.96        Core9: 35.86        
Core10: 32.03        Core11: 27.71        
Core12: 22.39        Core13: 12.50        
Core14: 22.64        Core15: 36.69        
Core16: 29.59        Core17: 16.55        
Core18: 13.82        Core19: 30.66        
Core20: 14.45        Core21: 26.57        
Core22: 29.48        Core23: 17.96        
Core24: 42.08        Core25: 13.68        
Core26: 35.23        Core27: 44.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 21.44
DDR read Latency(ns)
Socket0: 794.36
Socket1: 1574.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.77        Core1: 28.32        
Core2: 29.61        Core3: 16.71        
Core4: 16.13        Core5: 36.67        
Core6: 24.97        Core7: 16.01        
Core8: 38.63        Core9: 35.90        
Core10: 32.45        Core11: 27.68        
Core12: 23.06        Core13: 12.53        
Core14: 22.30        Core15: 36.42        
Core16: 29.90        Core17: 16.78        
Core18: 13.82        Core19: 29.23        
Core20: 14.51        Core21: 26.62        
Core22: 29.57        Core23: 17.92        
Core24: 32.39        Core25: 13.74        
Core26: 34.16        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 21.44
DDR read Latency(ns)
Socket0: 799.14
Socket1: 1542.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.58        Core1: 27.71        
Core2: 29.54        Core3: 17.36        
Core4: 15.89        Core5: 36.61        
Core6: 25.03        Core7: 15.99        
Core8: 39.24        Core9: 36.20        
Core10: 32.29        Core11: 27.43        
Core12: 22.82        Core13: 12.54        
Core14: 22.24        Core15: 36.92        
Core16: 29.90        Core17: 16.86        
Core18: 13.67        Core19: 29.26        
Core20: 14.92        Core21: 26.48        
Core22: 30.04        Core23: 17.40        
Core24: 42.86        Core25: 13.67        
Core26: 34.05        Core27: 44.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.20
Socket1: 21.38
DDR read Latency(ns)
Socket0: 798.45
Socket1: 1560.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.63        Core1: 28.40        
Core2: 28.67        Core3: 17.03        
Core4: 16.36        Core5: 36.84        
Core6: 24.85        Core7: 16.23        
Core8: 40.32        Core9: 35.97        
Core10: 31.89        Core11: 26.77        
Core12: 22.48        Core13: 12.60        
Core14: 22.03        Core15: 36.94        
Core16: 29.70        Core17: 16.33        
Core18: 13.58        Core19: 30.97        
Core20: 14.71        Core21: 26.40        
Core22: 29.98        Core23: 17.39        
Core24: 42.81        Core25: 14.00        
Core26: 35.13        Core27: 44.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 21.32
DDR read Latency(ns)
Socket0: 791.86
Socket1: 1592.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.67        Core1: 27.13        
Core2: 29.57        Core3: 16.93        
Core4: 16.55        Core5: 36.84        
Core6: 24.71        Core7: 16.28        
Core8: 42.93        Core9: 35.79        
Core10: 31.95        Core11: 27.80        
Core12: 22.21        Core13: 12.52        
Core14: 22.23        Core15: 36.50        
Core16: 29.49        Core17: 16.48        
Core18: 13.86        Core19: 29.64        
Core20: 14.38        Core21: 26.62        
Core22: 29.82        Core23: 18.04        
Core24: 42.64        Core25: 13.75        
Core26: 35.11        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.01
Socket1: 21.43
DDR read Latency(ns)
Socket0: 788.61
Socket1: 1589.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.54        Core1: 25.63        
Core2: 29.90        Core3: 16.65        
Core4: 14.93        Core5: 33.93        
Core6: 31.13        Core7: 17.41        
Core8: 40.35        Core9: 34.66        
Core10: 32.83        Core11: 31.39        
Core12: 23.49        Core13: 12.83        
Core14: 28.46        Core15: 32.72        
Core16: 38.31        Core17: 17.71        
Core18: 14.71        Core19: 23.66        
Core20: 14.30        Core21: 14.29        
Core22: 34.75        Core23: 13.42        
Core24: 37.59        Core25: 13.71        
Core26: 38.70        Core27: 23.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 15.59
DDR read Latency(ns)
Socket0: 997.85
Socket1: 1572.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.11        Core1: 25.08        
Core2: 30.57        Core3: 16.71        
Core4: 14.96        Core5: 30.45        
Core6: 28.73        Core7: 17.45        
Core8: 36.53        Core9: 34.70        
Core10: 32.72        Core11: 30.94        
Core12: 23.55        Core13: 14.09        
Core14: 27.83        Core15: 31.53        
Core16: 38.32        Core17: 17.81        
Core18: 15.36        Core19: 23.57        
Core20: 15.04        Core21: 13.80        
Core22: 34.67        Core23: 12.95        
Core24: 37.27        Core25: 13.20        
Core26: 38.07        Core27: 22.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 15.52
DDR read Latency(ns)
Socket0: 1022.09
Socket1: 1582.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.23        Core1: 23.17        
Core2: 30.31        Core3: 16.91        
Core4: 14.87        Core5: 25.85        
Core6: 28.41        Core7: 17.05        
Core8: 32.16        Core9: 34.65        
Core10: 32.79        Core11: 31.05        
Core12: 23.93        Core13: 13.74        
Core14: 27.85        Core15: 31.39        
Core16: 38.31        Core17: 18.01        
Core18: 15.38        Core19: 21.83        
Core20: 14.93        Core21: 14.13        
Core22: 34.67        Core23: 12.86        
Core24: 33.95        Core25: 13.12        
Core26: 36.56        Core27: 23.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 15.55
DDR read Latency(ns)
Socket0: 1018.73
Socket1: 1561.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.19        Core1: 24.23        
Core2: 29.82        Core3: 17.04        
Core4: 14.58        Core5: 32.97        
Core6: 31.03        Core7: 17.29        
Core8: 40.99        Core9: 34.70        
Core10: 32.78        Core11: 31.71        
Core12: 23.62        Core13: 14.07        
Core14: 27.86        Core15: 31.39        
Core16: 38.32        Core17: 18.10        
Core18: 15.19        Core19: 21.99        
Core20: 14.73        Core21: 14.01        
Core22: 34.69        Core23: 12.88        
Core24: 37.46        Core25: 13.30        
Core26: 37.59        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 15.66
DDR read Latency(ns)
Socket0: 1011.14
Socket1: 1579.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.78        Core1: 25.00        
Core2: 29.31        Core3: 16.64        
Core4: 14.87        Core5: 33.17        
Core6: 30.23        Core7: 17.43        
Core8: 37.79        Core9: 34.81        
Core10: 32.79        Core11: 31.11        
Core12: 23.34        Core13: 13.80        
Core14: 27.89        Core15: 31.44        
Core16: 38.32        Core17: 17.61        
Core18: 14.54        Core19: 23.73        
Core20: 14.08        Core21: 14.13        
Core22: 34.71        Core23: 12.96        
Core24: 37.24        Core25: 14.21        
Core26: 38.41        Core27: 23.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.78
Socket1: 15.73
DDR read Latency(ns)
Socket0: 1002.81
Socket1: 1566.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.30        Core1: 25.22        
Core2: 29.70        Core3: 16.78        
Core4: 14.99        Core5: 34.59        
Core6: 28.63        Core7: 17.54        
Core8: 33.96        Core9: 34.70        
Core10: 32.76        Core11: 31.12        
Core12: 23.65        Core13: 13.52        
Core14: 27.95        Core15: 31.43        
Core16: 38.35        Core17: 17.67        
Core18: 14.88        Core19: 22.81        
Core20: 14.46        Core21: 14.22        
Core22: 34.70        Core23: 13.17        
Core24: 37.43        Core25: 13.81        
Core26: 38.19        Core27: 23.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 15.73
DDR read Latency(ns)
Socket0: 1010.95
Socket1: 1546.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.90        Core1: 24.56        
Core2: 26.87        Core3: 17.60        
Core4: 16.29        Core5: 22.79        
Core6: 22.13        Core7: 18.56        
Core8: 32.74        Core9: 38.71        
Core10: 30.85        Core11: 39.46        
Core12: 24.80        Core13: 30.19        
Core14: 17.97        Core15: 41.26        
Core16: 33.93        Core17: 17.93        
Core18: 13.57        Core19: 30.69        
Core20: 12.86        Core21: 16.86        
Core22: 44.99        Core23: 20.37        
Core24: 38.87        Core25: 15.66        
Core26: 31.99        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 22.23
DDR read Latency(ns)
Socket0: 1039.02
Socket1: 898.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.49        Core1: 25.05        
Core2: 26.84        Core3: 17.89        
Core4: 16.45        Core5: 22.89        
Core6: 22.30        Core7: 18.36        
Core8: 38.59        Core9: 38.63        
Core10: 30.82        Core11: 39.30        
Core12: 24.18        Core13: 36.69        
Core14: 18.14        Core15: 41.62        
Core16: 33.91        Core17: 17.69        
Core18: 13.53        Core19: 29.47        
Core20: 13.15        Core21: 17.22        
Core22: 44.99        Core23: 20.75        
Core24: 37.69        Core25: 16.03        
Core26: 33.89        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 23.49
DDR read Latency(ns)
Socket0: 1006.79
Socket1: 876.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.46        Core1: 25.15        
Core2: 26.66        Core3: 18.38        
Core4: 15.53        Core5: 22.56        
Core6: 22.33        Core7: 18.44        
Core8: 37.46        Core9: 38.47        
Core10: 31.63        Core11: 50.68        
Core12: 24.84        Core13: 36.38        
Core14: 18.09        Core15: 44.30        
Core16: 33.87        Core17: 17.91        
Core18: 13.47        Core19: 29.27        
Core20: 13.04        Core21: 17.04        
Core22: 45.04        Core23: 20.76        
Core24: 36.43        Core25: 15.78        
Core26: 34.28        Core27: 35.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 23.46
DDR read Latency(ns)
Socket0: 1002.95
Socket1: 887.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.44        Core1: 25.00        
Core2: 26.64        Core3: 18.01        
Core4: 15.58        Core5: 22.57        
Core6: 22.52        Core7: 18.32        
Core8: 34.72        Core9: 37.99        
Core10: 31.31        Core11: 41.24        
Core12: 24.55        Core13: 25.32        
Core14: 17.97        Core15: 42.39        
Core16: 33.93        Core17: 17.51        
Core18: 13.94        Core19: 28.99        
Core20: 12.49        Core21: 16.64        
Core22: 44.86        Core23: 20.29        
Core24: 36.72        Core25: 15.60        
Core26: 35.22        Core27: 35.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 21.21
DDR read Latency(ns)
Socket0: 1085.35
Socket1: 926.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.55        Core1: 25.17        
Core2: 25.22        Core3: 16.82        
Core4: 15.61        Core5: 21.80        
Core6: 22.22        Core7: 17.43        
Core8: 37.81        Core9: 37.44        
Core10: 30.13        Core11: 35.62        
Core12: 24.66        Core13: 11.09        
Core14: 17.20        Core15: 39.35        
Core16: 33.52        Core17: 17.22        
Core18: 13.70        Core19: 28.48        
Core20: 12.36        Core21: 16.03        
Core22: 44.13        Core23: 19.75        
Core24: 36.50        Core25: 15.40        
Core26: 32.45        Core27: 34.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 17.64
DDR read Latency(ns)
Socket0: 1270.84
Socket1: 1006.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 24.96        
Core2: 27.41        Core3: 17.00        
Core4: 15.91        Core5: 22.88        
Core6: 22.50        Core7: 18.66        
Core8: 40.49        Core9: 38.15        
Core10: 31.20        Core11: 41.19        
Core12: 24.53        Core13: 36.51        
Core14: 18.07        Core15: 38.43        
Core16: 33.97        Core17: 18.41        
Core18: 13.60        Core19: 31.26        
Core20: 13.10        Core21: 17.04        
Core22: 44.55        Core23: 20.51        
Core24: 41.58        Core25: 15.78        
Core26: 33.76        Core27: 35.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 23.29
DDR read Latency(ns)
Socket0: 1004.51
Socket1: 878.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.96        Core1: 24.80        
Core2: 37.30        Core3: 16.22        
Core4: 16.46        Core5: 36.93        
Core6: 33.07        Core7: 16.63        
Core8: 37.47        Core9: 34.32        
Core10: 39.35        Core11: 51.63        
Core12: 21.59        Core13: 37.88        
Core14: 27.58        Core15: 29.23        
Core16: 28.52        Core17: 16.16        
Core18: 14.02        Core19: 21.20        
Core20: 14.06        Core21: 12.99        
Core22: 29.31        Core23: 23.73        
Core24: 35.84        Core25: 13.77        
Core26: 39.56        Core27: 13.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 19.61
DDR read Latency(ns)
Socket0: 937.62
Socket1: 1265.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.86        Core1: 24.56        
Core2: 34.83        Core3: 15.73        
Core4: 16.33        Core5: 35.58        
Core6: 32.68        Core7: 16.20        
Core8: 41.66        Core9: 31.61        
Core10: 39.39        Core11: 49.25        
Core12: 21.38        Core13: 16.26        
Core14: 26.84        Core15: 27.67        
Core16: 26.90        Core17: 15.78        
Core18: 13.99        Core19: 20.62        
Core20: 13.95        Core21: 12.94        
Core22: 32.49        Core23: 24.20        
Core24: 34.32        Core25: 13.61        
Core26: 38.04        Core27: 13.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 16.02
DDR read Latency(ns)
Socket0: 1063.85
Socket1: 1409.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.08        Core1: 25.29        
Core2: 35.28        Core3: 16.82        
Core4: 16.80        Core5: 35.52        
Core6: 30.12        Core7: 16.69        
Core8: 38.11        Core9: 33.85        
Core10: 39.89        Core11: 36.79        
Core12: 22.06        Core13: 34.21        
Core14: 27.37        Core15: 28.58        
Core16: 28.72        Core17: 17.05        
Core18: 14.55        Core19: 20.58        
Core20: 13.77        Core21: 13.41        
Core22: 33.53        Core23: 24.63        
Core24: 34.95        Core25: 13.62        
Core26: 36.49        Core27: 13.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 19.34
DDR read Latency(ns)
Socket0: 969.21
Socket1: 1222.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.42        Core1: 25.10        
Core2: 34.81        Core3: 16.50        
Core4: 16.75        Core5: 36.82        
Core6: 30.24        Core7: 16.49        
Core8: 38.84        Core9: 34.88        
Core10: 39.67        Core11: 36.50        
Core12: 21.27        Core13: 39.70        
Core14: 27.19        Core15: 29.06        
Core16: 28.20        Core17: 16.42        
Core18: 14.36        Core19: 20.41        
Core20: 13.84        Core21: 12.89        
Core22: 29.47        Core23: 23.63        
Core24: 35.01        Core25: 13.97        
Core26: 36.29        Core27: 13.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 19.93
DDR read Latency(ns)
Socket0: 925.89
Socket1: 1248.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.59        Core1: 24.88        
Core2: 34.74        Core3: 16.36        
Core4: 16.54        Core5: 38.22        
Core6: 33.10        Core7: 16.75        
Core8: 39.23        Core9: 35.13        
Core10: 39.79        Core11: 52.16        
Core12: 20.86        Core13: 39.79        
Core14: 26.83        Core15: 29.05        
Core16: 28.21        Core17: 16.33        
Core18: 13.86        Core19: 20.74        
Core20: 13.98        Core21: 13.20        
Core22: 29.50        Core23: 23.82        
Core24: 35.28        Core25: 14.09        
Core26: 38.24        Core27: 13.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.28
Socket1: 20.14
DDR read Latency(ns)
Socket0: 929.93
Socket1: 1228.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.63        Core1: 25.35        
Core2: 35.35        Core3: 16.78        
Core4: 16.30        Core5: 36.94        
Core6: 31.26        Core7: 16.67        
Core8: 39.12        Core9: 35.04        
Core10: 39.76        Core11: 52.17        
Core12: 20.01        Core13: 39.34        
Core14: 26.89        Core15: 29.20        
Core16: 28.26        Core17: 16.14        
Core18: 14.09        Core19: 20.64        
Core20: 14.00        Core21: 13.07        
Core22: 29.53        Core23: 24.24        
Core24: 35.41        Core25: 13.68        
Core26: 38.12        Core27: 13.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 20.04
DDR read Latency(ns)
Socket0: 931.50
Socket1: 1237.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.30        Core1: 25.80        
Core2: 27.91        Core3: 18.39        
Core4: 16.20        Core5: 26.13        
Core6: 22.22        Core7: 18.14        
Core8: 33.84        Core9: 38.47        
Core10: 29.24        Core11: 35.48        
Core12: 37.16        Core13: 30.22        
Core14: 30.05        Core15: 35.49        
Core16: 42.51        Core17: 18.12        
Core18: 14.10        Core19: 34.42        
Core20: 13.95        Core21: 20.03        
Core22: 44.52        Core23: 31.22        
Core24: 38.30        Core25: 14.49        
Core26: 37.19        Core27: 26.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 22.92
DDR read Latency(ns)
Socket0: 973.69
Socket1: 929.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.97        Core1: 26.46        
Core2: 28.22        Core3: 18.53        
Core4: 16.38        Core5: 28.11        
Core6: 22.45        Core7: 18.11        
Core8: 34.22        Core9: 38.51        
Core10: 29.26        Core11: 35.17        
Core12: 37.24        Core13: 31.01        
Core14: 30.69        Core15: 35.74        
Core16: 42.76        Core17: 18.43        
Core18: 14.31        Core19: 33.03        
Core20: 13.70        Core21: 17.98        
Core22: 45.05        Core23: 36.83        
Core24: 37.14        Core25: 14.90        
Core26: 36.39        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 23.38
DDR read Latency(ns)
Socket0: 968.80
Socket1: 916.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 25.92        
Core2: 28.62        Core3: 17.75        
Core4: 16.39        Core5: 25.89        
Core6: 21.99        Core7: 17.62        
Core8: 33.67        Core9: 34.73        
Core10: 29.27        Core11: 34.94        
Core12: 37.35        Core13: 30.44        
Core14: 32.46        Core15: 35.75        
Core16: 42.40        Core17: 18.35        
Core18: 14.39        Core19: 33.20        
Core20: 13.76        Core21: 18.45        
Core22: 44.62        Core23: 30.12        
Core24: 38.56        Core25: 14.23        
Core26: 35.33        Core27: 24.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 22.01
DDR read Latency(ns)
Socket0: 990.68
Socket1: 965.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.63        Core1: 26.37        
Core2: 28.48        Core3: 17.94        
Core4: 16.52        Core5: 27.97        
Core6: 22.06        Core7: 17.99        
Core8: 34.17        Core9: 38.35        
Core10: 29.36        Core11: 35.35        
Core12: 37.02        Core13: 31.58        
Core14: 32.40        Core15: 35.43        
Core16: 42.67        Core17: 18.67        
Core18: 14.26        Core19: 32.72        
Core20: 14.06        Core21: 22.60        
Core22: 43.99        Core23: 31.46        
Core24: 39.44        Core25: 14.76        
Core26: 35.61        Core27: 25.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.48
Socket1: 23.81
DDR read Latency(ns)
Socket0: 952.95
Socket1: 903.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.15        Core1: 26.04        
Core2: 28.14        Core3: 18.38        
Core4: 16.10        Core5: 28.23        
Core6: 22.39        Core7: 18.39        
Core8: 33.72        Core9: 38.04        
Core10: 29.38        Core11: 36.07        
Core12: 37.25        Core13: 31.70        
Core14: 30.65        Core15: 35.37        
Core16: 42.71        Core17: 18.26        
Core18: 14.18        Core19: 34.31        
Core20: 14.11        Core21: 22.18        
Core22: 43.20        Core23: 33.39        
Core24: 39.45        Core25: 14.66        
Core26: 36.54        Core27: 25.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 23.96
DDR read Latency(ns)
Socket0: 948.00
Socket1: 903.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.58        Core1: 25.74        
Core2: 27.82        Core3: 17.65        
Core4: 16.16        Core5: 28.41        
Core6: 22.11        Core7: 17.61        
Core8: 33.47        Core9: 37.96        
Core10: 29.31        Core11: 35.96        
Core12: 37.12        Core13: 31.59        
Core14: 29.84        Core15: 35.23        
Core16: 42.49        Core17: 18.49        
Core18: 14.43        Core19: 33.86        
Core20: 13.81        Core21: 18.94        
Core22: 44.68        Core23: 30.01        
Core24: 40.82        Core25: 14.40        
Core26: 35.61        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 22.37
DDR read Latency(ns)
Socket0: 985.80
Socket1: 943.96
