#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 17 13:10:33 2021
# Process ID: 2268
# Current directory: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10352 D:\CJ-Documents\User Desktop of Windows\CJ-Verilog-Experiments\lab2\holiday_lights\holiday_lights.xpr
# Log file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/vivado.log
# Journal file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.xpr}
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.runs/impl_1/holiday_lights.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.runs/impl_1/holiday_lights.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
open_project {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.xpr}
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
current_project holiday_lights_low_version_copy
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
update_ip_catalog
launch_simulation
source testbench.tcl
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/flowing_water_lights/flowing_water_lights.runs/impl_1/flowing_water_lights.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_project
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
update_ip_catalog
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}}
set_property xsim.view {{D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}} [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {20s} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
run 10 us
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
open_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
source testbench.tcl
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
relaunch_sim
relaunch_sim
run 1 s
run 1 s
run 1 s
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 100 s
run 100 s
run 100 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
relaunch_sim
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
relaunch_sim
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 10 s
run 1 s
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
relaunch_sim
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
reset_run synth_1
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
relaunch_sim
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
relaunch_sim
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
relaunch_sim
run 1 s
run 1 s
relaunch_sim
run 1 s
run 1 s
relaunch_sim
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
get_param general.maxThreads
set_param general.maxThreads 8
get_par
get_param general.maxThreads
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
