# single-cycle-verilog
A single-cycle architecture implemented in Verilog, designed for simulation, testing, and educational use.
