#! /usr/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3-19-gfc7d604e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5560bed77140 .scope module, "tb_HW8" "tb_HW8" 2 2;
 .timescale -9 -10;
P_0x5560bed9c860 .param/l "addr_width" 0 2 5, +C4<00000000000000000000000000000011>;
P_0x5560bed9c8a0 .param/l "data_width" 0 2 4, +C4<00000000000000000000000000000100>;
L_0x5560bed776b0 .functor BUFZ 4, L_0x5560bedc4d60, C4<0000>, C4<0000>, C4<0000>;
v0x5560bed773c0_0 .net *"_s0", 3 0, L_0x5560bedc4d60;  1 drivers
v0x5560bedc44a0_0 .net *"_s2", 4 0, L_0x5560bedc4e50;  1 drivers
L_0x7fabea453018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560bedc4580_0 .net *"_s5", 1 0, L_0x7fabea453018;  1 drivers
v0x5560bedc4670_0 .var "addr", 2 0;
v0x5560bedc4750_0 .var "addr_reg", 2 0;
v0x5560bedc4880_0 .var "clock", 0 0;
v0x5560bedc4940_0 .var "data", 3 0;
v0x5560bedc4a20_0 .var/i "i", 31 0;
v0x5560bedc4b00_0 .net "q", 3 0, L_0x5560bed776b0;  1 drivers
v0x5560bedc4be0 .array "ram", 7 0, 3 0;
v0x5560bedc4ca0_0 .var "write_enable", 0 0;
E_0x5560bed9d8f0 .event posedge, v0x5560bedc4880_0;
L_0x5560bedc4d60 .array/port v0x5560bedc4be0, L_0x5560bedc4e50;
L_0x5560bedc4e50 .concat [ 3 2 0 0], v0x5560bedc4750_0, L_0x7fabea453018;
    .scope S_0x5560bed77140;
T_0 ;
    %delay 100, 0;
    %load/vec4 v0x5560bedc4880_0;
    %inv;
    %store/vec4 v0x5560bedc4880_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5560bed77140;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "tb_HW8.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %vpi_call 2 19 "$display", $time, "<< Starting Simulation. >>" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560bedc4880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560bedc4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560bedc4940_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5560bedc4670_0, 0, 3;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560bedc4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560bedc4a20_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5560bedc4a20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5560bedc4a20_0;
    %addi 3, 0, 32;
    %pad/s 4;
    %assign/vec4 v0x5560bedc4940_0, 0;
    %load/vec4 v0x5560bedc4a20_0;
    %pad/s 3;
    %assign/vec4 v0x5560bedc4670_0, 0;
    %delay 200, 0;
    %load/vec4 v0x5560bedc4a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560bedc4a20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560bedc4ca0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560bedc4a20_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5560bedc4a20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 200, 0;
    %load/vec4 v0x5560bedc4a20_0;
    %pad/s 3;
    %store/vec4 v0x5560bedc4670_0, 0, 3;
    %load/vec4 v0x5560bedc4a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560bedc4a20_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 200, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5560bed77140;
T_2 ;
    %vpi_call 2 43 "$monitor", $time, "   clock = %b, write_enable = %b, data = %h, addr = %h, q = %h", v0x5560bedc4880_0, v0x5560bedc4ca0_0, v0x5560bedc4940_0, v0x5560bedc4670_0, v0x5560bedc4b00_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5560bed77140;
T_3 ;
    %vpi_call 2 51 "$readmemb", "memory.lst", v0x5560bedc4be0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5560bed77140;
T_4 ;
    %wait E_0x5560bed9d8f0;
    %load/vec4 v0x5560bedc4ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5560bedc4940_0;
    %load/vec4 v0x5560bedc4670_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bedc4be0, 0, 4;
T_4.0 ;
    %load/vec4 v0x5560bedc4670_0;
    %assign/vec4 v0x5560bedc4750_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_HW8.v";
