VGA_project.v,verilog,xil_defaultlib,../../../bd/VGA_project/hdl/VGA_project.v,incdir="$ref_dir/../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"
VGA_project_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"
VGA_project_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0.v,incdir="$ref_dir/../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"
VGA_project_VGA_output_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_VGA_output_0_0/sim/VGA_project_VGA_output_0_0.v,incdir="$ref_dir/../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"
VGA_project_Game_controller_0_0.v,verilog,xil_defaultlib,../../../bd/VGA_project/ip/VGA_project_Game_controller_0_0/sim/VGA_project_Game_controller_0_0.v,incdir="$ref_dir/../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"incdir="../../../../VGA_2.srcs/sources_1/bd/VGA_project/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
