// Seed: 709048971
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  assign id_2 = 1;
  type_17(
      1, 1, id_3, id_0[1'b0]
  );
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  logic id_14, id_15, id_16;
endmodule
