[11/29 23:54:55      0s] 
[11/29 23:54:55      0s] Cadence Innovus(TM) Implementation System.
[11/29 23:54:55      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/29 23:54:55      0s] 
[11/29 23:54:55      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/29 23:54:55      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/29 23:54:55      0s] Date:		Wed Nov 29 23:54:55 2023
[11/29 23:54:55      0s] Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/29 23:54:55      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/29 23:54:55      0s] 
[11/29 23:54:55      0s] License:
[11/29 23:54:55      0s] 		[23:54:55.302529] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/29 23:54:55      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/29 23:54:55      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/29 23:55:21     25s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/29 23:55:24     28s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/29 23:55:24     28s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/29 23:55:24     28s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/29 23:55:24     28s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/29 23:55:24     28s] @(#)CDS: CPE v21.12-s094
[11/29 23:55:24     28s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/29 23:55:24     28s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/29 23:55:24     28s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/29 23:55:24     28s] @(#)CDS: RCDB 11.15.0
[11/29 23:55:24     28s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/29 23:55:24     28s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22209_iteso-server_iteso-s018_UlIrEN.

[11/29 23:55:24     28s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/29 23:55:27     31s] 
[11/29 23:55:27     31s] **INFO:  MMMC transition support version v31-84 
[11/29 23:55:27     31s] 
[11/29 23:55:27     31s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/29 23:55:27     31s] <CMD> suppressMessage ENCEXT-2799
[11/29 23:55:27     31s] <CMD> win
[11/29 23:55:51     34s] <CMD> encMessage warning 0
[11/29 23:55:51     34s] Suppress "**WARN ..." messages.
[11/29 23:55:51     34s] <CMD> encMessage debug 0
[11/29 23:55:51     34s] <CMD> is_common_ui_mode
[11/29 23:55:51     34s] <CMD> restoreDesign /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat risc_v_Pad_Frame
[11/29 23:55:51     34s] #% Begin load design ... (date=11/29 23:55:51, mem=651.8M)
[11/29 23:55:51     34s] Set Default Input Pin Transition as 0.1 ps.
[11/29 23:55:51     35s] Loading design 'risc_v_Pad_Frame' saved by 'Innovus' '21.12-s106_1' on 'Tue Nov 28 21:12:35 2023'.
[11/29 23:55:51     35s] % Begin Load MMMC data ... (date=11/29 23:55:51, mem=654.3M)
[11/29 23:55:51     35s] % End Load MMMC data ... (date=11/29 23:55:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.8M, current mem=654.8M)
[11/29 23:55:51     35s] 
[11/29 23:55:51     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/lef/gsclib045_tech.lef ...
[11/29 23:55:51     35s] 
[11/29 23:55:51     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/lef/gsclib045_macro.lef ...
[11/29 23:55:51     35s] Set DBUPerIGU to M2 pitch 400.
[11/29 23:55:52     35s] 
[11/29 23:55:52     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/lef/gsclib045_multibitsDFF.lef ...
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-58' for more detail.
[11/29 23:55:52     35s] 
[11/29 23:55:52     35s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/lef/giolib045_Hemanth.lef ...
[11/29 23:55:52     35s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/29 23:55:52     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/29 23:55:52     35s] Type 'man IMPLF-61' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-201' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 23:55:52     35s] Type 'man IMPLF-200' for more detail.
[11/29 23:55:52     35s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/29 23:55:52     35s] To increase the message display limit, refer to the product command reference manual.
[11/29 23:55:52     35s] 
[11/29 23:55:52     35s] viaInitial starts at Wed Nov 29 23:55:52 2023
viaInitial ends at Wed Nov 29 23:55:52 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/29 23:55:52     35s] Loading view definition file from /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/viewDefinition.tcl
[11/29 23:55:52     35s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/29 23:55:53     36s] Read 489 cells in library 'slow_vdd1v0' 
[11/29 23:55:53     36s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/29 23:55:53     36s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/29 23:55:53     36s] Read 16 cells in library 'slow_vdd1v0' 
[11/29 23:55:53     36s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[11/29 23:55:53     37s] Read 8 cells in library 'giolib045' 
[11/29 23:55:53     37s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=715.6M, current mem=671.1M)
[11/29 23:55:53     37s] *** End library_loading (cpu=0.02min, real=0.02min, mem=12.5M, fe_cpu=0.63min, fe_real=0.97min, fe_mem=895.4M) ***
[11/29 23:55:53     37s] % Begin Load netlist data ... (date=11/29 23:55:53, mem=671.1M)
[11/29 23:55:53     37s] *** Begin netlist parsing (mem=895.4M) ***
[11/29 23:55:53     37s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/29 23:55:53     37s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/29 23:55:53     37s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/29 23:55:53     37s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/29 23:55:53     37s] Type 'man IMPVL-159' for more detail.
[11/29 23:55:53     37s] Created 513 new cells from 2 timing libraries.
[11/29 23:55:53     37s] Reading netlist ...
[11/29 23:55:53     37s] Backslashed names will retain backslash and a trailing blank character.
[11/29 23:55:53     37s] Reading verilogBinary netlist '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.v.bin'
[11/29 23:55:53     37s] 
[11/29 23:55:53     37s] *** Memory Usage v#1 (Current mem = 903.426M, initial mem = 311.355M) ***
[11/29 23:55:53     37s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=903.4M) ***
[11/29 23:55:53     37s] % End Load netlist data ... (date=11/29 23:55:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=679.2M, current mem=679.2M)
[11/29 23:55:53     37s] Top level cell is risc_v_Pad_Frame.
[11/29 23:55:54     37s] Hooked 513 DB cells to tlib cells.
[11/29 23:55:54     37s] ** Removed 4 unused lib cells.
[11/29 23:55:54     37s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=687.6M, current mem=687.6M)
[11/29 23:55:54     37s] Starting recursive module instantiation check.
[11/29 23:55:54     37s] No recursion found.
[11/29 23:55:54     37s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/29 23:55:54     37s] *** Netlist is unique.
[11/29 23:55:54     37s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/29 23:55:54     37s] ** info: there are 601 modules.
[11/29 23:55:54     37s] ** info: there are 3899 stdCell insts.
[11/29 23:55:54     37s] ** info: there are 24 Pad insts.
[11/29 23:55:54     37s] 
[11/29 23:55:54     37s] *** Memory Usage v#1 (Current mem = 950.852M, initial mem = 311.355M) ***
[11/29 23:55:54     37s] *info: set bottom ioPad orient R0
[11/29 23:55:54     37s] Reading IO assignment file "/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/iofile/bwco_frame_GPDK045.ioc" ...
[11/29 23:55:54     37s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/29 23:55:54     37s] Type 'man IMPFP-4008' for more detail.
[11/29 23:55:54     37s] Adjusting Core to Bottom to: 40.0600.
[11/29 23:55:54     37s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:54     37s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:54     37s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:54     37s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:54     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:54     37s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:54     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:54     37s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:54     37s] Start create_tracks
[11/29 23:55:54     37s] Set Default Net Delay as 1000 ps.
[11/29 23:55:54     37s] Set Default Net Load as 0.5 pF. 
[11/29 23:55:54     37s] Set Default Input Pin Transition as 0.1 ps.
[11/29 23:55:54     37s] Pre-connect netlist-defined P/G connections...
[11/29 23:55:54     37s]   Updated 4 instances.
[11/29 23:55:54     37s] Loading preference file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/gui.pref.tcl ...
[11/29 23:55:54     38s] ##  Process: 45            (User Set)               
[11/29 23:55:54     38s] ##     Node: (not set)                           
[11/29 23:55:54     38s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/29 23:55:54     38s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/29 23:55:54     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/29 23:55:54     38s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/29 23:55:54     38s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/29 23:55:54     38s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[11/29 23:55:54     38s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[11/29 23:55:54     38s] Type 'man IMPOPT-3602' for more detail.
[11/29 23:55:54     38s] Effort level <high> specified for reg2reg path_group
[11/29 23:55:54     38s] AAE_INFO: switching -siAware from false to true ...
[11/29 23:55:54     38s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/29 23:55:54     38s] addRing command will ignore shorts while creating rings.
[11/29 23:55:54     38s] addRing command will disallow rings to go over rows.
[11/29 23:55:54     38s] addRing command will consider rows while creating rings.
[11/29 23:55:54     38s] The ring targets are set to core/block ring wires.
[11/29 23:55:54     38s] addStripe will allow jog to connect padcore ring and block ring.
[11/29 23:55:54     38s] 
[11/29 23:55:54     38s] Stripes will not extend to closest target.
[11/29 23:55:54     38s] When breaking rings, the power planner will consider the existence of blocks.
[11/29 23:55:54     38s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/29 23:55:54     38s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/29 23:55:54     38s] Stripes will not be created over regions without power planning wires.
[11/29 23:55:54     38s] Offset for stripe breaking is set to 0.
[11/29 23:55:54     38s] Stripes will stop at the boundary of the specified area.
[11/29 23:55:54     38s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/29 23:55:54     38s] Change floorplan default-technical-site to 'CoreSite'.
[11/29 23:55:55     38s] Extraction setup Delayed 
[11/29 23:55:55     38s] *Info: initialize multi-corner CTS.
[11/29 23:55:55     38s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/29 23:55:56     39s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/29 23:55:56     39s] Read 489 cells in library 'fast_vdd1v2' 
[11/29 23:55:56     39s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/29 23:55:56     39s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/29 23:55:56     40s] Read 16 cells in library 'fast_vdd1v2' 
[11/29 23:55:56     40s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
[11/29 23:55:56     40s] Read 4 cells in library 'giolib045' 
[11/29 23:55:56     40s] Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[11/29 23:55:56     40s] Ending "SetAnalysisView" (total cpu=0:00:01.7, real=0:00:01.0, peak res=941.7M, current mem=720.8M)
[11/29 23:55:57     40s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/29 23:55:57     40s] Summary for sequential cells identification: 
[11/29 23:55:57     40s]   Identified SBFF number: 104
[11/29 23:55:57     40s]   Identified MBFF number: 16
[11/29 23:55:57     40s]   Identified SB Latch number: 0
[11/29 23:55:57     40s]   Identified MB Latch number: 0
[11/29 23:55:57     40s]   Not identified SBFF number: 16
[11/29 23:55:57     40s]   Not identified MBFF number: 0
[11/29 23:55:57     40s]   Not identified SB Latch number: 0
[11/29 23:55:57     40s]   Not identified MB Latch number: 0
[11/29 23:55:57     40s]   Number of sequential cells which are not FFs: 32
[11/29 23:55:57     40s] Total number of combinational cells: 327
[11/29 23:55:57     40s] Total number of sequential cells: 168
[11/29 23:55:57     40s] Total number of tristate cells: 10
[11/29 23:55:57     40s] Total number of level shifter cells: 0
[11/29 23:55:57     40s] Total number of power gating cells: 0
[11/29 23:55:57     40s] Total number of isolation cells: 0
[11/29 23:55:57     40s] Total number of power switch cells: 0
[11/29 23:55:57     40s] Total number of pulse generator cells: 0
[11/29 23:55:57     40s] Total number of always on buffers: 0
[11/29 23:55:57     40s] Total number of retention cells: 0
[11/29 23:55:57     40s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/29 23:55:57     40s] Total number of usable buffers: 16
[11/29 23:55:57     40s] List of unusable buffers:
[11/29 23:55:57     40s] Total number of unusable buffers: 0
[11/29 23:55:57     40s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/29 23:55:57     40s] Total number of usable inverters: 19
[11/29 23:55:57     40s] List of unusable inverters:
[11/29 23:55:57     40s] Total number of unusable inverters: 0
[11/29 23:55:57     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/29 23:55:57     40s] Total number of identified usable delay cells: 8
[11/29 23:55:57     40s] List of identified unusable delay cells:
[11/29 23:55:57     40s] Total number of identified unusable delay cells: 0
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Deleting Cell Server Begin ...
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Deleting Cell Server End ...
[11/29 23:55:57     40s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=962.2M, current mem=962.2M)
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/29 23:55:57     40s] Summary for sequential cells identification: 
[11/29 23:55:57     40s]   Identified SBFF number: 104
[11/29 23:55:57     40s]   Identified MBFF number: 16
[11/29 23:55:57     40s]   Identified SB Latch number: 0
[11/29 23:55:57     40s]   Identified MB Latch number: 0
[11/29 23:55:57     40s]   Not identified SBFF number: 16
[11/29 23:55:57     40s]   Not identified MBFF number: 0
[11/29 23:55:57     40s]   Not identified SB Latch number: 0
[11/29 23:55:57     40s]   Not identified MB Latch number: 0
[11/29 23:55:57     40s]   Number of sequential cells which are not FFs: 32
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] Trim Metal Layers:
[11/29 23:55:57     40s]  Visiting view : AnalysisView_WC
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/29 23:55:57     40s]  Visiting view : AnalysisView_BC
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/29 23:55:57     40s]  Visiting view : AnalysisView_WC
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/29 23:55:57     40s]  Visiting view : AnalysisView_BC
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/29 23:55:57     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/29 23:55:57     40s] 
[11/29 23:55:57     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/29 23:55:57     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 23:55:57     41s] Type 'man IMPSYC-2' for more detail.
[11/29 23:55:57     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 23:55:57     41s] Type 'man IMPSYC-2' for more detail.
[11/29 23:55:57     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 23:55:57     41s] Type 'man IMPSYC-2' for more detail.
[11/29 23:55:57     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 23:55:57     41s] Type 'man IMPSYC-2' for more detail.
[11/29 23:55:57     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 23:55:57     41s] Type 'man IMPSYC-2' for more detail.
[11/29 23:55:57     41s] Reading floorplan file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.fp.gz (mem = 1199.4M).
[11/29 23:55:57     41s] % Begin Load floorplan data ... (date=11/29 23:55:57, mem=963.2M)
[11/29 23:55:58     41s] *info: reset 4814 existing net BottomPreferredLayer and AvoidDetour
[11/29 23:55:58     41s] Pre-connect netlist-defined P/G connections...
[11/29 23:55:58     41s]   Updated 4 instances.
[11/29 23:55:58     41s] Deleting old partition specification.
[11/29 23:55:59     41s] Set FPlanBox to (0 0 1600000 1600180)
[11/29 23:55:59     41s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:59     41s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:59     41s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:59     41s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:59     41s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:59     41s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:59     41s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/29 23:55:59     41s] Type 'man IMPFP-3961' for more detail.
[11/29 23:55:59     41s] Start create_tracks
[11/29 23:55:59     41s]  ... processed partition successfully.
[11/29 23:55:59     41s] Reading binary special route file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.fp.spr.gz (Created by Innovus v21.12-s106_1 on Tue Nov 28 21:12:33 2023, version: 1)
[11/29 23:55:59     41s] Convert 0 swires and 0 svias from compressed groups
[11/29 23:55:59     41s] 51 swires and 214 svias were compressed
[11/29 23:55:59     41s] 51 swires and 214 svias were decompressed from small or sparse groups
[11/29 23:55:59     41s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=964.0M, current mem=964.0M)
[11/29 23:55:59     41s] There are 24 io inst loaded
[11/29 23:55:59     41s] There are 41 nets with weight being set
[11/29 23:55:59     41s] There are 41 nets with bottomPreferredRoutingLayer being set
[11/29 23:55:59     41s] There are 41 nets with avoidDetour being set
[11/29 23:55:59     41s] Extracting standard cell pins and blockage ...... 
[11/29 23:55:59     41s] Pin and blockage extraction finished
[11/29 23:55:59     41s] % End Load floorplan data ... (date=11/29 23:55:59, total cpu=0:00:00.4, real=0:00:02.0, peak res=965.1M, current mem=965.1M)
[11/29 23:55:59     41s] Reading congestion map file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/29 23:55:59     41s] % Begin Load SymbolTable ... (date=11/29 23:55:59, mem=965.3M)
[11/29 23:56:01     41s] routingBox: (200 190) (1599800 1599990)
[11/29 23:56:01     41s] coreBox:    (580000 579880) (1020000 1018780)
[11/29 23:56:01     41s] Un-suppress "**WARN ..." messages.
[11/29 23:56:01     42s] % End Load SymbolTable ... (date=11/29 23:56:01, total cpu=0:00:00.3, real=0:00:02.0, peak res=971.6M, current mem=971.6M)
[11/29 23:56:01     42s] Loading place ...
[11/29 23:56:01     42s] % Begin Load placement data ... (date=11/29 23:56:01, mem=971.6M)
[11/29 23:56:01     42s] Reading placement file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.place.gz.
[11/29 23:56:01     42s] ** Reading stdCellPlacement_binary (Created by Innovus v21.12-s106_1 on Tue Nov 28 21:12:34 2023, version# 2) ...
[11/29 23:56:01     42s] Read Views for adaptive view pruning ...
[11/29 23:56:01     42s] Read 0 views from Binary DB for adaptive view pruning
[11/29 23:56:01     42s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1207.5M) ***
[11/29 23:56:01     42s] Total net length = 8.471e+03 (4.447e+03 4.025e+03) (ext = 0.000e+00)
[11/29 23:56:01     42s] % End Load placement data ... (date=11/29 23:56:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=972.5M, current mem=972.4M)
[11/29 23:56:02     42s] Reading PG file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on       Tue Nov 28 21:12:34 2023)
[11/29 23:56:02     42s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1203.5M) ***
[11/29 23:56:02     42s] % Begin Load routing data ... (date=11/29 23:56:02, mem=972.5M)
[11/29 23:56:02     42s] Reading routing file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.route.gz.
[11/29 23:56:03     42s] Reading Innovus routing data (Created by Innovus v21.12-s106_1 on Tue Nov 28 21:12:34 2023 Format: 20.1) ...
[11/29 23:56:03     42s] *** Total 4243 nets are successfully restored.
[11/29 23:56:03     42s] *** Completed restoreRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1206.5M) ***
[11/29 23:56:04     42s] % End Load routing data ... (date=11/29 23:56:03, total cpu=0:00:00.2, real=0:00:02.0, peak res=975.7M, current mem=974.7M)
[11/29 23:56:04     42s] TAT_INFO: restoreCongMap REAL = 2 : CPU = 0 : MEM = 0.
[11/29 23:56:04     42s] Reading property file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.prop
[11/29 23:56:04     42s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1210.5M) ***
[11/29 23:56:05     42s] Reading dirtyarea snapshot file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.db.da.gz (Create by Innovus v21.12-s106_1 on Tue Nov 28 21:12:34 2023, version: 4).
[11/29 23:56:06     43s] Set Default Input Pin Transition as 0.1 ps.
[11/29 23:56:09     46s] Loading preRoute extraction data from directory '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/extraction/' ...
[11/29 23:56:09     46s] Restore PreRoute RC Grid meta data successful.
[11/29 23:56:09     46s] Extraction setup Started 
[11/29 23:56:09     46s] 
[11/29 23:56:09     46s] Trim Metal Layers:
[11/29 23:56:09     46s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/29 23:56:09     46s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/29 23:56:09     46s] __QRC_SADV_USE_LE__ is set 0
[11/29 23:56:14     52s] Metal Layer Id 1 is Metal1 
[11/29 23:56:14     52s] Metal Layer Id 2 is Metal2 
[11/29 23:56:14     52s] Metal Layer Id 3 is Metal3 
[11/29 23:56:14     52s] Metal Layer Id 4 is Metal4 
[11/29 23:56:14     52s] Metal Layer Id 5 is Metal5 
[11/29 23:56:14     52s] Metal Layer Id 6 is Metal6 
[11/29 23:56:14     52s] Metal Layer Id 7 is Metal7 
[11/29 23:56:14     52s] Metal Layer Id 8 is Metal8 
[11/29 23:56:14     52s] Metal Layer Id 9 is Metal9 
[11/29 23:56:14     52s] Metal Layer Id 10 is Metal10 
[11/29 23:56:14     52s] Metal Layer Id 11 is Metal11 
[11/29 23:56:14     52s] Via Layer Id 33 is Cont 
[11/29 23:56:14     52s] Via Layer Id 34 is Via1 
[11/29 23:56:14     52s] Via Layer Id 35 is Via2 
[11/29 23:56:14     52s] Via Layer Id 36 is Via3 
[11/29 23:56:14     52s] Via Layer Id 37 is Via4 
[11/29 23:56:14     52s] Via Layer Id 38 is Via5 
[11/29 23:56:14     52s] Via Layer Id 39 is Via6 
[11/29 23:56:14     52s] Via Layer Id 40 is Via7 
[11/29 23:56:14     52s] Via Layer Id 41 is Via8 
[11/29 23:56:14     52s] Via Layer Id 42 is Via9 
[11/29 23:56:14     52s] Via Layer Id 43 is Via10 
[11/29 23:56:14     52s] Via Layer Id 44 is Bondpad 
[11/29 23:56:14     52s] 
[11/29 23:56:14     52s] Trim Metal Layers:
[11/29 23:56:14     52s] Generating auto layer map file.
[11/29 23:56:14     52s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/29 23:56:14     52s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/29 23:56:14     52s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/29 23:56:14     52s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/29 23:56:14     52s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/29 23:56:14     52s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/29 23:56:14     52s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/29 23:56:14     52s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/29 23:56:14     52s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/29 23:56:14     52s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/29 23:56:14     52s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/29 23:56:14     52s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/29 23:56:14     52s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/29 23:56:14     52s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/29 23:56:14     52s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/29 23:56:14     52s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/29 23:56:14     52s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/29 23:56:14     52s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/29 23:56:14     52s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/29 23:56:14     52s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/29 23:56:14     52s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/29 23:56:14     52s] Metal Layer Id 1 mapped to 5 
[11/29 23:56:14     52s] Via Layer Id 1 mapped to 6 
[11/29 23:56:14     52s] Metal Layer Id 2 mapped to 7 
[11/29 23:56:14     52s] Via Layer Id 2 mapped to 8 
[11/29 23:56:14     52s] Metal Layer Id 3 mapped to 9 
[11/29 23:56:14     52s] Via Layer Id 3 mapped to 10 
[11/29 23:56:14     52s] Metal Layer Id 4 mapped to 11 
[11/29 23:56:14     52s] Via Layer Id 4 mapped to 12 
[11/29 23:56:14     52s] Metal Layer Id 5 mapped to 13 
[11/29 23:56:14     52s] Via Layer Id 5 mapped to 14 
[11/29 23:56:14     52s] Metal Layer Id 6 mapped to 15 
[11/29 23:56:14     52s] Via Layer Id 6 mapped to 16 
[11/29 23:56:14     52s] Metal Layer Id 7 mapped to 17 
[11/29 23:56:14     52s] Via Layer Id 7 mapped to 18 
[11/29 23:56:14     52s] Metal Layer Id 8 mapped to 19 
[11/29 23:56:14     52s] Via Layer Id 8 mapped to 20 
[11/29 23:56:14     52s] Metal Layer Id 9 mapped to 21 
[11/29 23:56:14     52s] Via Layer Id 9 mapped to 22 
[11/29 23:56:14     52s] Metal Layer Id 10 mapped to 23 
[11/29 23:56:14     52s] Via Layer Id 10 mapped to 24 
[11/29 23:56:14     52s] Metal Layer Id 11 mapped to 25 
[11/29 23:56:15     52s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/29 23:56:15     52s] eee: Reading patterns meta data.
[11/29 23:56:15     52s] Restore PreRoute Pattern Extraction data successful in header.
[11/29 23:56:15     52s] Loading preRoute extracted patterns from file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/29 23:56:15     52s] readViaRC viaRead:119, nrVia:119
[11/29 23:56:15     52s] isWireRCValid Validate checksum:4711880, FromFile:4711880accessWirePatterns Pattern count:31752, FromFile:31752 Checksum:4711880, FromFile:4711880
[11/29 23:56:15     52s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[11/29 23:56:15     52s] Restore PreRoute Pattern Extraction data successful.
[11/29 23:56:15     52s] Completed (cpu: 0:00:05.8 real: 0:00:06.0)
[11/29 23:56:15     52s] Set Shrink Factor to 1.00000
[11/29 23:56:15     52s] Summary of Active RC-Corners : 
[11/29 23:56:15     52s]  
[11/29 23:56:15     52s]  Analysis View: AnalysisView_WC
[11/29 23:56:15     52s]     RC-Corner Name        : RC_Extraction_WC
[11/29 23:56:15     52s]     RC-Corner Index       : 0
[11/29 23:56:15     52s]     RC-Corner Temperature : 25 Celsius
[11/29 23:56:15     52s]     RC-Corner Cap Table   : ''
[11/29 23:56:15     52s]     RC-Corner PreRoute Res Factor         : 1
[11/29 23:56:15     52s]     RC-Corner PreRoute Cap Factor         : 1
[11/29 23:56:15     52s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/29 23:56:15     52s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/29 23:56:15     52s]  
[11/29 23:56:15     52s]  Analysis View: AnalysisView_BC
[11/29 23:56:15     52s]     RC-Corner Name        : RC_Extraction_BC
[11/29 23:56:15     52s]     RC-Corner Index       : 1
[11/29 23:56:15     52s]     RC-Corner Temperature : 25 Celsius
[11/29 23:56:15     52s]     RC-Corner Cap Table   : ''
[11/29 23:56:15     52s]     RC-Corner PreRoute Res Factor         : 1
[11/29 23:56:15     52s]     RC-Corner PreRoute Cap Factor         : 1
[11/29 23:56:15     52s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/29 23:56:15     52s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/29 23:56:15     52s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/29 23:56:15     52s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/29 23:56:15     52s] Technology file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/29 23:56:15     52s] 
[11/29 23:56:15     52s] Trim Metal Layers:
[11/29 23:56:15     52s] LayerId::1 widthSet size::1
[11/29 23:56:15     52s] LayerId::2 widthSet size::1
[11/29 23:56:15     52s] LayerId::3 widthSet size::1
[11/29 23:56:15     52s] LayerId::4 widthSet size::1
[11/29 23:56:15     52s] LayerId::5 widthSet size::1
[11/29 23:56:15     52s] LayerId::6 widthSet size::1
[11/29 23:56:15     52s] LayerId::7 widthSet size::1
[11/29 23:56:15     52s] LayerId::8 widthSet size::1
[11/29 23:56:15     52s] LayerId::9 widthSet size::1
[11/29 23:56:15     52s] LayerId::10 widthSet size::1
[11/29 23:56:15     52s] LayerId::11 widthSet size::1
[11/29 23:56:15     52s] Checksum of RCGrid density data read::(132 132) passed::1
[11/29 23:56:15     52s] Restore PreRoute RC Grid data successful.
[11/29 23:56:15     52s] eee: pegSigSF::1.070000
[11/29 23:56:15     52s] Initializing multi-corner resistance tables ...
[11/29 23:56:15     52s] ReadRoutingBlockageFactor status::1
[11/29 23:56:15     52s] Restore PreRoute Blockage data successful.
[11/29 23:56:15     52s] eee: Reading Grid unit RC.
[11/29 23:56:16     52s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_WC
[11/29 23:56:16     52s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in saved data Name::RC_Extraction_WC Tech::/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in saved data Name::RC_Extraction_BC Tech::/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RC corner RC_Extraction_WC not found in the saved preRoute extraction data.
[11/29 23:56:16     52s] eee: RCGridUnitRC data read is unsuccessful
[11/29 23:56:16     52s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_BC
[11/29 23:56:16     52s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in saved data Name::RC_Extraction_WC Tech::/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_no_violations.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RCCorner in saved data Name::RC_Extraction_BC Tech::/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 1.000000 1.000000 
[11/29 23:56:16     52s] RC corner RC_Extraction_BC not found in the saved preRoute extraction data.
[11/29 23:56:16     52s] eee: RCGridUnitRC data read is unsuccessful
[11/29 23:56:16     52s] Number of RC corner to be extracted::4
[11/29 23:56:16     52s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/29 23:56:16     52s] eee: l::2 avDens::0.016909 usedTrk::303.596198 availTrk::17955.000000 sigTrk::303.596198
[11/29 23:56:16     52s] eee: l::3 avDens::0.033456 usedTrk::478.748830 availTrk::14310.000000 sigTrk::478.748830
[11/29 23:56:16     52s] eee: l::4 avDens::0.020397 usedTrk::429.013452 availTrk::21033.000000 sigTrk::429.013452
[11/29 23:56:16     52s] eee: l::5 avDens::0.001259 usedTrk::1.812865 availTrk::1440.000000 sigTrk::1.812865
[11/29 23:56:16     52s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/29 23:56:16     52s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/29 23:56:16     52s] eee: l::8 avDens::0.021685 usedTrk::189.112281 availTrk::8721.000000 sigTrk::189.112281
[11/29 23:56:16     52s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/29 23:56:16     52s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/29 23:56:16     52s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/29 23:56:16     52s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.051600 ; aWlH: 0.000000 ; Pmax: 0.805900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/29 23:56:16     53s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/29 23:56:16     53s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[11/29 23:56:16     53s] #create default rule from bind_ndr_rule rule=0x7fcf2adf9870 0x7fcf10fbc568
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/29 23:56:16     53s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/29 23:56:16     53s] #Skip building auto via since it is not turned on.
[11/29 23:56:16     53s] Extracting standard cell pins and blockage ...... 
[11/29 23:56:17     53s] Pin and blockage extraction finished
[11/29 23:56:17     53s] Via generation completed.
[11/29 23:56:17     53s] % Begin Load power constraints ... (date=11/29 23:56:17, mem=1022.0M)
[11/29 23:56:17     53s] % End Load power constraints ... (date=11/29 23:56:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=1028.5M, current mem=1028.5M)
[11/29 23:56:18     54s] % Begin load AAE data ... (date=11/29 23:56:17, mem=1048.6M)
[11/29 23:56:21     57s] AAE DB initialization (MEM=1295.06 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 23:56:21     57s] % End load AAE data ... (date=11/29 23:56:21, total cpu=0:00:03.4, real=0:00:03.0, peak res=1054.4M, current mem=1054.4M)
[11/29 23:56:21     57s] Restoring CCOpt config...
[11/29 23:56:21     57s]   Extracting original clock gating for My_CLK...
[11/29 23:56:21     58s]     clock_tree My_CLK contains 3519 sinks and 0 clock gates.
[11/29 23:56:21     58s]   Extracting original clock gating for My_CLK done.
[11/29 23:56:21     58s]   The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
[11/29 23:56:22     58s]   The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
[11/29 23:56:22     58s]   The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
[11/29 23:56:22     58s]   The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
[11/29 23:56:22     58s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/29 23:56:22     58s] Restoring CCOpt config done.
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Deleting Cell Server Begin ...
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Deleting Cell Server End ...
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/29 23:56:22     58s] Summary for sequential cells identification: 
[11/29 23:56:22     58s]   Identified SBFF number: 104
[11/29 23:56:22     58s]   Identified MBFF number: 16
[11/29 23:56:22     58s]   Identified SB Latch number: 0
[11/29 23:56:22     58s]   Identified MB Latch number: 0
[11/29 23:56:22     58s]   Not identified SBFF number: 16
[11/29 23:56:22     58s]   Not identified MBFF number: 0
[11/29 23:56:22     58s]   Not identified SB Latch number: 0
[11/29 23:56:22     58s]   Not identified MB Latch number: 0
[11/29 23:56:22     58s]   Number of sequential cells which are not FFs: 32
[11/29 23:56:22     58s] Total number of combinational cells: 327
[11/29 23:56:22     58s] Total number of sequential cells: 168
[11/29 23:56:22     58s] Total number of tristate cells: 10
[11/29 23:56:22     58s] Total number of level shifter cells: 0
[11/29 23:56:22     58s] Total number of power gating cells: 0
[11/29 23:56:22     58s] Total number of isolation cells: 0
[11/29 23:56:22     58s] Total number of power switch cells: 0
[11/29 23:56:22     58s] Total number of pulse generator cells: 0
[11/29 23:56:22     58s] Total number of always on buffers: 0
[11/29 23:56:22     58s] Total number of retention cells: 0
[11/29 23:56:22     58s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/29 23:56:22     58s] Total number of usable buffers: 16
[11/29 23:56:22     58s] List of unusable buffers:
[11/29 23:56:22     58s] Total number of unusable buffers: 0
[11/29 23:56:22     58s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/29 23:56:22     58s] Total number of usable inverters: 19
[11/29 23:56:22     58s] List of unusable inverters:
[11/29 23:56:22     58s] Total number of unusable inverters: 0
[11/29 23:56:22     58s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/29 23:56:22     58s] Total number of identified usable delay cells: 8
[11/29 23:56:22     58s] List of identified unusable delay cells:
[11/29 23:56:22     58s] Total number of identified unusable delay cells: 0
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Deleting Cell Server Begin ...
[11/29 23:56:22     58s] 
[11/29 23:56:22     58s] TimeStamp Deleting Cell Server End ...
[11/29 23:56:22     59s] #% End load design ... (date=11/29 23:56:22, total cpu=0:00:24.6, real=0:00:31.0, peak res=1079.1M, current mem=1059.1M)
[11/29 23:56:22     59s] 
[11/29 23:56:22     59s] *** Summary of all messages that are not suppressed in this session:
[11/29 23:56:22     59s] Severity  ID               Count  Summary                                  
[11/29 23:56:22     59s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/29 23:56:22     59s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/29 23:56:22     59s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/29 23:56:22     59s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/29 23:56:22     59s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/29 23:56:22     59s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/29 23:56:22     59s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/29 23:56:22     59s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/29 23:56:22     59s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[11/29 23:56:22     59s] WARNING   IMPCCOPT-2332        1  The property %s is deprecated. It still ...
[11/29 23:56:22     59s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/29 23:56:22     59s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/29 23:56:22     59s] *** Message Summary: 122 warning(s), 0 error(s)
[11/29 23:56:22     59s] 
[11/29 23:56:22     59s] <CMD> setDrawView fplan
[11/29 23:56:22     59s] <CMD> encMessage warning 1
[11/29 23:56:22     59s] <CMD> encMessage debug 0
[11/29 23:57:57     77s] <CMD> streamOut ../Virtuoso/test/risc_v_test.gds -mapFile /CMC/kits/cadence/GPDK045/gpdk045_v_6_0/soce/streamOut.map -libName risc_v_Pad_Frame -structureName risc_v_Pad_Frame -units 2000 -mode ALL
[11/29 23:57:57     77s] Parse flat map file...
[11/29 23:57:57     77s] Writing GDSII file ...
[11/29 23:57:57     77s] Library name 'risc_v_Pad_Frame' is too long(>16) in gdWriteLibName.
[11/29 23:57:57     77s] 	****** db unit per micron = 2000 ******
[11/29 23:57:57     77s] 	****** output gds2 file unit per micron = 2000 ******
[11/29 23:57:57     77s] 	****** unit scaling factor = 1 ******
[11/29 23:57:57     77s] Output for instance
[11/29 23:57:57     77s] Output for bump
[11/29 23:57:57     77s] Output for physical terminals
[11/29 23:57:57     77s] Output for logical terminals
[11/29 23:57:57     77s] Output for regular nets
[11/29 23:57:57     77s] Output for special nets and metal fills
[11/29 23:57:57     77s] Output for via structure generation total number 43
[11/29 23:57:58     77s] Statistics for GDS generated (version 3)
[11/29 23:57:58     77s] ----------------------------------------
[11/29 23:57:58     77s] Stream Out Layer Mapping Information:
[11/29 23:57:58     77s] GDS Layer Number          GDS Layer Name
[11/29 23:57:58     77s] ----------------------------------------
[11/29 23:57:58     77s]     235                          DIEAREA
[11/29 23:57:58     77s]     42                            Metal9
[11/29 23:57:58     77s]     41                              Via8
[11/29 23:57:58     77s]     40                            Metal8
[11/29 23:57:58     77s]     39                              Via7
[11/29 23:57:58     77s]     38                            Metal7
[11/29 23:57:58     77s]     37                              Via6
[11/29 23:57:58     77s]     35                            Metal6
[11/29 23:57:58     77s]     34                              Via5
[11/29 23:57:58     77s]     33                            Metal5
[11/29 23:57:58     77s]     10                              Via2
[11/29 23:57:58     77s]     9                             Metal2
[11/29 23:57:58     77s]     7                             Metal1
[11/29 23:57:58     77s]     31                            Metal4
[11/29 23:57:58     77s]     11                            Metal3
[11/29 23:57:58     77s]     8                               Via1
[11/29 23:57:58     77s]     30                              Via3
[11/29 23:57:58     77s]     32                              Via4
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Stream Out Information Processed for GDS version 3:
[11/29 23:57:58     77s] Units: 2000 DBU
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Object                             Count
[11/29 23:57:58     77s] ----------------------------------------
[11/29 23:57:58     77s] Instances                           3923
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Ports/Pins                             0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Nets                               12773
[11/29 23:57:58     77s]     metal layer Metal1                73
[11/29 23:57:58     77s]     metal layer Metal2              6787
[11/29 23:57:58     77s]     metal layer Metal3              4743
[11/29 23:57:58     77s]     metal layer Metal4              1170
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s]     Via Instances                  11820
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Special Nets                         434
[11/29 23:57:58     77s]     metal layer Metal1               391
[11/29 23:57:58     77s]     metal layer Metal2                10
[11/29 23:57:58     77s]     metal layer Metal3                 6
[11/29 23:57:58     77s]     metal layer Metal4                14
[11/29 23:57:58     77s]     metal layer Metal5                 1
[11/29 23:57:58     77s]     metal layer Metal8                12
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s]     Via Instances                   5874
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Metal Fills                            0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s]     Via Instances                      0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Metal FillOPCs                         0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s]     Via Instances                      0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Metal FillDRCs                         0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s]     Via Instances                      0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Text                                   0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Blockages                              0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Custom Text                            0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Custom Box                             0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] Trim Metal                             0
[11/29 23:57:58     77s] 
[11/29 23:57:58     77s] ######Streamout is finished!
[11/30 00:56:19    530s] 
[11/30 00:56:19    530s] *** Memory Usage v#1 (Current mem = 1372.133M, initial mem = 311.355M) ***
[11/30 00:56:19    530s] 
[11/30 00:56:19    530s] *** Summary of all messages that are not suppressed in this session:
[11/30 00:56:19    530s] Severity  ID               Count  Summary                                  
[11/30 00:56:19    530s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/30 00:56:19    530s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/30 00:56:19    530s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/30 00:56:19    530s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/30 00:56:19    530s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/30 00:56:19    530s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/30 00:56:19    530s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/30 00:56:19    530s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/30 00:56:19    530s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[11/30 00:56:19    530s] WARNING   IMPCCOPT-2332        1  The property %s is deprecated. It still ...
[11/30 00:56:19    530s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/30 00:56:19    530s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/30 00:56:19    530s] *** Message Summary: 122 warning(s), 0 error(s)
[11/30 00:56:19    530s] 
[11/30 00:56:19    530s] --- Ending "Innovus" (totcpu=0:08:52, real=1:01:24, mem=1372.1M) ---
