begin block
  name transpFIFO_1_1_32_32_2_I60_J36_R2_C4_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X50Y178:SLICE_X55Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 7
    type input clock local
    maxdelay 0.000
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Empty_reg/C SLICE_X50Y178 SLICE_X50Y178/CLK1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Full_reg/C SLICE_X50Y178 SLICE_X50Y178/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Head_reg[0]/C SLICE_X50Y178 SLICE_X50Y178/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Tail_reg[0]/C SLICE_X50Y178 SLICE_X50Y178/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMH/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMH_D1/CLK SLICE_X53Y179 SLICE_X53Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMH/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMH_D1/CLK SLICE_X54Y179 SLICE_X54Y179/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA_D1/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB_D1/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMC/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMC_D1/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMD/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMD_D1/CLK SLICE_X53Y178 SLICE_X53Y178/LCLK
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.165
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][0]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/D4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA/I SLICE_X53Y179 SLICE_X53Y179/A_I
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.185
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][10]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/D2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF/I SLICE_X53Y179 SLICE_X53Y179/F_I
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.081
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][11]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/C5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF_D1/I SLICE_X53Y179 SLICE_X53Y179/FX
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.225
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][12]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/C2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG/I SLICE_X53Y179 SLICE_X53Y179/G_I
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.153
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][13]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/H3
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG_D1/I SLICE_X53Y179 SLICE_X53Y179/GX
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.186
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][14]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/G2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA/I SLICE_X54Y179 SLICE_X54Y179/A_I
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.170
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][15]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/G4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA_D1/I SLICE_X54Y179 SLICE_X54Y179/AX
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.220
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][16]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/H2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB/I SLICE_X54Y179 SLICE_X54Y179/B_I
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.227
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][17]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/H1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB_D1/I SLICE_X54Y179 SLICE_X54Y179/BX
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][18]_INST_0/I1 SLICE_X52Y178 SLICE_X52Y178/D4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC/I SLICE_X54Y179 SLICE_X54Y179/C_I
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.184
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][19]_INST_0/I1 SLICE_X52Y178 SLICE_X52Y178/D3
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC_D1/I SLICE_X54Y179 SLICE_X54Y179/CX
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.220
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][1]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/H2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA_D1/I SLICE_X53Y179 SLICE_X53Y179/AX
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.221
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][20]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/D1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD/I SLICE_X54Y179 SLICE_X54Y179/D_I
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][21]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/C4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD_D1/I SLICE_X54Y179 SLICE_X54Y179/DX
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.120
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][22]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/D5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME/I SLICE_X54Y179 SLICE_X54Y179/E_I
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.225
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][23]_INST_0/I1 SLICE_X55Y179 SLICE_X55Y179/C2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME_D1/I SLICE_X54Y179 SLICE_X54Y179/EX
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.221
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][24]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/D1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF/I SLICE_X54Y179 SLICE_X54Y179/F_I
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.150
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][25]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/C3
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF_D1/I SLICE_X54Y179 SLICE_X54Y179/FX
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.170
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][26]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/C4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG/I SLICE_X54Y179 SLICE_X54Y179/G_I
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.165
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][27]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/D4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG_D1/I SLICE_X54Y179 SLICE_X54Y179/GX
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.134
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][28]_INST_0/I1 SLICE_X53Y178 SLICE_X53Y178/D4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA/I SLICE_X53Y178 SLICE_X53Y178/E_I
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.140
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][29]_INST_0/I1 SLICE_X53Y178 SLICE_X53Y178/D5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA_D1/I SLICE_X53Y178 SLICE_X53Y178/EX
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.149
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][2]_INST_0/I1 SLICE_X53Y178 SLICE_X53Y178/C3
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB/I SLICE_X53Y179 SLICE_X53Y179/B_I
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.242
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][30]_INST_0/I1 SLICE_X53Y178 SLICE_X53Y178/C2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB/I SLICE_X53Y178 SLICE_X53Y178/F_I
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.138
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][31]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/B4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB_D1/I SLICE_X53Y178 SLICE_X53Y178/FX
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.152
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][3]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/A3
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB_D1/I SLICE_X53Y179 SLICE_X53Y179/BX
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.134
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][4]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/B5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC/I SLICE_X53Y179 SLICE_X53Y179/C_I
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.173
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][5]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/A4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC_D1/I SLICE_X53Y179 SLICE_X53Y179/CX
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.188
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][6]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/B2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD/I SLICE_X53Y179 SLICE_X53Y179/D_I
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.137
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][7]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/A4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD_D1/I SLICE_X53Y179 SLICE_X53Y179/DX
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.228
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][8]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/A2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME/I SLICE_X53Y179 SLICE_X53Y179/E_I
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.263
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][9]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/B1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME_D1/I SLICE_X53Y179 SLICE_X53Y179/EX
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 1.037
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo_i_1/I1 SLICE_X50Y179 SLICE_X50Y179/D2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/readyArray[0]_INST_0/I1 SLICE_X50Y178 SLICE_X50Y178/G6
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31_i_1/I0 SLICE_X50Y178 SLICE_X50Y178/A4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Tail[0]_i_1/I0 SLICE_X50Y178 SLICE_X50Y178/C5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/readyArray[0]_INST_0/I0 SLICE_X50Y178 SLICE_X50Y178/A4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Empty_i_1/I1 SLICE_X50Y178 SLICE_X50Y178/D1
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Head[0]_i_1/I1 SLICE_X50Y178 SLICE_X50Y178/B4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Empty_i_2/I2 SLICE_X50Y178 SLICE_X50Y178/C5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Full_i_1/I5 SLICE_X50Y178 SLICE_X50Y178/H6
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.983
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo_i_1/I0 SLICE_X50Y179 SLICE_X50Y179/D4
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/validArray[0]_INST_0/I0 SLICE_X50Y179 SLICE_X50Y179/D4
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 5
    type input signal
    maxdelay 0.638
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Memory_reg_0_1_28_31_i_1/I3 SLICE_X50Y178 SLICE_X50Y178/A5
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Empty_i_1/I5 SLICE_X50Y178 SLICE_X50Y178/D6
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Full_reg/R SLICE_X50Y178 SLICE_X50Y178/SRST2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Head_reg[0]/R SLICE_X50Y178 SLICE_X50Y178/SRST2
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/fifo/Tail_reg[0]/R SLICE_X50Y178 SLICE_X50Y178/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 1.090
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][0]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 1.174
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][10]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 1.124
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][11]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 1.120
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][12]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 0.974
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][13]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 1.185
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][14]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 1.269
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][15]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 1.301
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][16]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 1.074
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][17]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 1.329
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][18]_INST_0/O SLICE_X52Y178 SLICE_X52Y178/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 1.407
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][19]_INST_0/O SLICE_X52Y178 SLICE_X52Y178/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 1.171
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][1]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 1.306
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][20]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 1.212
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][21]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 1.053
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][22]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 1.083
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][23]_INST_0/O SLICE_X55Y179 SLICE_X55Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 1.311
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][24]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 1.218
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][25]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 1.294
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][26]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 1.389
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][27]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 1.232
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][28]_INST_0/O SLICE_X53Y178 SLICE_X53Y178/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 1.234
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][29]_INST_0/O SLICE_X53Y178 SLICE_X53Y178/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 0.937
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][2]_INST_0/O SLICE_X53Y178 SLICE_X53Y178/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 1.412
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][30]_INST_0/O SLICE_X53Y178 SLICE_X53Y178/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 1.132
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][31]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.952
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][3]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 1.302
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][4]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 1.081
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][5]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 1.198
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][6]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 1.335
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][7]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 1.299
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][8]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 1.257
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/dataOutArray[0][9]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/BMUX
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.932
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/readyArray[0]_INST_0/O SLICE_X50Y178 SLICE_X50Y178/GMUX SLICE_X50Y178/G_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.447
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J36_R2_C4_cell/transpFIFO/validArray[0]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/D_O
    end connections
  end output

end block
