{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:06:12 2018 " "Processing started: Wed Jan 03 21:06:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 151044094 -c project02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_85c_slow.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_85c_slow.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_0c_slow.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_0c_slow.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_min_1200mv_0c_fast.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_min_1200mv_0c_fast.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_85c_v_slow.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_85c_v_slow.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_0c_v_slow.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_0c_v_slow.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_min_1200mv_0c_v_fast.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_min_1200mv_0c_v_fast.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_v.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_v.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:06:13 2018 " "Processing ended: Wed Jan 03 21:06:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""}
