INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_9/project_9.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_9/project_9.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_9/project_9.srcs/sim_1/new/test_ram_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_tb
