 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : xed_encoder_10
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:53:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: chip1_data[0] (input port)
  Endpoint: chip1_crc[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip1_data[0] (in)                       0.00       0.00 r
  crc1/data_in[0] (crc_atm_8bit_9)         0.00       0.00 r
  crc1/U200/X (SAEDRVT14_EN4_4)            0.03       0.03 r
  crc1/crc_out[2] (crc_atm_8bit_9)         0.00       0.03 r
  chip1_crc[2] (out)                       0.00       0.03 r
  data arrival time                                   0.03
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip2_data[0] (input port)
  Endpoint: chip2_crc[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip2_data[0] (in)                       0.00       0.00 r
  crc2/data_in[0] (crc_atm_8bit_8)         0.00       0.00 r
  crc2/U172/X (SAEDRVT14_EN4_4)            0.03       0.03 r
  crc2/crc_out[2] (crc_atm_8bit_8)         0.00       0.03 r
  chip2_crc[2] (out)                       0.00       0.03 r
  data arrival time                                   0.03
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip5_data[0] (input port)
  Endpoint: chip5_crc[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip5_data[0] (in)                       0.00       0.00 r
  crc5/data_in[0] (crc_atm_8bit_5)         0.00       0.00 r
  crc5/U157/X (SAEDRVT14_EN4_4)            0.03       0.03 r
  crc5/crc_out[2] (crc_atm_8bit_5)         0.00       0.03 r
  chip5_crc[2] (out)                       0.00       0.03 r
  data arrival time                                   0.03
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip6_data[0] (input port)
  Endpoint: chip6_crc[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip6_data[0] (in)                       0.00       0.00 r
  crc6/data_in[0] (crc_atm_8bit_4)         0.00       0.00 r
  crc6/U177/X (SAEDRVT14_EN4_4)            0.03       0.03 r
  crc6/crc_out[2] (crc_atm_8bit_4)         0.00       0.03 r
  chip6_crc[2] (out)                       0.00       0.03 r
  data arrival time                                   0.03
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip1_data[0] (input port)
  Endpoint: chip1_crc[1]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip1_data[0] (in)                       0.00       0.00 f
  crc1/data_in[0] (crc_atm_8bit_9)         0.00       0.00 f
  crc1/U38/X (SAEDRVT14_EN2_4)             0.02       0.02 f
  crc1/U39/X (SAEDRVT14_INV_12)            0.01       0.03 r
  crc1/U4/X (SAEDRVT14_EN2_4)              0.02       0.05 r
  crc1/crc_out[1] (crc_atm_8bit_9)         0.00       0.05 r
  chip1_crc[1] (out)                       0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip4_data[0] (input port)
  Endpoint: chip4_crc[0]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip4_data[0] (in)                       0.00       0.00 f
  crc4/data_in[0] (crc_atm_8bit_6)         0.00       0.00 f
  crc4/U63/X (SAEDRVT14_EN2_4)             0.02       0.02 f
  crc4/U3/X (SAEDRVT14_INV_12)             0.01       0.03 r
  crc4/U164/X (SAEDRVT14_EN2_4)            0.02       0.05 r
  crc4/crc_out[0] (crc_atm_8bit_6)         0.00       0.05 r
  chip4_crc[0] (out)                       0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip7_data[0] (input port)
  Endpoint: chip7_crc[1]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip7_data[0] (in)                       0.00       0.00 f
  crc7/data_in[0] (crc_atm_8bit_3)         0.00       0.00 f
  crc7/U116/X (SAEDRVT14_EN2_4)            0.02       0.02 f
  crc7/U109/X (SAEDRVT14_INV_12)           0.01       0.03 r
  crc7/U157/X (SAEDRVT14_EN2_4)            0.02       0.05 r
  crc7/crc_out[1] (crc_atm_8bit_3)         0.00       0.05 r
  chip7_crc[1] (out)                       0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip7_data[0] (input port)
  Endpoint: chip7_crc[0]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip7_data[0] (in)                       0.00       0.00 f
  crc7/data_in[0] (crc_atm_8bit_3)         0.00       0.00 f
  crc7/U116/X (SAEDRVT14_EN2_4)            0.02       0.02 f
  crc7/U109/X (SAEDRVT14_INV_12)           0.01       0.03 r
  crc7/U156/X (SAEDRVT14_EN2_4)            0.02       0.05 r
  crc7/crc_out[0] (crc_atm_8bit_3)         0.00       0.05 r
  chip7_crc[0] (out)                       0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip6_data[7] (input port)
  Endpoint: chip6_crc[7]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip6_data[7] (in)                       0.00       0.00 f
  crc6/data_in[7] (crc_atm_8bit_4)         0.00       0.00 f
  crc6/U52/X (SAEDRVT14_EN3_3)             0.03       0.03 f
  crc6/U9/X (SAEDRVT14_EN2_4)              0.03       0.06 f
  crc6/crc_out[7] (crc_atm_8bit_4)         0.00       0.06 f
  chip6_crc[7] (out)                       0.00       0.06 f
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: chip0_data[0] (input port)
  Endpoint: chip0_crc[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  xed_encoder_10     16000                 saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  chip0_data[0] (in)                       0.00       0.00 r
  crc0/data_in[0] (crc_atm_8bit_0)         0.00       0.00 r
  crc0/U14/X (SAEDRVT14_INV_S_20)          0.00       0.00 f
  crc0/U13/X (SAEDRVT14_EN3_3)             0.03       0.03 r
  crc0/U254/X (SAEDRVT14_EN2_4)            0.02       0.06 r
  crc0/crc_out[2] (crc_atm_8bit_0)         0.00       0.06 r
  chip0_crc[2] (out)                       0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


1
