#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 30 12:25:08 2022
# Process ID: 18616
# Current directory: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18124 C:\Users\27340\Desktop\Composition-principle-and-assembly-Team\Composition-principle-and-assembly-Team\teach_soc\teach_soc.xpr
# Log file: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/vivado.log
# Journal file: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc'
INFO: [Project 1-313] Project file moved from 'D:/code/vivado/senior_curriculum/Composition-principle-and-assembly-Team/teach_soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 922.754 ; gain = 238.613
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newInterface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/SwTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/addTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/non.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_BEQ.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_branch.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Interface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newBeeInterface.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/dmemreq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemreq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/ex2mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex2mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/id2ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id2ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/if2id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if2id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2458] undeclared symbol size, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v:56]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mem2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'MemWidthD' is already declared [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:154]
WARNING: [VRFC 10-3703] second declaration of 'MemWidthD' ignored [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol data_req, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:677]
INFO: [VRFC 10-2458] undeclared symbol data_addr_ok, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:678]
INFO: [VRFC 10-2458] undeclared symbol data_data_ok, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:679]
INFO: [VRFC 10-2458] undeclared symbol data_size, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:697]
INFO: [VRFC 10-2458] undeclared symbol HiInW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:742]
INFO: [VRFC 10-2458] undeclared symbol LoInW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:743]
INFO: [VRFC 10-2458] undeclared symbol HiLoWriteW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:758]
INFO: [VRFC 10-2458] undeclared symbol TransIAddrF, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:796]
INFO: [VRFC 10-2458] undeclared symbol TransDAddrE, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:799]
WARNING: [VRFC 10-2938] 'TransIAddrF' is already implicitly declared on line 796 [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:812]
WARNING: [VRFC 10-2938] 'TransDAddrE' is already implicitly declared on line 799 [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:813]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/pc2if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc2if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1078.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'size' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'HiInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'LoInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:743]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc2if
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if2id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.br
Compiling module xil_defaultlib.id2ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ex2mem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.dmemreq
Compiling module xil_defaultlib.mem2wb
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/resetn was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_cu/instr was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_pc2if/PC_next was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_pc2if/PCF was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/inst_sram_addr was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/inst_sram_rdata was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_br/rs was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_br/rt was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_br/branch was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_br/exe was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/_br/result was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.teach_soc_top_u.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.teach_soc_top_u.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1078.875 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newInterface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/SwTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/addTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/non.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_BEQ.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_branch.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Interface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newBeeInterface.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'size' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'HiInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'LoInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:743]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.teach_soc_top_u.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.teach_soc_top_u.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newInterface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/SwTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/addTest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/non.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_BEQ.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Test_branch.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/Interface.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim/newBeeInterface.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/dmemreq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemreq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/ex2mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex2mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/id2ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id2ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/if2id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if2id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2458] undeclared symbol size, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v:56]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/imem.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mem2wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'MemWidthD' is already declared [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:154]
WARNING: [VRFC 10-3703] second declaration of 'MemWidthD' ignored [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol data_req, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:677]
INFO: [VRFC 10-2458] undeclared symbol data_addr_ok, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:678]
INFO: [VRFC 10-2458] undeclared symbol data_data_ok, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:679]
INFO: [VRFC 10-2458] undeclared symbol data_size, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:697]
INFO: [VRFC 10-2458] undeclared symbol HiInW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:742]
INFO: [VRFC 10-2458] undeclared symbol LoInW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:743]
INFO: [VRFC 10-2458] undeclared symbol HiLoWriteW, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:758]
INFO: [VRFC 10-2458] undeclared symbol TransIAddrF, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:796]
INFO: [VRFC 10-2458] undeclared symbol TransDAddrE, assumed default net type wire [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:799]
WARNING: [VRFC 10-2938] 'TransIAddrF' is already implicitly declared on line 796 [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:812]
WARNING: [VRFC 10-2938] 'TransDAddrE' is already implicitly declared on line 799 [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:813]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/pc2if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc2if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.355 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'size' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'HiInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'LoInW' [C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/core/mycpu_top.v:743]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc2if
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if2id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.br
Compiling module xil_defaultlib.id2ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ex2mem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.dmemreq
Compiling module xil_defaultlib.mem2wb
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.teach_soc_top_u.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.teach_soc_top_u.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1084.355 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug 30 12:33:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1/runme.log
[Tue Aug 30 12:33:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.730 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/teach_soc_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/teach_soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Aug 30 12:37:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1/runme.log
[Tue Aug 30 12:37:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2603.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 3284.305 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 3284.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3284.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3417.059 ; gain = 1052.035
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/teach_soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/teach_soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Aug 30 12:45:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/synth_1/runme.log
[Tue Aug 30 12:45:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/27340/Desktop/Composition-principle-and-assembly-Team/Composition-principle-and-assembly-Team/teach_soc/teach_soc.runs/impl_1/teach_soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 12:49:53 2022...
