{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610326190871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610326190871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 04:19:50 2021 " "Processing started: Mon Jan 11 04:19:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610326190871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326190871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cosinus -c Cosinus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326190872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610326191411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610326191411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cosinus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cosinus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cosinus " "Found entity 1: Cosinus" {  } { { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326208523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cosinus " "Elaborating entity \"Cosinus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610326208604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controler.sv 1 1 " "Using design file controler.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Found entity 1: Controler" {  } { { "controler.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/controler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610326208621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler Controler:controler " "Elaborating entity \"Controler\" for hierarchy \"Controler:controler\"" {  } { { "Cosinus.sv" "controler" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert Invert datapath.sv(104) " "Verilog HDL Declaration information at datapath.sv(104): object \"invert\" differs only in case from object \"Invert\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610326208634 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux datapath.sv " "Entity \"Mux\" obtained from \"datapath.sv\" instead of from Quartus Prime megafunction library" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 89 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1610326208635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.sv 10 10 " "Using design file datapath.sv, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyData " "Found entity 2: MyData" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mult " "Found entity 4: Mult" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reg " "Found entity 5: Reg" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "6 RegWithInit1 " "Found entity 6: RegWithInit1" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux " "Found entity 7: Mux" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "8 Cmp " "Found entity 8: Cmp" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "9 Inverter " "Found entity 9: Inverter" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder " "Found entity 10: Adder" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610326208635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:data_path\"" {  } { { "Cosinus.sv" "data_path" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyData DataPath:data_path\|MyData:my_data " "Elaborating entity \"MyData\" for hierarchy \"DataPath:data_path\|MyData:my_data\"" {  } { { "datapath.sv" "my_data" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter DataPath:data_path\|MyData:my_data\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Counter:counter\"" {  } { { "datapath.sv" "counter" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610326208662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom DataPath:data_path\|MyData:my_data\|Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\"" {  } { { "datapath.sv" "rom" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataPath.hex " "Parameter \"init_file\" = \"DataPath.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326208721 ""}  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610326208721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5a1 " "Found entity 1: altsyncram_g5a1" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/altsyncram_g5a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326208792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326208792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5a1 DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated " "Elaborating entity \"altsyncram_g5a1\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux DataPath:data_path\|Mux:mux " "Elaborating entity \"Mux\" for hierarchy \"DataPath:data_path\|Mux:mux\"" {  } { { "datapath.sv" "mux" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208819 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_rom datapath.sv(94) " "Verilog HDL Always Construct warning at datapath.sv(94): variable \"in_rom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1610326208820 "|Cosinus|DataPath:data_path|Mux:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_x datapath.sv(96) " "Verilog HDL Always Construct warning at datapath.sv(96): variable \"in_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1610326208820 "|Cosinus|DataPath:data_path|Mux:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult DataPath:data_path\|Mult:mult1 " "Elaborating entity \"Mult\" for hierarchy \"DataPath:data_path\|Mult:mult1\"" {  } { { "datapath.sv" "mult1" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg DataPath:data_path\|Reg:reg_x " "Elaborating entity \"Reg\" for hierarchy \"DataPath:data_path\|Reg:reg_x\"" {  } { { "datapath.sv" "reg_x" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter DataPath:data_path\|Inverter:inverter " "Elaborating entity \"Inverter\" for hierarchy \"DataPath:data_path\|Inverter:inverter\"" {  } { { "datapath.sv" "inverter" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cmp DataPath:data_path\|Cmp:cmp " "Elaborating entity \"Cmp\" for hierarchy \"DataPath:data_path\|Cmp:cmp\"" {  } { { "datapath.sv" "cmp" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegWithInit1 DataPath:data_path\|RegWithInit1:reg_tmp " "Elaborating entity \"RegWithInit1\" for hierarchy \"DataPath:data_path\|RegWithInit1:reg_tmp\"" {  } { { "datapath.sv" "reg_tmp" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder DataPath:data_path\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"DataPath:data_path\|Adder:adder\"" {  } { { "datapath.sv" "adder" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326208835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DataPath:data_path\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DataPath:data_path\|Mult:mult2\|Mult0\"" {  } { { "datapath.sv" "Mult0" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209415 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DataPath:data_path\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DataPath:data_path\|Mult:mult1\|Mult0\"" {  } { { "datapath.sv" "Mult0" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209415 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610326209415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\"" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326209464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209464 ""}  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610326209464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_igt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_igt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_igt " "Found entity 1: mult_igt" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326209533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326209533 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 2 " "Used 2 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 2 2 " "Used 2 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1610326209585 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610326209585 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block output node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1 " "DSP block multiplier node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block output node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1 " "DSP block multiplier node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209585 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1610326209585 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610326209585 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1610326209585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326209665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209665 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610326209665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_c2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_c2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_c2h1 " "Found entity 1: mac_mult_c2h1" {  } { { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326209728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326209728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ul " "Found entity 1: mult_4ul" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326209791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326209791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326209922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610326209922 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610326209922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_ev82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_ev82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_ev82 " "Found entity 1: mac_out_ev82" {  } { { "db/mac_out_ev82.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_out_ev82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610326209977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326209977 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610326210040 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1610326210040 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1610326210040 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "380 " "Ignored 380 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "20 " "Ignored 20 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1610326210156 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "360 " "Ignored 360 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1610326210156 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1610326210156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610326210630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610326211118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.map.smsg " "Generated suppressed messages file D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326211313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610326211564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610326211564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "381 " "Implemented 381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610326211713 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610326211713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610326211713 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610326211713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610326211713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610326211769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 04:20:11 2021 " "Processing ended: Mon Jan 11 04:20:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610326211769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610326211769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610326211769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610326211769 ""}
