{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/AXI_Peripheral|/CLK_AXI|/AD9364|/AD9361_CTRL|/SPI_MOD|/Control_from_SOM_0|/Current_turning_off_0|",
   "PinnedPorts":"AXI_RX_CLK_OUT|AXI_RX_DATA_OUT|AXI_TX_CLK_IN|AXI_TX_DATA_IN|FPGA_REF_40MHZ|ad9361_EN_1|ad9361_EN_2|ad9361_EN_3|ad9361_TXNRX_1|ad9361_TXNRX_2|ad9361_TXNRX_3|ad9364_EN|ad9364_TXNRX|ad9361_RESET_1|ad9361_RESET_2|ad9361_RESET_3|ad9364_RESET|ad9361_SPI_CS_3|ad9361_SPI_CLK_3|ad9361_SPI_DI_3|ad9361_SPI_CLK_1|ad9361_SPI_CS_1|ad9361_SPI_DI_1|ad9361_SPI_CLK_2|ad9361_SPI_CS_2|ad9361_SPI_DI_2|ad9364_SPI_CLK|ad9364_SPI_CS|ad9364_SPI_DI|ad9361_DCLK_1_P|ad9361_DCLK_1_N|ad9361_DCLK_2_N|ad9361_DCLK_2_P|ad9361_DCLK_3_N|ad9364_DCLK_P|ad9364_DCLK_N|ad9361_RX_FRAME1_P|ad9361_RX_FRAME1_N|ad9361_RX_FRAME2_P|ad9361_RX_FRAME2_N|ad9361_RX_FRAME3_P|ad9364_RX_FRAME_P|ad9361_RX_FRAME3_N|ad9364_RX_FRAME_N|ad9361_1_P1_P|ad9361_1_P1_N|ad9361_2_P1_N|ad9361_2_P1_P|ad9361_3_P1_N|ad9361_3_P1_P|ad9364_P1_N|ad9364_P1_P|ad9361_DCLK_3_P|ad9364_SPI_DO|ad9361_SPI_DO_3|ad9361_SPI_DO_1|ad9361_SPI_DO_2|ad9361_FB_CLK_1_P|ad9361_FB_CLK_1_N|ad9361_TX_FRAME1_N|ad9361_TX_FRAME1_P|ad9361_FB_CLK_2_N|ad9361_FB_CLK_2_P|ad9361_FB_CLK_3_N|ad9361_FB_CLK_3_P|ad9364_FB_CLK_N|ad9364_FB_CLK_P|ad9361_TX_FRAME2_N|ad9361_TX_FRAME2_P|ad9361_TX_FRAME3_N|ad9364_TX_FRAME_N|ad9361_TX_FRAME3_P|ad9364_TX_FRAME_P|ad9361_1_P0_N|ad9361_1_P0_P|ad9361_2_P0_N|ad9361_2_P0_P|ad9361_3_P0_N|ad9361_3_P0_P|ad9364_P0_N|ad9364_P0_P|ad9361_EN_AGC_2|ad9361_EN_AGC_3|ad9361_EN_AGC_1|ad9364_EN_AGC|PIN_1|PIN_2|LED3|LED2|LED1|fpga_28v_en_link1|fpga_28v_en_link2|fpga_28v_en_service1|fpga_28v_en_service2|fpga_28v_en_service3|fpga_28v_en_service4|fpga_5v_en_link|spi_cs_n_0|spi_sclk_0|spi_mosi_0|spi_cs_n_1|spi_sclk_1|spi_mosi_1|som_28v_en_link1|som_28v_en_link2|som_28v_en_service1|som_28v_en_service2|som_28v_en_service3|som_28v_en_service4|som_5v_en_link|spi_miso_0|spi_miso_1|PIN_0|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port AXI_RX_CLK_OUT -pg 1 -lvl 8 -x 11220 -y 800 -defaultsOSRD
preplace port AXI_TX_CLK_IN -pg 1 -lvl 0 -x -130 -y 1280 -defaultsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x -130 -y 1790 -defaultsOSRD
preplace port ad9361_EN_3 -pg 1 -lvl 8 -x 11220 -y 880 -defaultsOSRD
preplace port ad9361_TXNRX_3 -pg 1 -lvl 8 -x 11220 -y 860 -defaultsOSRD
preplace port ad9364_EN -pg 1 -lvl 8 -x 11220 -y 1830 -defaultsOSRD
preplace port ad9364_TXNRX -pg 1 -lvl 8 -x 11220 -y 1850 -defaultsOSRD
preplace port ad9361_SPI_CLK_3 -pg 1 -lvl 8 -x 11220 -y 580 -defaultsOSRD
preplace port ad9361_SPI_DI_3 -pg 1 -lvl 8 -x 11220 -y 740 -defaultsOSRD
preplace port ad9361_SPI_CLK_1 -pg 1 -lvl 8 -x 11220 -y 540 -defaultsOSRD
preplace port ad9361_SPI_DI_1 -pg 1 -lvl 8 -x 11220 -y 680 -defaultsOSRD
preplace port ad9361_SPI_CLK_2 -pg 1 -lvl 8 -x 11220 -y 560 -defaultsOSRD
preplace port ad9361_SPI_DI_2 -pg 1 -lvl 8 -x 11220 -y 700 -defaultsOSRD
preplace port ad9364_SPI_CLK -pg 1 -lvl 8 -x 11220 -y 600 -defaultsOSRD
preplace port ad9364_SPI_DI -pg 1 -lvl 8 -x 11220 -y 720 -defaultsOSRD
preplace port ad9361_DCLK_1_P -pg 1 -lvl 0 -x -130 -y 1250 -defaultsOSRD
preplace port ad9361_DCLK_1_N -pg 1 -lvl 0 -x -130 -y 1090 -defaultsOSRD
preplace port ad9361_DCLK_2_N -pg 1 -lvl 0 -x -130 -y 970 -defaultsOSRD
preplace port ad9361_DCLK_2_P -pg 1 -lvl 0 -x -130 -y 930 -defaultsOSRD
preplace port ad9361_DCLK_3_N -pg 1 -lvl 0 -x -130 -y 1150 -defaultsOSRD
preplace port ad9364_DCLK_P -pg 1 -lvl 0 -x -130 -y 1900 -defaultsOSRD
preplace port ad9364_DCLK_N -pg 1 -lvl 0 -x -130 -y 1920 -defaultsOSRD
preplace port ad9361_RX_FRAME1_P -pg 1 -lvl 0 -x -130 -y 1110 -defaultsOSRD
preplace port ad9361_RX_FRAME1_N -pg 1 -lvl 0 -x -130 -y 990 -defaultsOSRD
preplace port ad9361_RX_FRAME2_P -pg 1 -lvl 0 -x -130 -y 950 -defaultsOSRD
preplace port ad9361_RX_FRAME2_N -pg 1 -lvl 0 -x -130 -y 1170 -defaultsOSRD
preplace port ad9361_RX_FRAME3_P -pg 1 -lvl 0 -x -130 -y 1130 -defaultsOSRD
preplace port ad9364_RX_FRAME_P -pg 1 -lvl 0 -x -130 -y 1940 -defaultsOSRD
preplace port ad9361_RX_FRAME3_N -pg 1 -lvl 0 -x -130 -y 1010 -defaultsOSRD
preplace port ad9364_RX_FRAME_N -pg 1 -lvl 0 -x -130 -y 1960 -defaultsOSRD
preplace port ad9361_DCLK_3_P -pg 1 -lvl 0 -x -130 -y 1520 -defaultsOSRD
preplace port ad9364_SPI_DO -pg 1 -lvl 0 -x -130 -y 610 -defaultsOSRD
preplace port ad9361_SPI_DO_3 -pg 1 -lvl 0 -x -130 -y 690 -defaultsOSRD
preplace port ad9361_SPI_DO_1 -pg 1 -lvl 0 -x -130 -y 650 -defaultsOSRD
preplace port ad9361_SPI_DO_2 -pg 1 -lvl 0 -x -130 -y 670 -defaultsOSRD
preplace port ad9361_FB_CLK_1_P -pg 1 -lvl 8 -x 11220 -y 900 -defaultsOSRD
preplace port ad9361_FB_CLK_1_N -pg 1 -lvl 8 -x 11220 -y 920 -defaultsOSRD
preplace port ad9361_TX_FRAME1_N -pg 1 -lvl 8 -x 11220 -y 960 -defaultsOSRD
preplace port ad9361_TX_FRAME1_P -pg 1 -lvl 8 -x 11220 -y 940 -defaultsOSRD
preplace port ad9361_FB_CLK_2_N -pg 1 -lvl 8 -x 11220 -y 1000 -defaultsOSRD
preplace port ad9361_FB_CLK_2_P -pg 1 -lvl 8 -x 11220 -y 980 -defaultsOSRD
preplace port ad9361_FB_CLK_3_N -pg 1 -lvl 8 -x 11220 -y 1080 -defaultsOSRD
preplace port ad9361_FB_CLK_3_P -pg 1 -lvl 8 -x 11220 -y 1060 -defaultsOSRD
preplace port ad9364_FB_CLK_N -pg 1 -lvl 8 -x 11220 -y 1890 -defaultsOSRD
preplace port ad9364_FB_CLK_P -pg 1 -lvl 8 -x 11220 -y 1870 -defaultsOSRD
preplace port ad9361_TX_FRAME2_N -pg 1 -lvl 8 -x 11220 -y 1040 -defaultsOSRD
preplace port ad9361_TX_FRAME2_P -pg 1 -lvl 8 -x 11220 -y 1020 -defaultsOSRD
preplace port ad9361_TX_FRAME3_N -pg 1 -lvl 8 -x 11220 -y 1120 -defaultsOSRD
preplace port ad9364_TX_FRAME_N -pg 1 -lvl 8 -x 11220 -y 1930 -defaultsOSRD
preplace port ad9361_TX_FRAME3_P -pg 1 -lvl 8 -x 11220 -y 1100 -defaultsOSRD
preplace port ad9364_TX_FRAME_P -pg 1 -lvl 8 -x 11220 -y 1910 -defaultsOSRD
preplace port PIN_1 -pg 1 -lvl 8 -x 11220 -y 3050 -defaultsOSRD
preplace port PIN_2 -pg 1 -lvl 8 -x 11220 -y 3110 -defaultsOSRD
preplace port fpga_28v_en_link1 -pg 1 -lvl 8 -x 11220 -y 2130 -defaultsOSRD
preplace port fpga_28v_en_link2 -pg 1 -lvl 8 -x 11220 -y 2150 -defaultsOSRD
preplace port fpga_28v_en_service1 -pg 1 -lvl 8 -x 11220 -y 2170 -defaultsOSRD
preplace port fpga_28v_en_service2 -pg 1 -lvl 8 -x 11220 -y 2190 -defaultsOSRD
preplace port fpga_28v_en_service3 -pg 1 -lvl 8 -x 11220 -y 2210 -defaultsOSRD
preplace port fpga_28v_en_service4 -pg 1 -lvl 8 -x 11220 -y 2230 -defaultsOSRD
preplace port fpga_5v_en_link -pg 1 -lvl 8 -x 11220 -y 2250 -defaultsOSRD
preplace port spi_cs_n_0 -pg 1 -lvl 8 -x 11220 -y 2270 -defaultsOSRD
preplace port spi_sclk_0 -pg 1 -lvl 8 -x 11220 -y 2290 -defaultsOSRD
preplace port spi_mosi_0 -pg 1 -lvl 8 -x 11220 -y 2310 -defaultsOSRD
preplace port spi_cs_n_1 -pg 1 -lvl 8 -x 11220 -y 2330 -defaultsOSRD
preplace port spi_sclk_1 -pg 1 -lvl 8 -x 11220 -y 2350 -defaultsOSRD
preplace port spi_mosi_1 -pg 1 -lvl 8 -x 11220 -y 2370 -defaultsOSRD
preplace port som_28v_en_link1 -pg 1 -lvl 0 -x -130 -y 2160 -defaultsOSRD
preplace port som_28v_en_link2 -pg 1 -lvl 0 -x -130 -y 2180 -defaultsOSRD
preplace port som_28v_en_service1 -pg 1 -lvl 0 -x -130 -y 2200 -defaultsOSRD
preplace port som_28v_en_service2 -pg 1 -lvl 0 -x -130 -y 2220 -defaultsOSRD
preplace port som_28v_en_service3 -pg 1 -lvl 0 -x -130 -y 2240 -defaultsOSRD
preplace port som_28v_en_service4 -pg 1 -lvl 0 -x -130 -y 2260 -defaultsOSRD
preplace port som_5v_en_link -pg 1 -lvl 0 -x -130 -y 2280 -defaultsOSRD
preplace port spi_miso_0 -pg 1 -lvl 0 -x -130 -y 2300 -defaultsOSRD
preplace port spi_miso_1 -pg 1 -lvl 0 -x -130 -y 2320 -defaultsOSRD
preplace port PIN_0 -pg 1 -lvl 8 -x 11220 -y 3090 -defaultsOSRD
preplace portBus AXI_RX_DATA_OUT -pg 1 -lvl 8 -x 11220 -y 1670 -defaultsOSRD
preplace portBus AXI_TX_DATA_IN -pg 1 -lvl 0 -x -130 -y 1300 -defaultsOSRD
preplace portBus ad9361_EN_1 -pg 1 -lvl 8 -x 11220 -y 1260 -defaultsOSRD
preplace portBus ad9361_EN_2 -pg 1 -lvl 8 -x 11220 -y 1280 -defaultsOSRD
preplace portBus ad9361_TXNRX_1 -pg 1 -lvl 8 -x 11220 -y 1300 -defaultsOSRD
preplace portBus ad9361_TXNRX_2 -pg 1 -lvl 8 -x 11220 -y 1320 -defaultsOSRD
preplace portBus ad9361_RESET_1 -pg 1 -lvl 8 -x 11220 -y 200 -defaultsOSRD
preplace portBus ad9361_RESET_2 -pg 1 -lvl 8 -x 11220 -y 220 -defaultsOSRD
preplace portBus ad9361_RESET_3 -pg 1 -lvl 8 -x 11220 -y 240 -defaultsOSRD
preplace portBus ad9364_RESET -pg 1 -lvl 8 -x 11220 -y 260 -defaultsOSRD
preplace portBus ad9361_SPI_CS_3 -pg 1 -lvl 8 -x 11220 -y 620 -defaultsOSRD
preplace portBus ad9361_SPI_CS_1 -pg 1 -lvl 8 -x 11220 -y 640 -defaultsOSRD
preplace portBus ad9361_SPI_CS_2 -pg 1 -lvl 8 -x 11220 -y 660 -defaultsOSRD
preplace portBus ad9364_SPI_CS -pg 1 -lvl 8 -x 11220 -y 520 -defaultsOSRD
preplace portBus ad9361_1_P1_P -pg 1 -lvl 0 -x -130 -y 1230 -defaultsOSRD
preplace portBus ad9361_1_P1_N -pg 1 -lvl 0 -x -130 -y 1070 -defaultsOSRD
preplace portBus ad9361_2_P1_N -pg 1 -lvl 0 -x -130 -y 1210 -defaultsOSRD
preplace portBus ad9361_2_P1_P -pg 1 -lvl 0 -x -130 -y 1190 -defaultsOSRD
preplace portBus ad9361_3_P1_N -pg 1 -lvl 0 -x -130 -y 1030 -defaultsOSRD
preplace portBus ad9361_3_P1_P -pg 1 -lvl 0 -x -130 -y 1050 -defaultsOSRD
preplace portBus ad9364_P1_N -pg 1 -lvl 0 -x -130 -y 2000 -defaultsOSRD
preplace portBus ad9364_P1_P -pg 1 -lvl 0 -x -130 -y 1980 -defaultsOSRD
preplace portBus ad9361_1_P0_N -pg 1 -lvl 8 -x 11220 -y 1160 -defaultsOSRD
preplace portBus ad9361_1_P0_P -pg 1 -lvl 8 -x 11220 -y 1140 -defaultsOSRD
preplace portBus ad9361_2_P0_N -pg 1 -lvl 8 -x 11220 -y 1200 -defaultsOSRD
preplace portBus ad9361_2_P0_P -pg 1 -lvl 8 -x 11220 -y 1180 -defaultsOSRD
preplace portBus ad9361_3_P0_N -pg 1 -lvl 8 -x 11220 -y 1240 -defaultsOSRD
preplace portBus ad9361_3_P0_P -pg 1 -lvl 8 -x 11220 -y 1220 -defaultsOSRD
preplace portBus ad9364_P0_N -pg 1 -lvl 8 -x 11220 -y 1970 -defaultsOSRD
preplace portBus ad9364_P0_P -pg 1 -lvl 8 -x 11220 -y 1950 -defaultsOSRD
preplace portBus ad9361_EN_AGC_2 -pg 1 -lvl 8 -x 11220 -y 300 -defaultsOSRD
preplace portBus ad9361_EN_AGC_3 -pg 1 -lvl 8 -x 11220 -y 320 -defaultsOSRD
preplace portBus ad9361_EN_AGC_1 -pg 1 -lvl 8 -x 11220 -y 280 -defaultsOSRD
preplace portBus ad9364_EN_AGC -pg 1 -lvl 8 -x 11220 -y 340 -defaultsOSRD
preplace portBus LED3 -pg 1 -lvl 8 -x 11220 -y 3130 -defaultsOSRD
preplace portBus LED2 -pg 1 -lvl 8 -x 11220 -y 3030 -defaultsOSRD
preplace portBus LED1 -pg 1 -lvl 8 -x 11220 -y 3070 -defaultsOSRD
preplace inst AXI_Peripheral -pg 1 -lvl 4 -x 2250 -y 322 -defaultsOSRD
preplace inst CLK_AXI -pg 1 -lvl 1 -x 620 -y 1790 -defaultsOSRD
preplace inst AD9364 -pg 1 -lvl 5 -x 7201 -y 4564 -defaultsOSRD
preplace inst AD9361_CTRL -pg 1 -lvl 5 -x 7201 -y 2032 -defaultsOSRD
preplace inst SPI_MOD -pg 1 -lvl 5 -x 7201 -y 1360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 26 32 30 23 28 33 18 25 20 27 31 24 29 21 22 19} -defaultsOSRD
preplace inst Control_from_SOM_0 -pg 1 -lvl 5 -x 7201 -y 970 -defaultsOSRD
preplace inst Current_turning_off_0 -pg 1 -lvl 5 -x 7201 -y 5024 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1370 -y 370 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1370 -y 470 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 7 -x 10402 -y 3420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1370 -y 2550 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 1090 -y 2462 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 2250 -y 4254 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 2250 -y 4148 -defaultsOSRD
preplace inst switch_0 -pg 1 -lvl 6 -x 9512 -y 2680 -defaultsOSRD
preplace inst only_tx_0 -pg 1 -lvl 5 -x 7201 -y 4014 -defaultsOSRD
preplace inst only_rx_0 -pg 1 -lvl 7 -x 10402 -y 3090 -defaultsOSRD
preplace netloc AXI_Peripheral_AXI_RX_CLK_OUT 1 4 4 2930 700 7450J 1030 N 1030 10710
preplace netloc AXI_Peripheral_AXI_RX_DATA_OUT 1 4 4 2900 710 7440J 1040 N 1040 10800
preplace netloc AXI_TX_CLK_IN_1 1 0 4 -110J 620 N 620 1170 300 1460
preplace netloc AXI_TX_DATA_IN_1 1 0 4 -90J 630 N 630 1180 310 1470
preplace netloc clk_wiz_0_axi_periph_clk 1 1 4 850 1350 N 1350 1490 1000 2700
preplace netloc rst_sys_ps7_100M_peripheral_aresetn 1 1 4 870 1360 N 1360 1480 1010 2710
preplace netloc sys_200m_clk 1 1 4 N 1770 N 1770 1510 1770 2620
preplace netloc AD9364_ad9364_EN 1 5 3 7440J 2370 N 2370 11000
preplace netloc AD9364_ad9364_TXNRX 1 5 3 7450J 2380 N 2380 11010
preplace netloc ad9361_spi_clk_4 1 5 3 N 1330 N 1330 10690
preplace netloc ad9361_spi_mosi_1 1 5 3 N 1410 N 1410 10740
preplace netloc ad9364_DCLK_P_1 1 0 5 NJ 1900 N 1900 N 1900 N 1900 2610
preplace netloc ad9364_DCLK_N_1 1 0 5 NJ 1920 N 1920 N 1920 N 1920 2600
preplace netloc ad9364_TX_FRAME_P_1 1 0 5 NJ 1940 N 1940 N 1940 N 1940 2580
preplace netloc ad9364_TX_FRAME_N_1 1 0 5 NJ 1960 N 1960 N 1960 N 1960 2570
preplace netloc ad9364_P1_P_1 1 0 5 NJ 1980 N 1980 N 1980 N 1980 2560
preplace netloc ad9364_P1_N_1 1 0 5 NJ 2000 N 2000 N 2000 N 2000 2550
preplace netloc Decoder_SPI_0_num_cs_0 1 5 3 NJ 1350 N 1350 10720
preplace netloc Decoder_SPI_0_num_cs_1 1 5 3 NJ 1370 N 1370 10730
preplace netloc Decoder_SPI_0_num_cs_2 1 5 3 7440J 1340 N 1340 10700
preplace netloc Decoder_SPI_0_num_cs_3 1 5 3 7420J 1320 N 1320 10680
preplace netloc ad9361_SPI_DO_1_1 1 0 5 NJ 650 N 650 N 650 N 650 2870
preplace netloc ad9361_SPI_DO_2_1 1 0 5 NJ 670 N 670 N 670 N 670 2850
preplace netloc ad9361_SPI_DO_3_1 1 0 5 NJ 690 N 690 N 690 N 690 2840
preplace netloc ad9364_SPI_DO_1 1 0 5 -100J 640 N 640 N 640 N 640 2860
preplace netloc ad9361_DCLK_2_P_1 1 0 5 NJ 930 N 930 N 930 N 930 2830
preplace netloc ad9361_RX_FRAME2_P_1 1 0 5 NJ 950 N 950 N 950 N 950 2820
preplace netloc ad9361_DCLK_2_N_1 1 0 5 NJ 970 N 970 N 970 N 970 2640
preplace netloc ad9361_RX_FRAME1_N_1 1 0 5 NJ 990 N 990 N 990 N 990 2590
preplace netloc ad9361_RX_FRAME3_N_1 1 0 5 NJ 1010 930 1370 N 1370 N 1370 2810
preplace netloc ad9361_3_P1_N_1 1 0 5 NJ 1030 920 1380 N 1380 N 1380 2800
preplace netloc ad9361_3_P1_P_1 1 0 5 NJ 1050 910 1390 N 1390 N 1390 2780
preplace netloc ad9361_DCLK_1_N_1 1 0 5 NJ 1090 890 1410 N 1410 N 1410 2770
preplace netloc ad9361_RX_FRAME1_P_1 1 0 5 NJ 1110 880 1420 N 1420 N 1420 2630
preplace netloc ad9361_RX_FRAME3_P_1 1 0 5 NJ 1130 860 1430 N 1430 N 1430 2760
preplace netloc ad9361_DCLK_3_N_1 1 0 5 NJ 1150 840 1440 N 1440 N 1440 2750
preplace netloc ad9361_RX_FRAME2_N_1 1 0 5 NJ 1170 830 1450 N 1450 N 1450 2730
preplace netloc ad9361_2_P1_P_1 1 0 5 NJ 1190 820 1460 N 1460 N 1460 2690
preplace netloc ad9361_2_P1_N_1 1 0 5 NJ 1210 810 1470 N 1470 N 1470 2680
preplace netloc ad9361_DCLK_1_P_1 1 0 5 NJ 1250 790 1490 N 1490 N 1490 2660
preplace netloc DSP_ad9361_TXNRX_3 1 5 3 NJ 1612 N 1612 10750
preplace netloc DSP_ad9361_EN_3 1 5 3 NJ 1632 N 1632 10760
preplace netloc ad9361_DCLK_3_P_1 1 0 5 NJ 1520 N 1520 N 1520 N 1520 2650
preplace netloc DSP_ad9361_FB_CLK_1_P 1 5 3 NJ 1652 N 1652 10770
preplace netloc DSP_ad9361_FB_CLK_1_N 1 5 3 NJ 1672 N 1672 10780
preplace netloc DSP_ad9361_TX_FRAME1_P 1 5 3 NJ 1692 N 1692 10790
preplace netloc DSP_ad9361_TX_FRAME1_N 1 5 3 NJ 1712 N 1712 10810
preplace netloc DSP_ad9361_FB_CLK_2_P 1 5 3 NJ 1732 N 1732 10820
preplace netloc DSP_ad9361_FB_CLK_2_N 1 5 3 NJ 1752 N 1752 10830
preplace netloc DSP_ad9361_TX_FRAME2_P 1 5 3 NJ 1772 N 1772 10840
preplace netloc DSP_ad9361_TX_FRAME2_N 1 5 3 NJ 1792 N 1792 10850
preplace netloc DSP_ad9361_FB_CLK_3_P 1 5 3 NJ 1812 N 1812 10860
preplace netloc DSP_ad9361_FB_CLK_3_N 1 5 3 NJ 1832 N 1832 10870
preplace netloc DSP_ad9361_TX_FRAME3_P 1 5 3 NJ 1852 N 1852 10880
preplace netloc DSP_ad9361_TX_FRAME3_N 1 5 3 NJ 1872 N 1872 10890
preplace netloc AD9364_ad9361_FB_CLK_P 1 5 3 7460J 2390 N 2390 11020
preplace netloc AD9364_ad9364_FB_CLK_N 1 5 3 7470J 2400 N 2400 11030
preplace netloc AD9364_ad9364_TX_FRAME_P1 1 5 3 7480J 2410 N 2410 11040
preplace netloc AD9364_ad9364_TX_FRAME_N1 1 5 3 7490J 2420 N 2420 11050
preplace netloc DSP_ad9361_1_P0_P 1 5 3 NJ 1892 N 1892 10900
preplace netloc DSP_ad9361_1_P0_N 1 5 3 NJ 1912 N 1912 10910
preplace netloc DSP_ad9361_2_P0_P 1 5 3 NJ 1932 N 1932 10920
preplace netloc DSP_ad9361_2_P0_N 1 5 3 NJ 1952 N 1952 10930
preplace netloc DSP_ad9361_3_P0_P 1 5 3 NJ 1972 N 1972 10940
preplace netloc DSP_ad9361_3_P0_N 1 5 3 NJ 1992 N 1992 10950
preplace netloc AD9364_ad9364_P0_P 1 5 3 7520J 2430 N 2430 11060
preplace netloc AD9364_ad9364_P0_N 1 5 3 7540J 2440 N 2440 11070
preplace netloc SPI_MOD_ip2intc_irpt 1 3 3 1520 1500 N 1500 7430
preplace netloc DSP_ad9361_EN_1 1 5 3 NJ 2012 N 2012 10960
preplace netloc DSP_ad9361_EN_2 1 5 3 NJ 2032 N 2032 10970
preplace netloc DSP_ad9361_TXNRX_1 1 5 3 NJ 2052 N 2052 10980
preplace netloc DSP_ad9361_TXNRX_2 1 5 3 NJ 2072 N 2072 10990
preplace netloc ad9361_1_P1_P_1 1 0 5 NJ 1230 800 1480 N 1480 N 1480 2670
preplace netloc ad9361_1_P1_N_1 1 0 5 NJ 1070 900 1400 N 1400 N 1400 2610
preplace netloc ibuf_0_out_ref 1 1 4 N 1830 N 1830 N 1830 2640
preplace netloc AD9361_ctrl_data_rate 1 3 3 1530 2500 2490 2502 7430
preplace netloc up_txnrx_1 1 4 2 2930 4360 7400
preplace netloc clk_axi_reset_n 1 1 4 N 1810 N 1810 N 1810 2590
preplace netloc reset_1 1 3 3 1540 2512 N 2512 7420
preplace netloc Current_turning_off_0_fpga_en_28v_l1 1 5 3 7550J 2450 N 2450 11080
preplace netloc Current_turning_off_0_fpga_en_28v_l2 1 5 3 7560J 2460 N 2460 11090
preplace netloc Current_turning_off_0_fpga_en_28v_s1 1 5 3 7570J 2470 N 2470 11100
preplace netloc Current_turning_off_0_fpga_en_28v_s2 1 5 3 7580J 2480 N 2480 11110
preplace netloc Current_turning_off_0_fpga_en_28v_s3 1 5 3 7590J 2490 N 2490 11120
preplace netloc Current_turning_off_0_fpga_en_28v_s4 1 5 3 7600J 2500 N 2500 11130
preplace netloc Current_turning_off_0_fpga_en_5v_s 1 5 3 7610J 2510 N 2510 11140
preplace netloc Current_turning_off_0_spi_cs_n_0 1 5 3 7620J 2520 N 2520 11150
preplace netloc Current_turning_off_0_spi_sclk_0 1 5 3 7630J 2530 N 2530 11160
preplace netloc Current_turning_off_0_spi_mosi_0 1 5 3 7640J 2540 N 2540 11170
preplace netloc Current_turning_off_0_spi_cs_n_1 1 5 3 7650J 2550 N 2550 11180
preplace netloc Current_turning_off_0_spi_sclk_1 1 5 3 7660J 2560 N 2560 11190
preplace netloc Current_turning_off_0_spi_mosi_1 1 5 3 7670J 2570 N 2570 11200
preplace netloc som_en_28v_l1_1 1 0 5 NJ 2160 N 2160 N 2160 N 2160 2530
preplace netloc som_en_28v_l2_1 1 0 5 NJ 2180 N 2180 N 2180 N 2180 2520
preplace netloc som_en_28v_s1_1 1 0 5 NJ 2200 N 2200 N 2200 N 2200 2510
preplace netloc som_en_28v_s2_1 1 0 5 NJ 2220 N 2220 N 2220 N 2220 2500
preplace netloc som_en_28v_s3_1 1 0 5 NJ 2240 N 2240 N 2240 N 2240 2480
preplace netloc som_en_28v_s4_1 1 0 5 NJ 2260 N 2260 N 2260 N 2260 2470
preplace netloc som_en_5v_s_1 1 0 5 NJ 2280 N 2280 N 2280 N 2280 2460
preplace netloc spi_miso_0_1 1 0 5 NJ 2300 N 2300 N 2300 N 2300 2450
preplace netloc spi_miso_1_1 1 0 5 NJ 2320 N 2320 N 2320 N 2320 2440
preplace netloc Control_from_SOM_0_ad9361_1_reset 1 5 3 NJ 910 N 910 10600
preplace netloc Control_from_SOM_0_ad9361_2_reset 1 5 3 NJ 930 N 930 10610
preplace netloc Control_from_SOM_0_ad9361_2_en_agc 1 5 3 7400J 1000 9690 990 10650
preplace netloc Control_from_SOM_0_ad9361_1_en_agc 1 5 3 NJ 990 9680 980 10640
preplace netloc Control_from_SOM_0_ad9364_en_agc 1 5 3 7430J 1020 9780 1010 10670
preplace netloc Control_from_SOM_0_ad9361_3_en_agc 1 5 3 7420J 1010 9700 1000 10660
preplace netloc Control_from_SOM_0_ad9364_reset 1 5 3 NJ 970 N 970 10630
preplace netloc Control_from_SOM_0_ad9361_3_reset 1 5 3 NJ 950 N 950 10620
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 1790
preplace netloc xlconstant_0_dout 1 3 1 1460 370n
preplace netloc xlconstant_1_dout 1 3 1 1500 392n
preplace netloc vio_ss_in 1 4 4 2930 3640 NJ 3640 9710 3640 10930
preplace netloc vio_m_in 1 4 4 2900 3630 NJ 3630 9720 3630 10730
preplace netloc clk_wiz_0_clk_out1 1 3 4 N 2530 2540 3040 N 3040 9680
preplace netloc only_tx_0_osub_i 1 4 2 2900 2640 7430
preplace netloc only_tx_0_osub_q 1 4 2 2930 2660 7420
preplace netloc Net 1 2 1 1170 2462n
preplace netloc dout_data_4 1 5 1 7530 2192n
preplace netloc dout_data_5 1 5 1 7510 2212n
preplace netloc xlconstant_3_dout 1 4 1 2720 3904n
preplace netloc xlconstant_4_dout 1 4 1 2730 3924n
preplace netloc vio_addr_shift 1 6 2 9780 3560 10610
preplace netloc vio_trh_lvl 1 6 2 9750 3580 10600
preplace netloc AD9361_CTRL_clk_out1 1 2 5 1180 3020 NJ 3020 2880 3020 7410 3020 9700
preplace netloc only_rx_0_N_sop_detect 1 6 2 9760 3600 10780
preplace netloc only_rx_0_N_err 1 6 2 9770 3590 10690
preplace netloc clk_wiz_0_clk_out2 1 3 4 NJ 2550 NJ 2550 7500 2580 9690
preplace netloc vio_rst_rx 1 6 2 9740 3570 11160
preplace netloc only_rx_0_corr_pr_detect 1 7 1 N 3030
preplace netloc only_rx_0_DeFec_err_dtct 1 7 1 10720 3050n
preplace netloc only_rx_0_rx_ocorr_dtct 1 7 1 N 3110
preplace netloc only_rx_0_thr_lvl_auto 1 6 2 9790 3550 10660
preplace netloc switch_0_oredata_rx 1 6 1 9780 2670n
preplace netloc switch_0_oimdata_rx 1 6 1 9680 2690n
preplace netloc vio_switch_tx_ad 1 5 3 7680 3610 NJ 3610 10630
preplace netloc only_rx_0_decrc_oerr 1 7 1 10950 3050n
preplace netloc only_rx_0_decrc_verr 1 7 1 N 3090
preplace netloc vio_bw 1 4 4 2890 3620 NJ 3620 9730J 3620 10620
preplace netloc vio_tx_rst 1 4 4 2920 4204 NJ 4204 NJ 4204 10640
preplace netloc AXI_Peripheral_M03_AXI 1 4 1 2790 222n
preplace netloc AXI_Peripheral_M02_AXI 1 4 1 2880 202n
preplace netloc AXI_Peripheral_M14_AXI 1 4 1 2740 282n
preplace netloc AXI_Peripheral_M01_AXI 1 4 1 2910 182n
preplace netloc AXI_Peripheral_M00_AXI 1 4 1 2890 162n
preplace netloc AXI_Peripheral_M04_AXI 1 4 1 2940 242n
preplace netloc AXI_Peripheral_M06_AXI 1 4 1 2920 262n
levelinfo -pg 1 -130 620 1090 1370 2250 7201 9512 10402 11220
pagesize -pg 1 -db -bbox -sgen -340 -4680 11440 10560
"
}
{
   "da_axi4_cnt":"91",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"25"
}
