/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [23:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_1_0z;
  wire [30:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [22:0] _02_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 23'h000000;
    else _02_ <= { celloutsig_0_4z[7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z[13:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign { _01_[23:21], _00_[7], _01_[19:8], _01_[6:0] } = _02_;
  assign celloutsig_1_19z = ~(celloutsig_1_7z | celloutsig_1_11z);
  assign celloutsig_1_0z = in_data[139:115] & in_data[120:96];
  assign celloutsig_0_10z = { _01_[17:13], celloutsig_0_7z } & { celloutsig_0_7z[2:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_4z[13:3] == { in_data[40:31], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z[5:4], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } == { celloutsig_0_4z[13:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[150:141], celloutsig_1_1z, celloutsig_1_2z } <= { in_data[141:132], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_16z = { _00_[7], _01_[19:8], 1'h0, _01_[6:4], celloutsig_0_0z, celloutsig_0_11z } <= { in_data[88:78], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_12z = { celloutsig_1_5z[8:6], celloutsig_1_11z, celloutsig_1_1z } * celloutsig_1_10z[21:17];
  assign celloutsig_1_18z = { celloutsig_1_0z[16:2], celloutsig_1_1z } * { celloutsig_1_15z[3], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_2z = & celloutsig_0_1z[6:0];
  assign celloutsig_1_1z = | in_data[113:108];
  assign celloutsig_1_3z = in_data[173] & celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_0z[0] & celloutsig_1_1z;
  assign celloutsig_0_39z = ~^ celloutsig_0_11z[3:1];
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[23:19];
  assign celloutsig_1_5z = { in_data[154:145], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } <<< { celloutsig_1_0z[23:15], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_1z[2:0], celloutsig_0_5z } <<< celloutsig_0_10z[9:6];
  assign celloutsig_0_0z = in_data[25:20] - in_data[24:19];
  assign celloutsig_1_15z = { celloutsig_1_10z[20:10], celloutsig_1_14z } - { celloutsig_1_5z[13:7], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_6z - celloutsig_0_4z[10:6];
  assign celloutsig_0_1z = in_data[78:70] - in_data[25:17];
  assign celloutsig_0_22z = { in_data[28:13], celloutsig_0_1z } - { celloutsig_0_6z[0], _01_[23:21], _00_[7], _01_[19:8], 1'h0, _01_[6:0] };
  assign celloutsig_0_40z = { celloutsig_0_22z[7:5], celloutsig_0_18z, celloutsig_0_14z } ^ celloutsig_0_6z;
  assign celloutsig_1_10z = { celloutsig_1_0z[23:8], celloutsig_1_5z } ^ { in_data[183:179], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_0z[4:0] ^ in_data[36:32];
  assign celloutsig_1_7z = ~((in_data[164] & celloutsig_1_0z[5]) | celloutsig_1_4z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_4z) | celloutsig_1_3z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_10z[4]) | celloutsig_1_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_8z & celloutsig_0_6z[0]) | celloutsig_0_10z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_7z[1]) | _00_[7]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[64]) | celloutsig_0_0z[3]);
  assign celloutsig_1_14z = ~((celloutsig_1_3z & celloutsig_1_4z) | (celloutsig_1_6z & celloutsig_1_12z[3]));
  assign { celloutsig_0_4z[13:12], celloutsig_0_4z[6], celloutsig_0_4z[11], celloutsig_0_4z[5], celloutsig_0_4z[10], celloutsig_0_4z[4], celloutsig_0_4z[9], celloutsig_0_4z[3], celloutsig_0_4z[8], celloutsig_0_4z[2], celloutsig_0_4z[7], celloutsig_0_4z[1] } = { in_data[1], celloutsig_0_0z[5], celloutsig_0_0z[5:4], celloutsig_0_0z[4:3], celloutsig_0_0z[3:2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ^ { in_data[79:78], in_data[72], in_data[77], in_data[71], in_data[76], in_data[70], in_data[75], in_data[69], in_data[74], in_data[68], in_data[73], in_data[67] };
  assign { _00_[6:2], _00_[0] } = { celloutsig_0_6z, celloutsig_0_3z };
  assign { _01_[20], _01_[7] } = { _00_[7], 1'h0 };
  assign celloutsig_0_4z[0] = 1'h0;
  assign { out_data[143:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
