INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/RAM_SP2/sim/RAM_SP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_SP2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/ROM_SP2/sim/ROM_SP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SP2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ABF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ABF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADDpc0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDpc0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU_ABF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ABF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/D1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ImmU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIUSJB_CPU
INFO: [VRFC 10-2458] undeclared symbol PC_s, assumed default net type wire [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:50]
INFO: [VRFC 10-2458] undeclared symbol fout, assumed default net type wire [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:51]
WARNING: [VRFC 10-2938] 'PC_s' is already implicitly declared on line 50 [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:64]
INFO: [VRFC 10-2458] undeclared symbol Mem_Write, assumed default net type wire [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:78]
WARNING: [VRFC 10-2938] 'fout' is already implicitly declared on line 51 [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sim_1/new/RIUS_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIUSJB_CPU1
