{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717444785568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717444785568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 14:59:45 2024 " "Processing started: Mon Jun 03 14:59:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717444785568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717444785568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717444785568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717444785818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alu_final/bcd_7_seg/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alu_final/bcd_7_seg/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BCD_arq " "Found design unit 1: BCD-BCD_arq" {  } { { "../BCD_7_SEG/BCD.vhd" "" { Text "C:/ALU_FINAL/BCD_7_SEG/BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD_7_SEG/BCD.vhd" "" { Text "C:/ALU_FINAL/BCD_7_SEG/BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alu_final/alu_sum_res/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alu_final/alu_sum_res/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alu_final/bcd_7_seg/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alu_final/bcd_7_seg/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-Main_arq " "Found design unit 1: Main-Main_arq" {  } { { "../BCD_7_SEG/MAIN.vhd" "" { Text "C:/ALU_FINAL/BCD_7_SEG/MAIN.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../BCD_7_SEG/MAIN.vhd" "" { Text "C:/ALU_FINAL/BCD_7_SEG/MAIN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717444786193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717444786225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Port_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:Port_ALU\"" {  } { { "../BCD_7_SEG/MAIN.vhd" "Port_ALU" { Text "C:/ALU_FINAL/BCD_7_SEG/MAIN.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717444786225 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output_Result ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Output_Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] ALU.vhd(18) " "Inferred latch for \"NZVC\[0\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] ALU.vhd(18) " "Inferred latch for \"NZVC\[1\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] ALU.vhd(18) " "Inferred latch for \"NZVC\[2\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] ALU.vhd(18) " "Inferred latch for \"NZVC\[3\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[0\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[0\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[1\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[1\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[2\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[2\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[3\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[3\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[4\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[4\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[5\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[5\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[6\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[6\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Result\[7\] ALU.vhd(18) " "Inferred latch for \"Output_Result\[7\]\" at ALU.vhd(18)" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717444786225 "|MAIN|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:BCD_1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:BCD_1\"" {  } { { "../BCD_7_SEG/MAIN.vhd" "BCD_1" { Text "C:/ALU_FINAL/BCD_7_SEG/MAIN.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717444786225 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:Port_ALU\|Output_Result\[7\] ALU:Port_ALU\|NZVC\[3\] " "Duplicate LATCH primitive \"ALU:Port_ALU\|Output_Result\[7\]\" merged with LATCH primitive \"ALU:Port_ALU\|NZVC\[3\]\"" {  } { { "../ALU_SUM_RES/ALU.vhd" "" { Text "C:/ALU_FINAL/ALU_SUM_RES/ALU.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717444786616 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1717444786616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717444786741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717444786960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717444786960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717444786991 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717444786991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717444786991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717444786991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717444787006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 14:59:47 2024 " "Processing ended: Mon Jun 03 14:59:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717444787006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717444787006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717444787006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717444787006 ""}
