// Seed: 3179786275
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic ["" : 1] id_4;
  assign module_1.id_3 = 0;
  initial id_4 <= id_2;
  assign id_3 = id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd72
) (
    input tri  _id_0,
    input wand id_1
);
  logic [id_0 : -1] id_3;
  ;
  assign id_3 = id_1 ? -1 : id_3;
  logic [-1  !==  1  -  id_0 : 1] id_4;
  tri0 id_5;
  assign id_5 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
