
Day09_Assignment01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000063c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080007c4  080007c4  000017c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080007dc  080007dc  00002008  2**0
                  CONTENTS
  4 .ARM          00000000  080007dc  080007dc  00002008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080007dc  080007dc  00002008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007dc  080007dc  000017dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080007e0  080007e0  000017e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000008  20000000  080007e4  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002008  2**0
                  CONTENTS
 10 .bss          00000020  20000008  20000008  00002008  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  00002008  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002008  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001efe  00000000  00000000  00002038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000797  00000000  00000000  00003f36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000268  00000000  00000000  000046d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001ba  00000000  00000000  00004938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e505  00000000  00000000  00004af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000236d  00000000  00000000  00022ff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0b1d  00000000  00000000  00025364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e5e81  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000007f4  00000000  00000000  000e5ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000e66b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000009f  00000000  00000000  000e66d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080007ac 	.word	0x080007ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080007ac 	.word	0x080007ac

080001c8 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80001d0:	4b0e      	ldr	r3, [pc, #56]	@ (800020c <DelayMs+0x44>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80001d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000210 <DelayMs+0x48>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a0e      	ldr	r2, [pc, #56]	@ (8000214 <DelayMs+0x4c>)
 80001dc:	fba2 2303 	umull	r2, r3, r2, r3
 80001e0:	099b      	lsrs	r3, r3, #6
 80001e2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68ba      	ldr	r2, [r7, #8]
 80001e8:	fb02 f303 	mul.w	r3, r2, r3
 80001ec:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80001ee:	bf00      	nop
 80001f0:	4b06      	ldr	r3, [pc, #24]	@ (800020c <DelayMs+0x44>)
 80001f2:	685a      	ldr	r2, [r3, #4]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	1ad2      	subs	r2, r2, r3
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d3f8      	bcc.n	80001f0 <DelayMs+0x28>
}
 80001fe:	bf00      	nop
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr
 800020c:	e0001000 	.word	0xe0001000
 8000210:	20000000 	.word	0x20000000
 8000214:	10624dd3 	.word	0x10624dd3

08000218 <I2C_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_Init(void) {
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	// PB6, PB7 -- GPIO Init -- MODER, AFRL, PUPDR, CLKEN
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800021c:	4b2c      	ldr	r3, [pc, #176]	@ (80002d0 <I2C_Init+0xb8>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000220:	4a2b      	ldr	r2, [pc, #172]	@ (80002d0 <I2C_Init+0xb8>)
 8000222:	f043 0302 	orr.w	r3, r3, #2
 8000226:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER |= (BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1));
 8000228:	4b2a      	ldr	r3, [pc, #168]	@ (80002d4 <I2C_Init+0xbc>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a29      	ldr	r2, [pc, #164]	@ (80002d4 <I2C_Init+0xbc>)
 800022e:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000232:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(SCL_PIN*2) | BV(SDA_PIN*2));
 8000234:	4b27      	ldr	r3, [pc, #156]	@ (80002d4 <I2C_Init+0xbc>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a26      	ldr	r2, [pc, #152]	@ (80002d4 <I2C_Init+0xbc>)
 800023a:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 800023e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1) | BV(SCL_PIN*2) | BV(SDA_PIN*2)); // no pull-up/down
 8000240:	4b24      	ldr	r3, [pc, #144]	@ (80002d4 <I2C_Init+0xbc>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	4a23      	ldr	r2, [pc, #140]	@ (80002d4 <I2C_Init+0xbc>)
 8000246:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800024a:	60d3      	str	r3, [r2, #12]
    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= BV(30) | BV(26);
 800024c:	4b21      	ldr	r3, [pc, #132]	@ (80002d4 <I2C_Init+0xbc>)
 800024e:	6a1b      	ldr	r3, [r3, #32]
 8000250:	4a20      	ldr	r2, [pc, #128]	@ (80002d4 <I2C_Init+0xbc>)
 8000252:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000256:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &= ~(BV(31) | BV(29) | BV(28) | BV(27) | BV(25) | BV(24));
 8000258:	4b1e      	ldr	r3, [pc, #120]	@ (80002d4 <I2C_Init+0xbc>)
 800025a:	6a1b      	ldr	r3, [r3, #32]
 800025c:	4a1d      	ldr	r2, [pc, #116]	@ (80002d4 <I2C_Init+0xbc>)
 800025e:	f023 433b 	bic.w	r3, r3, #3137339392	@ 0xbb000000
 8000262:	6213      	str	r3, [r2, #32]

	// I2C1 Init -- CR1, CR2, CCR, TRISE, CLKEN
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000264:	4b1a      	ldr	r3, [pc, #104]	@ (80002d0 <I2C_Init+0xb8>)
 8000266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000268:	4a19      	ldr	r2, [pc, #100]	@ (80002d0 <I2C_Init+0xb8>)
 800026a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800026e:	6413      	str	r3, [r2, #64]	@ 0x40
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000270:	4b19      	ldr	r3, [pc, #100]	@ (80002d8 <I2C_Init+0xc0>)
 8000272:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000276:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000278:	4b17      	ldr	r3, [pc, #92]	@ (80002d8 <I2C_Init+0xc0>)
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
    // set pclk in CR2 (16 MHz)
    I2C1->CR2 |= 16;
 800027e:	4b16      	ldr	r3, [pc, #88]	@ (80002d8 <I2C_Init+0xc0>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	4a15      	ldr	r2, [pc, #84]	@ (80002d8 <I2C_Init+0xc0>)
 8000284:	f043 0310 	orr.w	r3, r3, #16
 8000288:	6053      	str	r3, [r2, #4]
    // set i2c bitrate to 100KHz (std mode)
    I2C1->CCR &= ~I2C_CCR_FS; // change mode to standard mode
 800028a:	4b13      	ldr	r3, [pc, #76]	@ (80002d8 <I2C_Init+0xc0>)
 800028c:	69db      	ldr	r3, [r3, #28]
 800028e:	4a12      	ldr	r2, [pc, #72]	@ (80002d8 <I2C_Init+0xc0>)
 8000290:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000294:	61d3      	str	r3, [r2, #28]
    I2C1->CCR |= 80;			// CCR = Ton / Tpclk = 5 / 0.0625 = 80
 8000296:	4b10      	ldr	r3, [pc, #64]	@ (80002d8 <I2C_Init+0xc0>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	4a0f      	ldr	r2, [pc, #60]	@ (80002d8 <I2C_Init+0xc0>)
 800029c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80002a0:	61d3      	str	r3, [r2, #28]
    // standard mode Max Trise = 1000 ns
    // set Trise = Max Trise / Tpclk = 1000 / 62.5 = 17
    I2C1->TRISE |= 17;
 80002a2:	4b0d      	ldr	r3, [pc, #52]	@ (80002d8 <I2C_Init+0xc0>)
 80002a4:	6a1b      	ldr	r3, [r3, #32]
 80002a6:	4a0c      	ldr	r2, [pc, #48]	@ (80002d8 <I2C_Init+0xc0>)
 80002a8:	f043 0311 	orr.w	r3, r3, #17
 80002ac:	6213      	str	r3, [r2, #32]
    // Enable Ack
    I2C1->CR1 |= I2C_CR1_ACK;
 80002ae:	4b0a      	ldr	r3, [pc, #40]	@ (80002d8 <I2C_Init+0xc0>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a09      	ldr	r2, [pc, #36]	@ (80002d8 <I2C_Init+0xc0>)
 80002b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002b8:	6013      	str	r3, [r2, #0]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 80002ba:	4b07      	ldr	r3, [pc, #28]	@ (80002d8 <I2C_Init+0xc0>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a06      	ldr	r2, [pc, #24]	@ (80002d8 <I2C_Init+0xc0>)
 80002c0:	f043 0301 	orr.w	r3, r3, #1
 80002c4:	6013      	str	r3, [r2, #0]
}
 80002c6:	bf00      	nop
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40023800 	.word	0x40023800
 80002d4:	40020400 	.word	0x40020400
 80002d8:	40005400 	.word	0x40005400

080002dc <I2C_Start>:

void I2C_Start(void) {
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
	// CR1 -- send start bit
    I2C1->CR1 |= I2C_CR1_START;
 80002e0:	4b09      	ldr	r3, [pc, #36]	@ (8000308 <I2C_Start+0x2c>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a08      	ldr	r2, [pc, #32]	@ (8000308 <I2C_Start+0x2c>)
 80002e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ea:	6013      	str	r3, [r2, #0]
	// SR1 -- poll for SB (start bit sent)
    while(!(I2C1->SR1 & I2C_SR1_SB));
 80002ec:	bf00      	nop
 80002ee:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <I2C_Start+0x2c>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f003 0301 	and.w	r3, r3, #1
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d0f9      	beq.n	80002ee <I2C_Start+0x12>
}
 80002fa:	bf00      	nop
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40005400 	.word	0x40005400

0800030c <I2C_Stop>:
void I2C_RepeatStart(void) {
	I2C_Start();
}
void I2C_Stop(void) {
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
	// CR1 -- send stop bit
    I2C1->CR1 |= I2C_CR1_STOP;
 8000310:	4b09      	ldr	r3, [pc, #36]	@ (8000338 <I2C_Stop+0x2c>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a08      	ldr	r2, [pc, #32]	@ (8000338 <I2C_Stop+0x2c>)
 8000316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800031a:	6013      	str	r3, [r2, #0]
    // SR2 -- poll for bus to be release
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 800031c:	bf00      	nop
 800031e:	4b06      	ldr	r3, [pc, #24]	@ (8000338 <I2C_Stop+0x2c>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	f003 0302 	and.w	r3, r3, #2
 8000326:	2b00      	cmp	r3, #0
 8000328:	d0f9      	beq.n	800031e <I2C_Stop+0x12>
}
 800032a:	bf00      	nop
 800032c:	bf00      	nop
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	40005400 	.word	0x40005400

0800033c <I2C_SendSlaveAddr>:
void I2C_SendSlaveAddr(uint8_t slaveAddr) {
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 8000346:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <I2C_SendSlaveAddr+0x34>)
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 800034c:	bf00      	nop
 800034e:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <I2C_SendSlaveAddr+0x34>)
 8000350:	695b      	ldr	r3, [r3, #20]
 8000352:	f003 0302 	and.w	r3, r3, #2
 8000356:	2b00      	cmp	r3, #0
 8000358:	d0f9      	beq.n	800034e <I2C_SendSlaveAddr+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 800035a:	4b05      	ldr	r3, [pc, #20]	@ (8000370 <I2C_SendSlaveAddr+0x34>)
 800035c:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 800035e:	4b04      	ldr	r3, [pc, #16]	@ (8000370 <I2C_SendSlaveAddr+0x34>)
 8000360:	699b      	ldr	r3, [r3, #24]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40005400 	.word	0x40005400

08000374 <I2C_SendData>:
void I2C_SendData(uint8_t data) {
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	71fb      	strb	r3, [r7, #7]
	// SR1 -- wait while previous data is not transmitted
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 800037e:	bf00      	nop
 8000380:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <I2C_SendData+0x3c>)
 8000382:	695b      	ldr	r3, [r3, #20]
 8000384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0f9      	beq.n	8000380 <I2C_SendData+0xc>
	// DR -- write data in data regr
    I2C1->DR = data;
 800038c:	4a08      	ldr	r2, [pc, #32]	@ (80003b0 <I2C_SendData+0x3c>)
 800038e:	79fb      	ldrb	r3, [r7, #7]
 8000390:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8000392:	bf00      	nop
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <I2C_SendData+0x3c>)
 8000396:	695b      	ldr	r3, [r3, #20]
 8000398:	f003 0304 	and.w	r3, r3, #4
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0f9      	beq.n	8000394 <I2C_SendData+0x20>
}
 80003a0:	bf00      	nop
 80003a2:	bf00      	nop
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	40005400 	.word	0x40005400

080003b4 <I2C_IsDeviceReady>:
	// read content and clear flags
	uint16_t val = I2C1->DR;
	return val;
}

int I2C_IsDeviceReady(uint8_t slaveAddr) {
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 80003be:	4a0a      	ldr	r2, [pc, #40]	@ (80003e8 <I2C_IsDeviceReady+0x34>)
 80003c0:	79fb      	ldrb	r3, [r7, #7]
 80003c2:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80003c4:	bf00      	nop
 80003c6:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <I2C_IsDeviceReady+0x34>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f003 0302 	and.w	r3, r3, #2
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d0f9      	beq.n	80003c6 <I2C_IsDeviceReady+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 80003d2:	4b05      	ldr	r3, [pc, #20]	@ (80003e8 <I2C_IsDeviceReady+0x34>)
 80003d4:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80003d6:	4b04      	ldr	r3, [pc, #16]	@ (80003e8 <I2C_IsDeviceReady+0x34>)
 80003d8:	699b      	ldr	r3, [r3, #24]
    return 1;
 80003da:	2301      	movs	r3, #1
}
 80003dc:	4618      	mov	r0, r3
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	40005400 	.word	0x40005400

080003ec <Lcd_Write4BitAndCtrl>:

void Lcd_Write4BitAndCtrl(uint8_t val) {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	4603      	mov	r3, r0
 80003f4:	71fb      	strb	r3, [r7, #7]
	I2C_Start();
 80003f6:	f7ff ff71 	bl	80002dc <I2C_Start>
	I2C_SendSlaveAddr(LCD_SLAVE_ADDR_W);
 80003fa:	204e      	movs	r0, #78	@ 0x4e
 80003fc:	f7ff ff9e 	bl	800033c <I2C_SendSlaveAddr>
	I2C_SendData(val);
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	4618      	mov	r0, r3
 8000404:	f7ff ffb6 	bl	8000374 <I2C_SendData>
	I2C_Stop();
 8000408:	f7ff ff80 	bl	800030c <I2C_Stop>
}
 800040c:	bf00      	nop
 800040e:	3708      	adds	r7, #8
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}

08000414 <Lcd_WriteByte>:

void Lcd_WriteByte(uint8_t rs, uint8_t val) {
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	460a      	mov	r2, r1
 800041e:	71fb      	strb	r3, [r7, #7]
 8000420:	4613      	mov	r3, r2
 8000422:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 8000424:	79bb      	ldrb	r3, [r7, #6]
 8000426:	f023 030f 	bic.w	r3, r3, #15
 800042a:	73fb      	strb	r3, [r7, #15]
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	011b      	lsls	r3, r3, #4
 8000430:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	2b80      	cmp	r3, #128	@ 0x80
 8000436:	bf14      	ite	ne
 8000438:	2301      	movne	r3, #1
 800043a:	2300      	moveq	r3, #0
 800043c:	b2db      	uxtb	r3, r3
 800043e:	737b      	strb	r3, [r7, #13]
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000440:	7bfa      	ldrb	r2, [r7, #15]
 8000442:	7b7b      	ldrb	r3, [r7, #13]
 8000444:	4313      	orrs	r3, r2
 8000446:	b2db      	uxtb	r3, r3
 8000448:	f043 030c 	orr.w	r3, r3, #12
 800044c:	b2db      	uxtb	r3, r3
 800044e:	4618      	mov	r0, r3
 8000450:	f7ff ffcc 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000454:	2001      	movs	r0, #1
 8000456:	f7ff feb7 	bl	80001c8 <DelayMs>
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_BL));
 800045a:	7bfa      	ldrb	r2, [r7, #15]
 800045c:	7b7b      	ldrb	r3, [r7, #13]
 800045e:	4313      	orrs	r3, r2
 8000460:	b2db      	uxtb	r3, r3
 8000462:	f043 0308 	orr.w	r3, r3, #8
 8000466:	b2db      	uxtb	r3, r3
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff ffbf 	bl	80003ec <Lcd_Write4BitAndCtrl>

	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 800046e:	7bba      	ldrb	r2, [r7, #14]
 8000470:	7b7b      	ldrb	r3, [r7, #13]
 8000472:	4313      	orrs	r3, r2
 8000474:	b2db      	uxtb	r3, r3
 8000476:	f043 030c 	orr.w	r3, r3, #12
 800047a:	b2db      	uxtb	r3, r3
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ffb5 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000482:	2001      	movs	r0, #1
 8000484:	f7ff fea0 	bl	80001c8 <DelayMs>
	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_BL));
 8000488:	7bba      	ldrb	r2, [r7, #14]
 800048a:	7b7b      	ldrb	r3, [r7, #13]
 800048c:	4313      	orrs	r3, r2
 800048e:	b2db      	uxtb	r3, r3
 8000490:	f043 0308 	orr.w	r3, r3, #8
 8000494:	b2db      	uxtb	r3, r3
 8000496:	4618      	mov	r0, r3
 8000498:	f7ff ffa8 	bl	80003ec <Lcd_Write4BitAndCtrl>
}
 800049c:	bf00      	nop
 800049e:	3710      	adds	r7, #16
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <Lcd_Init>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int Lcd_Init() {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 80004aa:	2014      	movs	r0, #20
 80004ac:	f7ff fe8c 	bl	80001c8 <DelayMs>
	I2C_Init();
 80004b0:	f7ff feb2 	bl	8000218 <I2C_Init>
	// check if lcd is ready
	I2C_Start();
 80004b4:	f7ff ff12 	bl	80002dc <I2C_Start>
	int ret = I2C_IsDeviceReady(LCD_SLAVE_ADDR_W);
 80004b8:	204e      	movs	r0, #78	@ 0x4e
 80004ba:	f7ff ff7b 	bl	80003b4 <I2C_IsDeviceReady>
 80004be:	6078      	str	r0, [r7, #4]
	I2C_Stop();
 80004c0:	f7ff ff24 	bl	800030c <I2C_Stop>
	if(!ret)
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d101      	bne.n	80004ce <Lcd_Init+0x2a>
		return 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e04a      	b.n	8000564 <Lcd_Init+0xc0>

	// attention sequence
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 80004ce:	2034      	movs	r0, #52	@ 0x34
 80004d0:	f7ff ff8c 	bl	80003ec <Lcd_Write4BitAndCtrl>
	__NOP();
 80004d4:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 80004d6:	2030      	movs	r0, #48	@ 0x30
 80004d8:	f7ff ff88 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(5);
 80004dc:	2005      	movs	r0, #5
 80004de:	f7ff fe73 	bl	80001c8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 80004e2:	2034      	movs	r0, #52	@ 0x34
 80004e4:	f7ff ff82 	bl	80003ec <Lcd_Write4BitAndCtrl>
	__NOP();
 80004e8:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 80004ea:	2030      	movs	r0, #48	@ 0x30
 80004ec:	f7ff ff7e 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 80004f0:	2001      	movs	r0, #1
 80004f2:	f7ff fe69 	bl	80001c8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 80004f6:	2034      	movs	r0, #52	@ 0x34
 80004f8:	f7ff ff78 	bl	80003ec <Lcd_Write4BitAndCtrl>
	__NOP();
 80004fc:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 80004fe:	2030      	movs	r0, #48	@ 0x30
 8000500:	f7ff ff74 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000504:	2003      	movs	r0, #3
 8000506:	f7ff fe5f 	bl	80001c8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT | BV(LCD_EN));
 800050a:	2024      	movs	r0, #36	@ 0x24
 800050c:	f7ff ff6e 	bl	80003ec <Lcd_Write4BitAndCtrl>
	__NOP();
 8000510:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT);
 8000512:	2020      	movs	r0, #32
 8000514:	f7ff ff6a 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000518:	2003      	movs	r0, #3
 800051a:	f7ff fe55 	bl	80001c8 <DelayMs>

	// lcd initialization
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT_1LINES);
 800051e:	2020      	movs	r0, #32
 8000520:	f7ff ff64 	bl	80003ec <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000524:	2001      	movs	r0, #1
 8000526:	f7ff fe4f 	bl	80001c8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_CTRL);
 800052a:	2108      	movs	r1, #8
 800052c:	2080      	movs	r0, #128	@ 0x80
 800052e:	f7ff ff71 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 8000532:	2001      	movs	r0, #1
 8000534:	f7ff fe48 	bl	80001c8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_CLEAR);
 8000538:	2101      	movs	r1, #1
 800053a:	2080      	movs	r0, #128	@ 0x80
 800053c:	f7ff ff6a 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 8000540:	2001      	movs	r0, #1
 8000542:	f7ff fe41 	bl	80001c8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_ENTRY_MODE);
 8000546:	2106      	movs	r1, #6
 8000548:	2080      	movs	r0, #128	@ 0x80
 800054a:	f7ff ff63 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 800054e:	2001      	movs	r0, #1
 8000550:	f7ff fe3a 	bl	80001c8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_ON);
 8000554:	210c      	movs	r1, #12
 8000556:	2080      	movs	r0, #128	@ 0x80
 8000558:	f7ff ff5c 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 800055c:	2001      	movs	r0, #1
 800055e:	f7ff fe33 	bl	80001c8 <DelayMs>

	return ret;
 8000562:	687b      	ldr	r3, [r7, #4]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <Lcd_Puts>:

void Lcd_Puts(uint8_t line, char str[]) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	6039      	str	r1, [r7, #0]
 8000576:	71fb      	strb	r3, [r7, #7]
	int i;
	Lcd_WriteByte(LCD_CMD, line); // line address
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	4619      	mov	r1, r3
 800057c:	2080      	movs	r0, #128	@ 0x80
 800057e:	f7ff ff49 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff fe20 	bl	80001c8 <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 8000588:	2300      	movs	r3, #0
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	e00a      	b.n	80005a4 <Lcd_Puts+0x38>
		Lcd_WriteByte(LCD_DATA, str[i]);
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	683a      	ldr	r2, [r7, #0]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	4619      	mov	r1, r3
 8000598:	2001      	movs	r0, #1
 800059a:	f7ff ff3b 	bl	8000414 <Lcd_WriteByte>
	for(i=0; str[i]!='\0'; i++)
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	3301      	adds	r3, #1
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	683a      	ldr	r2, [r7, #0]
 80005a8:	4413      	add	r3, r2
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d1ee      	bne.n	800058e <Lcd_Puts+0x22>
}
 80005b0:	bf00      	nop
 80005b2:	bf00      	nop
 80005b4:	3710      	adds	r7, #16
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}

080005ba <Lcd_Shift>:

void Lcd_Shift(void)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	af00      	add	r7, sp, #0
	Lcd_WriteByte(LCD_CMD, LCD_SHIFT);
 80005be:	2118      	movs	r1, #24
 80005c0:	2080      	movs	r0, #128	@ 0x80
 80005c2:	f7ff ff27 	bl	8000414 <Lcd_WriteByte>
	DelayMs(1);
 80005c6:	2001      	movs	r0, #1
 80005c8:	f7ff fdfe 	bl	80001c8 <DelayMs>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b08a      	sub	sp, #40	@ 0x28
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret;
		char str[32];
		SystemInit();
 80005d6:	f000 f851 	bl	800067c <SystemInit>
		ret = Lcd_Init();
 80005da:	f7ff ff63 	bl	80004a4 <Lcd_Init>
 80005de:	6238      	str	r0, [r7, #32]
		if(ret) {
 80005e0:	6a3b      	ldr	r3, [r7, #32]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d012      	beq.n	800060c <main+0x3c>
			Lcd_Puts(LCD_LINE1, "Manish Chandrakant Zine");
 80005e6:	490c      	ldr	r1, [pc, #48]	@ (8000618 <main+0x48>)
 80005e8:	2080      	movs	r0, #128	@ 0x80
 80005ea:	f7ff ffbf 	bl	800056c <Lcd_Puts>
			for(int i=0; i<=22; i++){
 80005ee:	2300      	movs	r3, #0
 80005f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80005f2:	e008      	b.n	8000606 <main+0x36>
				Lcd_Shift();
 80005f4:	f7ff ffe1 	bl	80005ba <Lcd_Shift>
				DelayMs(500);
 80005f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005fc:	f7ff fde4 	bl	80001c8 <DelayMs>
			for(int i=0; i<=22; i++){
 8000600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000602:	3301      	adds	r3, #1
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
 8000606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000608:	2b16      	cmp	r3, #22
 800060a:	ddf3      	ble.n	80005f4 <main+0x24>
			}

		}
		return 0;
 800060c:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 800060e:	4618      	mov	r0, r3
 8000610:	3728      	adds	r7, #40	@ 0x28
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	080007c4 	.word	0x080007c4

0800061c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <NMI_Handler+0x4>

08000624 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <HardFault_Handler+0x4>

0800062c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <MemManage_Handler+0x4>

08000634 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <BusFault_Handler+0x4>

0800063c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <UsageFault_Handler+0x4>

08000644 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000652:	b480      	push	{r7}
 8000654:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr

08000660 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr

0800066e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000672:	f000 f863 	bl	800073c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  DWT_Init();
 8000680:	f000 f802 	bl	8000688 <DWT_Init>
}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}

08000688 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800068c:	4b14      	ldr	r3, [pc, #80]	@ (80006e0 <DWT_Init+0x58>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <DWT_Init+0x58>)
 8000692:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000696:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000698:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <DWT_Init+0x58>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	4a10      	ldr	r2, [pc, #64]	@ (80006e0 <DWT_Init+0x58>)
 800069e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006a2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <DWT_Init+0x5c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a0e      	ldr	r2, [pc, #56]	@ (80006e4 <DWT_Init+0x5c>)
 80006aa:	f023 0301 	bic.w	r3, r3, #1
 80006ae:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <DWT_Init+0x5c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a0b      	ldr	r2, [pc, #44]	@ (80006e4 <DWT_Init+0x5c>)
 80006b6:	f043 0301 	orr.w	r3, r3, #1
 80006ba:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80006bc:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <DWT_Init+0x5c>)
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80006c2:	bf00      	nop
    __ASM volatile ("NOP");
 80006c4:	bf00      	nop
    __ASM volatile ("NOP");
 80006c6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <DWT_Init+0x5c>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	bf0c      	ite	eq
 80006d0:	2301      	moveq	r3, #1
 80006d2:	2300      	movne	r3, #0
 80006d4:	b2db      	uxtb	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	e000edf0 	.word	0xe000edf0
 80006e4:	e0001000 	.word	0xe0001000

080006e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80006e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000720 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80006ec:	f7ff ffc6 	bl	800067c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006f2:	490d      	ldr	r1, [pc, #52]	@ (8000728 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006f4:	4a0d      	ldr	r2, [pc, #52]	@ (800072c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f8:	e002      	b.n	8000700 <LoopCopyDataInit>

080006fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fe:	3304      	adds	r3, #4

08000700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000704:	d3f9      	bcc.n	80006fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	@ (8000730 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000708:	4c0a      	ldr	r4, [pc, #40]	@ (8000734 <LoopFillZerobss+0x22>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800070c:	e001      	b.n	8000712 <LoopFillZerobss>

0800070e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000710:	3204      	adds	r2, #4

08000712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000714:	d3fb      	bcc.n	800070e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000716:	f000 f825 	bl	8000764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800071a:	f7ff ff59 	bl	80005d0 <main>
  bx  lr    
 800071e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000720:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800072c:	080007e4 	.word	0x080007e4
  ldr r2, =_sbss
 8000730:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000734:	20000028 	.word	0x20000028

08000738 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC_IRQHandler>
	...

0800073c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <HAL_IncTick+0x20>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	461a      	mov	r2, r3
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <HAL_IncTick+0x24>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4413      	add	r3, r2
 800074c:	4a04      	ldr	r2, [pc, #16]	@ (8000760 <HAL_IncTick+0x24>)
 800074e:	6013      	str	r3, [r2, #0]
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000004 	.word	0x20000004
 8000760:	20000024 	.word	0x20000024

08000764 <__libc_init_array>:
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	4d0d      	ldr	r5, [pc, #52]	@ (800079c <__libc_init_array+0x38>)
 8000768:	4c0d      	ldr	r4, [pc, #52]	@ (80007a0 <__libc_init_array+0x3c>)
 800076a:	1b64      	subs	r4, r4, r5
 800076c:	10a4      	asrs	r4, r4, #2
 800076e:	2600      	movs	r6, #0
 8000770:	42a6      	cmp	r6, r4
 8000772:	d109      	bne.n	8000788 <__libc_init_array+0x24>
 8000774:	4d0b      	ldr	r5, [pc, #44]	@ (80007a4 <__libc_init_array+0x40>)
 8000776:	4c0c      	ldr	r4, [pc, #48]	@ (80007a8 <__libc_init_array+0x44>)
 8000778:	f000 f818 	bl	80007ac <_init>
 800077c:	1b64      	subs	r4, r4, r5
 800077e:	10a4      	asrs	r4, r4, #2
 8000780:	2600      	movs	r6, #0
 8000782:	42a6      	cmp	r6, r4
 8000784:	d105      	bne.n	8000792 <__libc_init_array+0x2e>
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f855 3b04 	ldr.w	r3, [r5], #4
 800078c:	4798      	blx	r3
 800078e:	3601      	adds	r6, #1
 8000790:	e7ee      	b.n	8000770 <__libc_init_array+0xc>
 8000792:	f855 3b04 	ldr.w	r3, [r5], #4
 8000796:	4798      	blx	r3
 8000798:	3601      	adds	r6, #1
 800079a:	e7f2      	b.n	8000782 <__libc_init_array+0x1e>
 800079c:	080007dc 	.word	0x080007dc
 80007a0:	080007dc 	.word	0x080007dc
 80007a4:	080007dc 	.word	0x080007dc
 80007a8:	080007e0 	.word	0x080007e0

080007ac <_init>:
 80007ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ae:	bf00      	nop
 80007b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b2:	bc08      	pop	{r3}
 80007b4:	469e      	mov	lr, r3
 80007b6:	4770      	bx	lr

080007b8 <_fini>:
 80007b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ba:	bf00      	nop
 80007bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007be:	bc08      	pop	{r3}
 80007c0:	469e      	mov	lr, r3
 80007c2:	4770      	bx	lr
