

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Tue Jun 13 00:34:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+-------------+---------------+-----------+-----------+-------------+----------+
        |                  |    Latency (cycles)   |   Iteration   |  Initiation Interval  |     Trip    |          |
        |     Loop Name    |   min   |     max     |    Latency    |  achieved |   target  |    Count    | Pipelined|
        +------------------+---------+-------------+---------------+-----------+-----------+-------------+----------+
        |- main_loop       |    10400|  22886999999|  10401 ~ 22887|          -|          -|  0 ~ 1000000|        no|
        | + k_outer        |     7274|         7454|    1455 ~ 1491|          -|          -|            5|        no|
        |  ++ k_middle     |       11|           47|          2 ~ 8|          -|          -|            6|        no|
        |   +++ k_inner    |        1|            5|              2|          1|          1|        1 ~ 5|       yes|
        | + y_new_outer    |       59|           59|             10|          -|          -|            6|        no|
        |  ++ y_new_inner  |        7|            7|              2|          1|          1|            7|       yes|
        | + err_outer      |       59|           59|             10|          -|          -|            6|        no|
        |  ++ err_inner    |        7|            7|              2|          1|          1|            7|       yes|
        +------------------+---------+-------------+---------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 26 27 }
  Pipeline-1 : II = 1, D = 2, States = { 32 33 }
  Pipeline-2 : II = 1, D = 2, States = { 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 47 11 
11 --> 12 19 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 28 26 
28 --> 25 29 
29 --> 30 
30 --> 24 31 
31 --> 32 
32 --> 33 
33 --> 34 32 
34 --> 31 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 38 
40 --> 37 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 11 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 50 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 51 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 52 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min"   --->   Operation 53 'read' 'h_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max"   --->   Operation 54 'read' 'h_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol"   --->   Operation 55 'read' 'atol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 56 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 57 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 58 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 59 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Q_V_5_loc = alloca i64 1"   --->   Operation 60 'alloca' 'Q_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_V_7_loc = alloca i64 1"   --->   Operation 61 'alloca' 'X_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:154]   --->   Operation 62 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:158]   --->   Operation 63 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:159]   --->   Operation 64 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:198]   --->   Operation 65 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:234]   --->   Operation 66 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i64 %yy_read" [src/runge_kutta_45.cpp:162]   --->   Operation 67 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln164_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %tt_read, i32 6, i32 63" [src/runge_kutta_45.cpp:164]   --->   Operation 68 'partselect' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i58 %trunc_ln164_1" [src/runge_kutta_45.cpp:164]   --->   Operation 69 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln164" [src/runge_kutta_45.cpp:164]   --->   Operation 70 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [7/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 71 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 72 [6/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 72 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 73 [5/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 73 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 74 [4/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 74 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 75 [3/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 75 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 76 [1/1] (17.5ns)   --->   "%mu_loc_V = call i100 @ap_fixed_base, i64 %mu_read"   --->   Operation 76 'call' 'mu_loc_V' <Predicate = true> <Delay = 17.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/1] (17.5ns)   --->   "%atol_loc_V = call i100 @ap_fixed_base, i64 %atol_read"   --->   Operation 77 'call' 'atol_loc_V' <Predicate = true> <Delay = 17.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/1] (17.5ns)   --->   "%tf_loc_V = call i100 @ap_fixed_base, i64 %tf_read"   --->   Operation 78 'call' 'tf_loc_V' <Predicate = true> <Delay = 17.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [2/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 79 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 80 [2/2] (3.52ns)   --->   "%call_ln162 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_161_1, i512 %X_BUS, i100 %yy_loc_V, i64 %yy_read, i6 %trunc_ln162" [src/runge_kutta_45.cpp:162]   --->   Operation 80 'call' 'call_ln162' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/7] (36.5ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:164]   --->   Operation 81 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln162 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_161_1, i512 %X_BUS, i100 %yy_loc_V, i64 %yy_read, i6 %trunc_ln162" [src/runge_kutta_45.cpp:162]   --->   Operation 82 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [1/1] (36.5ns)   --->   "%T_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %T_BUS_addr" [src/runge_kutta_45.cpp:164]   --->   Operation 83 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i512 %T_BUS_addr_read" [src/runge_kutta_45.cpp:164]   --->   Operation 84 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 22.3>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%spectopmodule_ln111 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [src/runge_kutta_45.cpp:111]   --->   Operation 85 'spectopmodule' 'spectopmodule_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_36, i32 0, i32 0, void @empty_14, i32 0, i32 12288, void @empty_13, void @empty, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_36, i32 0, i32 0, void @empty_14, i32 0, i32 2048, void @empty_0, void @empty, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_37, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_26, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_35, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specresourcelimit_ln113 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_14, void @function, void @empty_14" [src/runge_kutta_45.cpp:113]   --->   Operation 119 'specresourcelimit' 'specresourcelimit_ln113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_14, void @function4, void @empty_14" [src/runge_kutta_45.cpp:115]   --->   Operation 120 'specresourcelimit' 'specresourcelimit_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specresourcelimit_ln117 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_14, void @function5, void @empty_14" [src/runge_kutta_45.cpp:117]   --->   Operation 121 'specresourcelimit' 'specresourcelimit_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %h_max_read"   --->   Operation 122 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 123 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 124 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 125 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 126 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 127 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 128 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_31"   --->   Operation 129 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 130 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.94ns)   --->   "%man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 131 'select' 'man_V_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 132 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 133 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 60"   --->   Operation 134 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4036"   --->   Operation 135 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 60, i12 %F2"   --->   Operation 136 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 137 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 60"   --->   Operation 138 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln618 = sext i54 %man_V_9"   --->   Operation 139 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 140 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 100"   --->   Operation 141 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 142 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 143 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621"   --->   Operation 144 'ashr' 'h_max_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 145 'bitselect' 'h_max_loc_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%select_ln156 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:156]   --->   Operation 146 'select' 'select_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 147 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%h_max_loc_3 = shl i100 %sext_ln618, i100 %zext_ln639"   --->   Operation 148 'shl' 'h_max_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 149 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 150 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln156"   --->   Operation 151 'select' 'h_max_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 152 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 153 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 154 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 155 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4"   --->   Operation 156 'select' 'h_max_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln156 = sext i54 %h_max_loc_5" [src/runge_kutta_45.cpp:156]   --->   Operation 157 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 158 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 159 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 160 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_6 = select i1 %and_ln638, i100 %h_max_loc_3, i100 %sext_ln156"   --->   Operation 161 'select' 'h_max_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_slt  i12 %F2, i12 60"   --->   Operation 162 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 163 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638"   --->   Operation 164 'and' 'and_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1"   --->   Operation 165 'or' 'or_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (1.16ns) (out node of the LUT)   --->   "%h_max_loc_7 = select i1 %or_ln638, i100 0, i100 %h_max_loc_6"   --->   Operation 166 'select' 'h_max_loc_7' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h_min_read"   --->   Operation 167 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 168 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 169 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 170 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 171 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 172 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 173 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_33"   --->   Operation 174 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 175 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.94ns)   --->   "%man_V_10 = select i1 %p_Result_32, i54 %man_V_6, i54 %zext_ln604_1"   --->   Operation 176 'select' 'man_V_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 177 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 178 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 60"   --->   Operation 179 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4036"   --->   Operation 180 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 60, i12 %F2_1"   --->   Operation 181 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 182 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 60"   --->   Operation 183 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln618_1 = sext i54 %man_V_10"   --->   Operation 184 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 185 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 100"   --->   Operation 186 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln621_1 = sext i12 %sh_amt_1"   --->   Operation 187 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%zext_ln621_1 = zext i32 %sext_ln621_1"   --->   Operation 188 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1"   --->   Operation 189 'ashr' 'h_min_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 190 'bitselect' 'h_min_loc_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%select_ln156_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:156]   --->   Operation 191 'select' 'select_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%zext_ln639_1 = zext i32 %sext_ln621_1"   --->   Operation 192 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%h_min_loc_3 = shl i100 %sext_ln618_1, i100 %zext_ln639_1"   --->   Operation 193 'shl' 'h_min_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 194 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 195 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln156_1"   --->   Operation 196 'select' 'h_min_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 197 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 198 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 199 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 200 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4"   --->   Operation 201 'select' 'h_min_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln156_1 = sext i54 %h_min_loc_5" [src/runge_kutta_45.cpp:156]   --->   Operation 202 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 203 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%xor_ln616_1 = xor i1 %or_ln616_1, i1 1"   --->   Operation 204 'xor' 'xor_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1"   --->   Operation 205 'and' 'and_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_6 = select i1 %and_ln638_2, i100 %h_min_loc_3, i100 %sext_ln156_1"   --->   Operation 206 'select' 'h_min_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 60"   --->   Operation 207 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1"   --->   Operation 208 'xor' 'xor_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1"   --->   Operation 209 'and' 'and_ln638_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3"   --->   Operation 210 'or' 'or_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.16ns) (out node of the LUT)   --->   "%h_min_loc_7 = select i1 %or_ln638_1, i100 0, i100 %h_min_loc_6"   --->   Operation 211 'select' 'h_min_loc_7' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %h0_read"   --->   Operation 212 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 213 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 214 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 215 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 216 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 217 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 218 'bitconcatenate' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_35"   --->   Operation 219 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 220 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_34, i54 %man_V_7, i54 %zext_ln604_2"   --->   Operation 221 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 222 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 223 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 60"   --->   Operation 224 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4036"   --->   Operation 225 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 60, i12 %F2_2"   --->   Operation 226 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 227 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 60"   --->   Operation 228 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln618_2 = sext i54 %man_V"   --->   Operation 229 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 230 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 100"   --->   Operation 231 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln621_2 = sext i12 %sh_amt_2"   --->   Operation 232 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%zext_ln621_2 = zext i32 %sext_ln621_2"   --->   Operation 233 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 234 'ashr' 'h_loc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 235 'bitselect' 'h_loc_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%select_ln623 = select i1 %h_loc_3, i100 1267650600228229401496703205375, i100 0"   --->   Operation 236 'select' 'select_ln623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%zext_ln639_2 = zext i32 %sext_ln621_2"   --->   Operation 237 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%h_loc_4 = shl i100 %sext_ln618_2, i100 %zext_ln639_2"   --->   Operation 238 'shl' 'h_loc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 239 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 240 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 241 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 242 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 243 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 244 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 245 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%xor_ln616_2 = xor i1 %or_ln616_2, i1 1"   --->   Operation 246 'xor' 'xor_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2"   --->   Operation 247 'and' 'and_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 60"   --->   Operation 248 'icmp' 'icmp_ln616_5' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1"   --->   Operation 249 'xor' 'xor_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2"   --->   Operation 250 'and' 'and_ln638_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5"   --->   Operation 251 'or' 'or_ln638_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%select_ln638 = select i1 %or_ln638_2, i100 0, i100 %h_loc_4"   --->   Operation 252 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4"   --->   Operation 253 'or' 'or_ln638_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V"   --->   Operation 254 'select' 'select_ln638_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln638 = sext i54 %select_ln638_1"   --->   Operation 255 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2"   --->   Operation 256 'or' 'or_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_2 = select i1 %or_ln638_3, i100 %select_ln638, i100 %sext_ln638"   --->   Operation 257 'select' 'select_ln638_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4"   --->   Operation 258 'or' 'or_ln638_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (1.16ns) (out node of the LUT)   --->   "%h_loc_5 = select i1 %or_ln638_5, i100 %select_ln638_2, i100 %select_ln623"   --->   Operation 259 'select' 'h_loc_5' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln164 = bitcast i64 %trunc_ln164" [src/runge_kutta_45.cpp:164]   --->   Operation 260 'bitcast' 'bitcast_ln164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (17.5ns)   --->   "%ref_tmp = call i100 @ap_fixed_base, i64 %bitcast_ln164"   --->   Operation 261 'call' 'ref_tmp' <Predicate = true> <Delay = 17.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i100 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:164]   --->   Operation 262 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln164 = store i100 %ref_tmp, i11 %tt_loc_V_addr" [src/runge_kutta_45.cpp:164]   --->   Operation 263 'store' 'store_ln164' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i100 %tf_loc_V"   --->   Operation 264 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%c_V_addr_2 = getelementptr i100 %c_V, i64 0, i64 0"   --->   Operation 265 'getelementptr' 'c_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%c_V_addr_3 = getelementptr i100 %c_V, i64 0, i64 1"   --->   Operation 266 'getelementptr' 'c_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%c_V_addr_4 = getelementptr i100 %c_V, i64 0, i64 2"   --->   Operation 267 'getelementptr' 'c_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%c_V_addr_5 = getelementptr i100 %c_V, i64 0, i64 3"   --->   Operation 268 'getelementptr' 'c_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%c_V_addr_6 = getelementptr i100 %c_V, i64 0, i64 4"   --->   Operation 269 'getelementptr' 'c_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%c_V_addr_7 = getelementptr i100 %c_V, i64 0, i64 5"   --->   Operation 270 'getelementptr' 'c_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i100 %e_V, i64 0, i64 0"   --->   Operation 271 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i100 %e_V, i64 0, i64 1"   --->   Operation 272 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i100 %e_V, i64 0, i64 2"   --->   Operation 273 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i100 %e_V, i64 0, i64 3"   --->   Operation 274 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i100 %e_V, i64 0, i64 4"   --->   Operation 275 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i100 %e_V, i64 0, i64 5"   --->   Operation 276 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%conv_i514 = sext i100 %atol_loc_V"   --->   Operation 277 'sext' 'conv_i514' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (3.17ns)   --->   "%icmp_ln1696_2 = icmp_slt  i100 %ref_tmp, i100 %tf_loc_V"   --->   Operation 278 'icmp' 'icmp_ln1696_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln171 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader" [src/runge_kutta_45.cpp:171]   --->   Operation 279 'br' 'br_ln171' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 280 [1/1] (1.58ns)   --->   "%br_ln158 = br void %while.body" [src/runge_kutta_45.cpp:158]   --->   Operation 280 'br' 'br_ln158' <Predicate = (icmp_ln1696_2)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%lhs_V46 = phi i100 %lhs_V, void %if.end.i.i231, i100 %ref_tmp, void %while.body.preheader"   --->   Operation 281 'phi' 'lhs_V46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%sub_ln85945 = phi i14 %sub_ln859, void %if.end.i.i231, i14 0, void %while.body.preheader"   --->   Operation 282 'phi' 'sub_ln85945' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln17144 = phi i32 %tk_prev, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 283 'phi' 'zext_ln17144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%tk_next42 = phi i32 %tk_next, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 284 'phi' 'tk_next42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%cycles40 = phi i32 %cycles, void %if.end.i.i231, i32 0, void %while.body.preheader"   --->   Operation 285 'phi' 'cycles40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%flag_loc_V37 = phi i1 %flag_loc_V, void %if.end.i.i231, i1 1, void %while.body.preheader"   --->   Operation 286 'phi' 'flag_loc_V37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%h_loc_1436 = phi i100 %h_loc_8, void %if.end.i.i231, i100 %h_loc_5, void %while.body.preheader"   --->   Operation 287 'phi' 'h_loc_1436' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i32 %zext_ln17144" [src/runge_kutta_45.cpp:158]   --->   Operation 288 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%speclooptripcount_ln172 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000000, i64 500" [src/runge_kutta_45.cpp:172]   --->   Operation 289 'speclooptripcount' 'speclooptripcount_ln172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/runge_kutta_45.cpp:174]   --->   Operation 290 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (2.47ns)   --->   "%icmp_ln174 = icmp_eq  i32 %zext_ln17144, i32 2047" [src/runge_kutta_45.cpp:174]   --->   Operation 291 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (2.47ns)   --->   "%icmp_ln174_1 = icmp_ne  i32 %tk_next42, i32 0" [src/runge_kutta_45.cpp:174]   --->   Operation 292 'icmp' 'icmp_ln174_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.97ns)   --->   "%and_ln174 = and i1 %icmp_ln174, i1 %icmp_ln174_1" [src/runge_kutta_45.cpp:174]   --->   Operation 293 'and' 'and_ln174' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %and_ln174, void %if.else, void %VITIS_LOOP_179_2" [src/runge_kutta_45.cpp:174]   --->   Operation 294 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (2.47ns)   --->   "%icmp_ln190 = icmp_ult  i32 %zext_ln17144, i32 2047" [src/runge_kutta_45.cpp:190]   --->   Operation 295 'icmp' 'icmp_ln190' <Predicate = (!and_ln174)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (2.55ns)   --->   "%add_ln191 = add i32 %zext_ln17144, i32 1" [src/runge_kutta_45.cpp:191]   --->   Operation 296 'add' 'add_ln191' <Predicate = (!and_ln174)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln190, i32 %add_ln191, i32 %tk_next42" [src/runge_kutta_45.cpp:190]   --->   Operation 297 'select' 'tk_next_1' <Predicate = (!and_ln174)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!and_ln174)> <Delay = 1.58>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %cycles40" [src/runge_kutta_45.cpp:176]   --->   Operation 299 'trunc' 'trunc_ln176' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln177 = shl i32 %cycles40, i32 14" [src/runge_kutta_45.cpp:177]   --->   Operation 300 'shl' 'shl_ln177' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln177_1 = shl i32 %cycles40, i32 12" [src/runge_kutta_45.cpp:177]   --->   Operation 301 'shl' 'shl_ln177_1' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln177, i32 %shl_ln177_1" [src/runge_kutta_45.cpp:177]   --->   Operation 302 'sub' 'y_gap_1' <Predicate = (and_ln174)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:179]   --->   Operation 303 'bitconcatenate' 'shl_ln3' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:179]   --->   Operation 304 'zext' 'zext_ln179' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (3.52ns)   --->   "%add_ln179 = add i64 %zext_ln179, i64 %yy_read" [src/runge_kutta_45.cpp:179]   --->   Operation 305 'add' 'add_ln179' <Predicate = (and_ln174)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln179, i32 6, i32 63" [src/runge_kutta_45.cpp:179]   --->   Operation 306 'partselect' 'trunc_ln4' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %trunc_ln176, i14 0" [src/runge_kutta_45.cpp:182]   --->   Operation 307 'bitconcatenate' 'shl_ln5' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i35 %shl_ln5" [src/runge_kutta_45.cpp:182]   --->   Operation 308 'zext' 'zext_ln182' <Predicate = (and_ln174)> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (3.52ns)   --->   "%add_ln182 = add i64 %zext_ln182, i64 %tt_read" [src/runge_kutta_45.cpp:182]   --->   Operation 309 'add' 'add_ln182' <Predicate = (and_ln174)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln182, i32 6, i32 63" [src/runge_kutta_45.cpp:182]   --->   Operation 310 'partselect' 'trunc_ln9' <Predicate = (and_ln174)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i58 %trunc_ln4" [src/runge_kutta_45.cpp:179]   --->   Operation 311 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln179" [src/runge_kutta_45.cpp:179]   --->   Operation 312 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1536" [src/runge_kutta_45.cpp:179]   --->   Operation 313 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i58 %trunc_ln9" [src/runge_kutta_45.cpp:182]   --->   Operation 314 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i512 %T_BUS, i64 %sext_ln182" [src/runge_kutta_45.cpp:182]   --->   Operation 315 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (36.5ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %T_BUS_addr_1, i32 256" [src/runge_kutta_45.cpp:182]   --->   Operation 316 'writereq' 'empty_68' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 317 [2/2] (0.00ns)   --->   "%call_ln179 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_179_2, i512 %X_BUS, i58 %trunc_ln4, i100 %yy_loc_V" [src/runge_kutta_45.cpp:179]   --->   Operation 317 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 318 [2/2] (0.00ns)   --->   "%call_ln182 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_182_3, i512 %T_BUS, i58 %trunc_ln9, i100 %tt_loc_V" [src/runge_kutta_45.cpp:182]   --->   Operation 318 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 319 [1/2] (0.00ns)   --->   "%call_ln179 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_179_2, i512 %X_BUS, i58 %trunc_ln4, i100 %yy_loc_V" [src/runge_kutta_45.cpp:179]   --->   Operation 319 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln182 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_182_3, i512 %T_BUS, i58 %trunc_ln9, i100 %tt_loc_V" [src/runge_kutta_45.cpp:182]   --->   Operation 320 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 321 [5/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:182]   --->   Operation 321 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 322 [5/5] (36.5ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 322 'writeresp' 'empty_69' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 323 [4/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:182]   --->   Operation 323 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 324 [4/5] (36.5ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 324 'writeresp' 'empty_69' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 325 [3/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:182]   --->   Operation 325 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 326 [3/5] (36.5ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 326 'writeresp' 'empty_69' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 327 [2/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:182]   --->   Operation 327 'writeresp' 'empty_67' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 328 [2/5] (36.5ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 328 'writeresp' 'empty_69' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 329 [1/5] (36.5ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr" [src/runge_kutta_45.cpp:182]   --->   Operation 329 'writeresp' 'empty_67' <Predicate = (and_ln174)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 330 [1/5] (36.5ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 330 'writeresp' 'empty_69' <Predicate = (and_ln174)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 331 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles40, i32 1" [src/runge_kutta_45.cpp:187]   --->   Operation 331 'add' 'cycles_1' <Predicate = (and_ln174)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (1.58ns)   --->   "%br_ln189 = br void %if.end154" [src/runge_kutta_45.cpp:189]   --->   Operation 332 'br' 'br_ln189' <Predicate = (and_ln174)> <Delay = 1.58>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i100 %lhs_V46"   --->   Operation 333 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i100 %h_loc_1436"   --->   Operation 334 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (4.55ns)   --->   "%ret_V = add i101 %sext_ln859, i101 %sext_ln859_1"   --->   Operation 335 'add' 'ret_V' <Predicate = true> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [1/1] (3.18ns)   --->   "%icmp_ln1695 = icmp_sgt  i101 %ret_V, i101 %lhs_V_1"   --->   Operation 336 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 3.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/1] (4.55ns)   --->   "%h_loc = sub i100 %tf_loc_V, i100 %lhs_V46"   --->   Operation 337 'sub' 'h_loc' <Predicate = true> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [1/1] (1.16ns)   --->   "%h_loc_9 = select i1 %icmp_ln1695, i100 %h_loc, i100 %h_loc_1436" [src/runge_kutta_45.cpp:194]   --->   Operation 338 'select' 'h_loc_9' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 339 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_2"   --->   Operation 339 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_19 : Operation 340 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_3"   --->   Operation 340 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>

State 20 <SV = 19> <Delay = 2.30>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%cycles = phi i32 %cycles_1, void %VITIS_LOOP_179_2, i32 %cycles40, void %if.else"   --->   Operation 341 'phi' 'cycles' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %cycles" [src/runge_kutta_45.cpp:167]   --->   Operation 342 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_4"   --->   Operation 343 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_20 : Operation 344 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_5"   --->   Operation 344 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.30>
ST_21 : Operation 345 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_6"   --->   Operation 345 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_21 : Operation 346 [1/1] (2.30ns)   --->   "%store_ln191 = store i100 0, i3 %c_V_addr_7"   --->   Operation 346 'store' 'store_ln191' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 347 [2/2] (1.81ns)   --->   "%call_ln200 = call void @ode_fpga, i100 %k_V, i64 0, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:200]   --->   Operation 347 'call' 'call_ln200' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%tk_next = phi i32 0, void %VITIS_LOOP_179_2, i32 %tk_next_1, void %if.else"   --->   Operation 348 'phi' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:167]   --->   Operation 349 'trunc' 'trunc_ln167_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln167_2 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:167]   --->   Operation 350 'trunc' 'trunc_ln167_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln200 = call void @ode_fpga, i100 %k_V, i64 0, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:200]   --->   Operation 351 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 352 [1/1] (1.58ns)   --->   "%br_ln202 = br void %k_middle.split" [src/runge_kutta_45.cpp:202]   --->   Operation 352 'br' 'br_ln202' <Predicate = true> <Delay = 1.58>

State 24 <SV = 23> <Delay = 1.78>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%i_927 = phi i3 1, void %if.end154, i3 %i, void %for.inc219"   --->   Operation 353 'phi' 'i_927' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 354 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i3 %i_927" [src/runge_kutta_45.cpp:202]   --->   Operation 355 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i3 %i_927" [src/runge_kutta_45.cpp:211]   --->   Operation 356 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_927, i2 0" [src/runge_kutta_45.cpp:211]   --->   Operation 357 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (1.78ns)   --->   "%add_ln211 = add i5 %tmp_s, i5 %zext_ln211" [src/runge_kutta_45.cpp:211]   --->   Operation 358 'add' 'add_ln211' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/runge_kutta_45.cpp:202]   --->   Operation 359 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (1.58ns)   --->   "%br_ln204 = br void %for.body184.split" [src/runge_kutta_45.cpp:204]   --->   Operation 360 'br' 'br_ln204' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 2.71>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%n_126 = phi i3 0, void %k_middle.split, i3 %n, void %for.end201"   --->   Operation 361 'phi' 'n_126' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 362 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/runge_kutta_45.cpp:206]   --->   Operation 363 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (1.13ns)   --->   "%icmp_ln207_1 = icmp_eq  i3 %i_927, i3 0" [src/runge_kutta_45.cpp:207]   --->   Operation 364 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [1/1] (1.65ns)   --->   "%n = add i3 %n_126, i3 1" [src/runge_kutta_45.cpp:204]   --->   Operation 365 'add' 'n' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 366 [1/1] (1.58ns)   --->   "%br_ln207 = br i1 %icmp_ln207_1, void %for.inc199.preheader, void %for.end201" [src/runge_kutta_45.cpp:207]   --->   Operation 366 'br' 'br_ln207' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc199"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln207_1)> <Delay = 1.58>

State 26 <SV = 25> <Delay = 6.74>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%j25 = phi i3 %j, void %for.inc199, i3 0, void %for.inc199.preheader"   --->   Operation 368 'phi' 'j25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln211_1 = zext i3 %j25" [src/runge_kutta_45.cpp:211]   --->   Operation 369 'zext' 'zext_ln211_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (1.78ns)   --->   "%add_ln211_1 = add i5 %add_ln211, i5 %zext_ln211_1" [src/runge_kutta_45.cpp:211]   --->   Operation 370 'add' 'add_ln211_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln211_2 = zext i5 %add_ln211_1" [src/runge_kutta_45.cpp:211]   --->   Operation 371 'zext' 'zext_ln211_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i65 %A, i64 0, i64 %zext_ln211_2" [src/runge_kutta_45.cpp:211]   --->   Operation 372 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j25, i3 0" [src/runge_kutta_45.cpp:211]   --->   Operation 373 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j25, i1 0" [src/runge_kutta_45.cpp:211]   --->   Operation 374 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln211_3 = zext i4 %tmp_14" [src/runge_kutta_45.cpp:211]   --->   Operation 375 'zext' 'zext_ln211_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln211 = sub i6 %tmp_13, i6 %zext_ln211_3" [src/runge_kutta_45.cpp:211]   --->   Operation 376 'sub' 'sub_ln211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln211_4 = zext i3 %n_126" [src/runge_kutta_45.cpp:211]   --->   Operation 377 'zext' 'zext_ln211_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln211_2 = add i6 %sub_ln211, i6 %zext_ln211_4" [src/runge_kutta_45.cpp:211]   --->   Operation 378 'add' 'add_ln211_2' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln211_5 = zext i6 %add_ln211_2" [src/runge_kutta_45.cpp:211]   --->   Operation 379 'zext' 'zext_ln211_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%k_V_addr_1 = getelementptr i100 %k_V, i64 0, i64 %zext_ln211_5" [src/runge_kutta_45.cpp:211]   --->   Operation 380 'getelementptr' 'k_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 381 [2/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:211]   --->   Operation 381 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 30> <ROM>
ST_26 : Operation 382 [2/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:211]   --->   Operation 382 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_26 : Operation 383 [1/1] (1.65ns)   --->   "%j = add i3 %j25, i3 1" [src/runge_kutta_45.cpp:207]   --->   Operation 383 'add' 'j' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/1] (1.13ns)   --->   "%icmp_ln207 = icmp_eq  i3 %j, i3 %i_927" [src/runge_kutta_45.cpp:207]   --->   Operation 384 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.inc199, void %for.end201.loopexit" [src/runge_kutta_45.cpp:207]   --->   Operation 385 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 25.3>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%sum_V_1_024 = phi i100 %sum_V_1, void %for.inc199, i100 0, void %for.inc199.preheader"   --->   Operation 386 'phi' 'sum_V_1_024' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2"   --->   Operation 387 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [src/runge_kutta_45.cpp:209]   --->   Operation 388 'specpipeline' 'specpipeline_ln209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/runge_kutta_45.cpp:211]   --->   Operation 389 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 390 [1/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:211]   --->   Operation 390 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 30> <ROM>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i65 %A_load" [src/runge_kutta_45.cpp:211]   --->   Operation 391 'sext' 'sext_ln211' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 392 [1/2] (3.25ns)   --->   "%k_V_load_1 = load i6 %k_V_addr_1" [src/runge_kutta_45.cpp:211]   --->   Operation 392 'load' 'k_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_27 : Operation 393 [1/1] (22.1ns)   --->   "%sum_V_1 = call i100 @macply, i100 %sum_V_1_024, i100 %sext_ln211, i100 %k_V_load_1" [src/runge_kutta_45.cpp:211]   --->   Operation 393 'call' 'sum_V_1' <Predicate = true> <Delay = 22.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 19.7>
ST_28 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end201"   --->   Operation 394 'br' 'br_ln0' <Predicate = (!icmp_ln207_1)> <Delay = 1.58>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%sum_V_1_023 = phi i100 0, void %for.body184.split, i100 %sum_V_1, void %for.end201.loopexit"   --->   Operation 395 'phi' 'sum_V_1_023' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (15.8ns)   --->   "%op_V_3 = call i200 @multiply, i100 %h_loc_9, i100 %sum_V_1_023" [src/runge_kutta_45.cpp:214]   --->   Operation 396 'call' 'op_V_3' <Predicate = true> <Delay = 15.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i100 @_ssdm_op_PartSelect.i100.i200.i32.i32, i200 %op_V_3, i32 60, i32 159"   --->   Operation 397 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i3 %n_126" [src/runge_kutta_45.cpp:204]   --->   Operation 398 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr i100 %c_V, i64 0, i64 %zext_ln204" [src/runge_kutta_45.cpp:214]   --->   Operation 399 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (2.30ns)   --->   "%store_ln214 = store i100 %trunc_ln864_1, i3 %c_V_addr_1" [src/runge_kutta_45.cpp:214]   --->   Operation 400 'store' 'store_ln214' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_28 : Operation 401 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp_eq  i3 %n_126, i3 5" [src/runge_kutta_45.cpp:204]   --->   Operation 401 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.body184.split, void %for.inc219" [src/runge_kutta_45.cpp:204]   --->   Operation 402 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 403 [1/1] (1.65ns)   --->   "%i = add i3 %i_927, i3 1" [src/runge_kutta_45.cpp:202]   --->   Operation 403 'add' 'i' <Predicate = (icmp_ln204)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp_eq  i3 %i, i3 6" [src/runge_kutta_45.cpp:202]   --->   Operation 404 'icmp' 'icmp_ln202' <Predicate = (icmp_ln204)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 405 [2/2] (1.81ns)   --->   "%call_ln217 = call void @ode_fpga, i100 %k_V, i64 %zext_ln202, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:217]   --->   Operation 405 'call' 'call_ln217' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.58>
ST_30 : Operation 406 [1/2] (0.00ns)   --->   "%call_ln217 = call void @ode_fpga, i100 %k_V, i64 %zext_ln202, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:217]   --->   Operation 406 'call' 'call_ln217' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %k_middle.split, void %for.body226.split.preheader" [src/runge_kutta_45.cpp:202]   --->   Operation 407 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body226.split"   --->   Operation 408 'br' 'br_ln0' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 31 <SV = 30> <Delay = 1.65>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%n21 = phi i3 %n_3, void %for.end243, i3 0, void %for.body226.split.preheader"   --->   Operation 409 'phi' 'n21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 410 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:223]   --->   Operation 411 'specloopname' 'specloopname_ln223' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 412 [1/1] (1.65ns)   --->   "%n_3 = add i3 %n21, i3 1" [src/runge_kutta_45.cpp:221]   --->   Operation 412 'add' 'n_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 413 [1/1] (1.58ns)   --->   "%br_ln224 = br void %for.inc241.split" [src/runge_kutta_45.cpp:224]   --->   Operation 413 'br' 'br_ln224' <Predicate = true> <Delay = 1.58>

State 32 <SV = 31> <Delay = 6.74>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "%j_120 = phi i3 0, void %for.body226.split, i3 %j_1, void %for.inc241.split"   --->   Operation 414 'phi' 'j_120' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i3 %j_120" [src/runge_kutta_45.cpp:224]   --->   Operation 415 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_120, i3 0" [src/runge_kutta_45.cpp:227]   --->   Operation 416 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_120, i1 0" [src/runge_kutta_45.cpp:227]   --->   Operation 417 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i4 %tmp_16" [src/runge_kutta_45.cpp:227]   --->   Operation 418 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln227 = sub i6 %tmp_15, i6 %zext_ln227" [src/runge_kutta_45.cpp:227]   --->   Operation 419 'sub' 'sub_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i3 %n21" [src/runge_kutta_45.cpp:227]   --->   Operation 420 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln227 = add i6 %sub_ln227, i6 %zext_ln227_1" [src/runge_kutta_45.cpp:227]   --->   Operation 421 'add' 'add_ln227' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i6 %add_ln227" [src/runge_kutta_45.cpp:227]   --->   Operation 422 'zext' 'zext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i100 %k_V, i64 0, i64 %zext_ln227_2" [src/runge_kutta_45.cpp:227]   --->   Operation 423 'getelementptr' 'k_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i61 %B, i64 0, i64 %zext_ln224" [src/runge_kutta_45.cpp:227]   --->   Operation 424 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 425 [2/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:227]   --->   Operation 425 'load' 'B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 7> <ROM>
ST_32 : Operation 426 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:227]   --->   Operation 426 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_32 : Operation 427 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_120, i3 1" [src/runge_kutta_45.cpp:224]   --->   Operation 427 'add' 'j_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 428 [1/1] (1.13ns)   --->   "%icmp_ln224 = icmp_eq  i3 %j_120, i3 6" [src/runge_kutta_45.cpp:224]   --->   Operation 428 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %for.inc241.split, void %for.end243" [src/runge_kutta_45.cpp:224]   --->   Operation 429 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 25.3>
ST_33 : Operation 430 [1/1] (0.00ns)   --->   "%sum_V_019 = phi i100 0, void %for.body226.split, i100 %sum_V, void %for.inc241.split"   --->   Operation 430 'phi' 'sum_V_019' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 431 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i3 %n21" [src/runge_kutta_45.cpp:221]   --->   Operation 432 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [src/runge_kutta_45.cpp:225]   --->   Operation 433 'specpipeline' 'specpipeline_ln225' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/runge_kutta_45.cpp:224]   --->   Operation 434 'specloopname' 'specloopname_ln224' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/2] (2.32ns)   --->   "%B_load = load i3 %B_addr" [src/runge_kutta_45.cpp:227]   --->   Operation 435 'load' 'B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 61> <Depth = 7> <ROM>
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i61 %B_load" [src/runge_kutta_45.cpp:227]   --->   Operation 436 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 437 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:227]   --->   Operation 437 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_33 : Operation 438 [1/1] (22.1ns)   --->   "%sum_V = call i100 @macply, i100 %sum_V_019, i100 %sext_ln227, i100 %k_V_load" [src/runge_kutta_45.cpp:227]   --->   Operation 438 'call' 'sum_V' <Predicate = true> <Delay = 22.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 18.1>
ST_34 : Operation 439 [1/1] (15.8ns)   --->   "%op_V_2 = call i200 @multiply, i100 %h_loc_9, i100 %sum_V" [src/runge_kutta_45.cpp:230]   --->   Operation 439 'call' 'op_V_2' <Predicate = true> <Delay = 15.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i100 @_ssdm_op_PartSelect.i100.i200.i32.i32, i200 %op_V_2, i32 60, i32 159"   --->   Operation 440 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i100 %c_V, i64 0, i64 %zext_ln221" [src/runge_kutta_45.cpp:230]   --->   Operation 441 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (2.30ns)   --->   "%store_ln230 = store i100 %trunc_ln, i3 %c_V_addr" [src/runge_kutta_45.cpp:230]   --->   Operation 442 'store' 'store_ln230' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_34 : Operation 443 [1/1] (1.13ns)   --->   "%icmp_ln221 = icmp_eq  i3 %n21, i3 5" [src/runge_kutta_45.cpp:221]   --->   Operation 443 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.body226.split, void %for.end252" [src/runge_kutta_45.cpp:221]   --->   Operation 444 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 445 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_1"   --->   Operation 445 'store' 'store_ln884' <Predicate = (icmp_ln221)> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_34 : Operation 446 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_2"   --->   Operation 446 'store' 'store_ln884' <Predicate = (icmp_ln221)> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>

State 35 <SV = 34> <Delay = 2.30>
ST_35 : Operation 447 [2/2] (1.81ns)   --->   "%call_ln232 = call void @ode_fpga, i100 %k_V, i64 6, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:232]   --->   Operation 447 'call' 'call_ln232' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 448 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_3"   --->   Operation 448 'store' 'store_ln884' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_35 : Operation 449 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_4"   --->   Operation 449 'store' 'store_ln884' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>

State 36 <SV = 35> <Delay = 2.30>
ST_36 : Operation 450 [1/2] (0.00ns)   --->   "%call_ln232 = call void @ode_fpga, i100 %k_V, i64 6, i100 %yy_loc_V, i64 %zext_ln158, i100 %c_V, i100 %mu_loc_V" [src/runge_kutta_45.cpp:232]   --->   Operation 450 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 451 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_5"   --->   Operation 451 'store' 'store_ln884' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_36 : Operation 452 [1/1] (2.30ns)   --->   "%store_ln884 = store i100 0, i3 %e_V_addr_6"   --->   Operation 452 'store' 'store_ln884' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_36 : Operation 453 [1/1] (1.58ns)   --->   "%br_ln235 = br void %err_inner.split" [src/runge_kutta_45.cpp:235]   --->   Operation 453 'br' 'br_ln235' <Predicate = true> <Delay = 1.58>

State 37 <SV = 36> <Delay = 1.65>
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%n_217 = phi i3 0, void %for.end252, i3 %n_4, void %for.end288"   --->   Operation 454 'phi' 'n_217' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 455 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i3 %n_217" [src/runge_kutta_45.cpp:235]   --->   Operation 456 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln235_1 = zext i3 %n_217" [src/runge_kutta_45.cpp:235]   --->   Operation 457 'zext' 'zext_ln235_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/runge_kutta_45.cpp:235]   --->   Operation 458 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 459 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i100 %e_V, i64 0, i64 %zext_ln235" [src/runge_kutta_45.cpp:235]   --->   Operation 459 'getelementptr' 'e_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 460 [1/1] (1.65ns)   --->   "%n_4 = add i3 %n_217, i3 1" [src/runge_kutta_45.cpp:235]   --->   Operation 460 'add' 'n_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 461 [1/1] (1.58ns)   --->   "%store_ln0 = store i100 0, i100 %reuse_reg"   --->   Operation 461 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 462 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 462 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 463 [1/1] (1.58ns)   --->   "%br_ln236 = br void %for.inc286.split" [src/runge_kutta_45.cpp:236]   --->   Operation 463 'br' 'br_ln236' <Predicate = true> <Delay = 1.58>

State 38 <SV = 37> <Delay = 6.74>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%j_216 = phi i3 0, void %err_inner.split, i3 %j_2, void %for.inc286.split"   --->   Operation 464 'phi' 'j_216' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i3 %j_216" [src/runge_kutta_45.cpp:236]   --->   Operation 465 'zext' 'zext_ln236' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_216, i3 0" [src/runge_kutta_45.cpp:239]   --->   Operation 466 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_216, i1 0" [src/runge_kutta_45.cpp:239]   --->   Operation 467 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i4 %tmp_18" [src/runge_kutta_45.cpp:239]   --->   Operation 468 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln239 = sub i6 %tmp_17, i6 %zext_ln239" [src/runge_kutta_45.cpp:239]   --->   Operation 469 'sub' 'sub_ln239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 470 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln239 = add i6 %sub_ln239, i6 %zext_ln235_1" [src/runge_kutta_45.cpp:239]   --->   Operation 470 'add' 'add_ln239' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i6 %add_ln239" [src/runge_kutta_45.cpp:239]   --->   Operation 471 'zext' 'zext_ln239_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [1/1] (0.00ns)   --->   "%k_V_addr_2 = getelementptr i100 %k_V, i64 0, i64 %zext_ln239_1" [src/runge_kutta_45.cpp:239]   --->   Operation 472 'getelementptr' 'k_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%E1_addr = getelementptr i57 %E1, i64 0, i64 %zext_ln236" [src/runge_kutta_45.cpp:239]   --->   Operation 473 'getelementptr' 'E1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [2/2] (2.32ns)   --->   "%E1_load = load i3 %E1_addr" [src/runge_kutta_45.cpp:239]   --->   Operation 474 'load' 'E1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 7> <ROM>
ST_38 : Operation 475 [2/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:239]   --->   Operation 475 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_38 : Operation 476 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 476 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 477 [2/2] (2.30ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:239]   --->   Operation 477 'load' 'e_V_load' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_38 : Operation 478 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln235" [src/runge_kutta_45.cpp:235]   --->   Operation 478 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 479 [1/1] (1.58ns)   --->   "%store_ln235 = store i64 %zext_ln235, i64 %reuse_addr_reg" [src/runge_kutta_45.cpp:235]   --->   Operation 479 'store' 'store_ln235' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 480 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j_216, i3 1" [src/runge_kutta_45.cpp:236]   --->   Operation 480 'add' 'j_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 481 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp_eq  i3 %j_216, i3 6" [src/runge_kutta_45.cpp:236]   --->   Operation 481 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.inc286.split, void %for.end288" [src/runge_kutta_45.cpp:236]   --->   Operation 482 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 27.8>
ST_39 : Operation 483 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 483 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%specpipeline_ln237 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [src/runge_kutta_45.cpp:237]   --->   Operation 484 'specpipeline' 'specpipeline_ln237' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:236]   --->   Operation 485 'specloopname' 'specloopname_ln236' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 486 [1/2] (2.32ns)   --->   "%E1_load = load i3 %E1_addr" [src/runge_kutta_45.cpp:239]   --->   Operation 486 'load' 'E1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 57> <Depth = 7> <ROM>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i57 %E1_load" [src/runge_kutta_45.cpp:239]   --->   Operation 487 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 488 [1/2] (3.25ns)   --->   "%k_V_load_2 = load i6 %k_V_addr_2" [src/runge_kutta_45.cpp:239]   --->   Operation 488 'load' 'k_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 42> <RAM>
ST_39 : Operation 489 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i100 %reuse_reg"   --->   Operation 489 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_39 : Operation 490 [1/2] (2.30ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:239]   --->   Operation 490 'load' 'e_V_load' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_39 : Operation 491 [1/1] (1.16ns)   --->   "%reuse_select = select i1 %addr_cmp, i100 %reuse_reg_load, i100 %e_V_load" [src/runge_kutta_45.cpp:235]   --->   Operation 491 'select' 'reuse_select' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 492 [1/1] (22.1ns)   --->   "%macply_ret = call i100 @macply, i100 %reuse_select, i100 %sext_ln239, i100 %k_V_load_2" [src/runge_kutta_45.cpp:239]   --->   Operation 492 'call' 'macply_ret' <Predicate = true> <Delay = 22.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 493 [1/1] (2.30ns)   --->   "%store_ln239 = store i100 %macply_ret, i3 %e_V_addr" [src/runge_kutta_45.cpp:239]   --->   Operation 493 'store' 'store_ln239' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_39 : Operation 494 [1/1] (1.58ns)   --->   "%store_ln239 = store i100 %macply_ret, i100 %reuse_reg" [src/runge_kutta_45.cpp:239]   --->   Operation 494 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>

State 40 <SV = 39> <Delay = 18.1>
ST_40 : Operation 495 [1/1] (15.8ns)   --->   "%op_V_4 = call i200 @multiply, i100 %h_loc_9, i100 %macply_ret" [src/runge_kutta_45.cpp:242]   --->   Operation 495 'call' 'op_V_4' <Predicate = true> <Delay = 15.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i100 @_ssdm_op_PartSelect.i100.i200.i32.i32, i200 %op_V_4, i32 60, i32 159"   --->   Operation 496 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 497 [1/1] (2.30ns)   --->   "%store_ln242 = store i100 %trunc_ln864_2, i3 %e_V_addr" [src/runge_kutta_45.cpp:242]   --->   Operation 497 'store' 'store_ln242' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_40 : Operation 498 [1/1] (1.13ns)   --->   "%icmp_ln235 = icmp_eq  i3 %n_217, i3 5" [src/runge_kutta_45.cpp:235]   --->   Operation 498 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %err_inner.split, void %for.body304.preheader" [src/runge_kutta_45.cpp:235]   --->   Operation 499 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 500 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i100 %e_V, i202 %X_V_7_loc"   --->   Operation 500 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.71>
ST_42 : Operation 501 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i100 %e_V, i202 %X_V_7_loc"   --->   Operation 501 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.58>
ST_43 : Operation 502 [1/1] (0.00ns)   --->   "%X_V_7_loc_load = load i202 %X_V_7_loc"   --->   Operation 502 'load' 'X_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 503 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i202 %X_V_7_loc_load, i101 %Q_V_5_loc"   --->   Operation 503 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.48>
ST_44 : Operation 504 [1/2] (1.48ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i202 %X_V_7_loc_load, i101 %Q_V_5_loc"   --->   Operation 504 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.24>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%Q_V_5_loc_load = load i101 %Q_V_5_loc"   --->   Operation 505 'load' 'Q_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (3.18ns)   --->   "%icmp_ln1698 = icmp_ugt  i101 %Q_V_5_loc_load, i101 %conv_i514"   --->   Operation 506 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 3.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln1698, void %update_1, void %if.else343" [src/runge_kutta_45.cpp:253]   --->   Operation 507 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 508 [1/1] (0.00ns)   --->   "%idxprom329 = zext i32 %tk_next" [src/runge_kutta_45.cpp:190]   --->   Operation 508 'zext' 'idxprom329' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln167_2, i3 0" [src/runge_kutta_45.cpp:256]   --->   Operation 509 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln167_1, i1 0" [src/runge_kutta_45.cpp:256]   --->   Operation 510 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (1.81ns)   --->   "%sub_ln256 = sub i14 %tmp_21, i14 %tmp_22" [src/runge_kutta_45.cpp:256]   --->   Operation 511 'sub' 'sub_ln256' <Predicate = (!icmp_ln1698)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 512 [2/2] (5.06ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i14 %sub_ln85945, i100 %yy_loc_V, i14 %sub_ln256, i100 %c_V"   --->   Operation 512 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 513 [1/1] (4.55ns)   --->   "%add_ln859 = add i100 %lhs_V46, i100 %h_loc_9"   --->   Operation 513 'add' 'add_ln859' <Predicate = (!icmp_ln1698)> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 514 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i100 %tt_loc_V, i64 0, i64 %idxprom329" [src/runge_kutta_45.cpp:258]   --->   Operation 514 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_45 : Operation 515 [1/1] (3.25ns)   --->   "%store_ln258 = store i100 %add_ln859, i11 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:258]   --->   Operation 515 'store' 'store_ln258' <Predicate = (!icmp_ln1698)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_45 : Operation 516 [1/1] (3.17ns)   --->   "%icmp_ln1698_1 = icmp_sgt  i100 %h_loc_9, i100 %h_min_loc_7"   --->   Operation 516 'icmp' 'icmp_ln1698_1' <Predicate = (icmp_ln1698)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 517 [1/1] (1.70ns)   --->   "%br_ln264 = br i1 %icmp_ln1698_1, void %update_2, void %if.end.i.i231" [src/runge_kutta_45.cpp:264]   --->   Operation 517 'br' 'br_ln264' <Predicate = (icmp_ln1698)> <Delay = 1.70>
ST_45 : Operation 518 [1/1] (0.00ns)   --->   "%idxprom359 = zext i32 %tk_next" [src/runge_kutta_45.cpp:190]   --->   Operation 518 'zext' 'idxprom359' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_45 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln167_2, i3 0" [src/runge_kutta_45.cpp:266]   --->   Operation 519 'bitconcatenate' 'tmp_23' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_45 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln167_1, i1 0" [src/runge_kutta_45.cpp:266]   --->   Operation 520 'bitconcatenate' 'tmp_24' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_45 : Operation 521 [1/1] (1.81ns)   --->   "%sub_ln266 = sub i14 %tmp_23, i14 %tmp_24" [src/runge_kutta_45.cpp:266]   --->   Operation 521 'sub' 'sub_ln266' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 522 [2/2] (5.06ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i14 %sub_ln85945, i100 %yy_loc_V, i14 %sub_ln266, i100 %c_V"   --->   Operation 522 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 523 [1/1] (4.55ns)   --->   "%add_ln859_3 = add i100 %lhs_V46, i100 %h_loc_9"   --->   Operation 523 'add' 'add_ln859_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_3 = getelementptr i100 %tt_loc_V, i64 0, i64 %idxprom359" [src/runge_kutta_45.cpp:268]   --->   Operation 524 'getelementptr' 'tt_loc_V_addr_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (3.25ns)   --->   "%store_ln268 = store i100 %add_ln859_3, i11 %tt_loc_V_addr_3" [src/runge_kutta_45.cpp:268]   --->   Operation 525 'store' 'store_ln268' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>

State 46 <SV = 45> <Delay = 4.96>
ST_46 : Operation 526 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i14 %sub_ln85945, i100 %yy_loc_V, i14 %sub_ln256, i100 %c_V"   --->   Operation 526 'call' 'call_ln859' <Predicate = (!icmp_ln1698)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 527 [1/1] (1.70ns)   --->   "%br_ln263 = br void %if.end.i.i231" [src/runge_kutta_45.cpp:263]   --->   Operation 527 'br' 'br_ln263' <Predicate = (!icmp_ln1698)> <Delay = 1.70>
ST_46 : Operation 528 [1/2] (0.00ns)   --->   "%call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i14 %sub_ln85945, i100 %yy_loc_V, i14 %sub_ln266, i100 %c_V"   --->   Operation 528 'call' 'call_ln859' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 529 [1/1] (1.70ns)   --->   "%br_ln273 = br void %if.end.i.i231" [src/runge_kutta_45.cpp:273]   --->   Operation 529 'br' 'br_ln273' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.70>
ST_46 : Operation 530 [1/1] (0.00ns)   --->   "%tk_prev = phi i32 %tk_next, void %update_2, i32 %tk_next, void %update_1, i32 %zext_ln17144, void %if.else343"   --->   Operation 530 'phi' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:169]   --->   Operation 531 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:169]   --->   Operation 532 'trunc' 'trunc_ln169_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i32 %tk_prev" [src/runge_kutta_45.cpp:171]   --->   Operation 533 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln169_1, i3 0"   --->   Operation 534 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln169, i1 0"   --->   Operation 535 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 536 [1/1] (1.81ns)   --->   "%sub_ln859 = sub i14 %tmp_19, i14 %tmp_20"   --->   Operation 536 'sub' 'sub_ln859' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 537 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i100 %tt_loc_V, i64 0, i64 %zext_ln171"   --->   Operation 537 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 538 [2/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 538 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>

State 47 <SV = 46> <Delay = 24.4>
ST_47 : Operation 539 [1/1] (0.00ns)   --->   "%scale_V_1 = phi i61 1152921504606846976, void %update_2, i61 1279742870113600256, void %update_1, i61 1141392289560778496, void %if.else343"   --->   Operation 539 'phi' 'scale_V_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 540 [1/1] (0.00ns)   --->   "%flag_loc_V = phi i1 0, void %update_2, i1 %flag_loc_V37, void %update_1, i1 %flag_loc_V37, void %if.else343"   --->   Operation 540 'phi' 'flag_loc_V' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i100 %h_loc_9"   --->   Operation 541 'sext' 'sext_ln1316' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i61 %scale_V_1"   --->   Operation 542 'zext' 'zext_ln1319' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (15.8ns)   --->   "%r_V_5 = mul i160 %zext_ln1319, i160 %sext_ln1316"   --->   Operation 543 'mul' 'r_V_5' <Predicate = (icmp_ln1696_2)> <Delay = 15.8> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i100 @_ssdm_op_PartSelect.i100.i160.i32.i32, i160 %r_V_5, i32 60, i32 159"   --->   Operation 544 'partselect' 'trunc_ln864_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 545 [1/1] (3.17ns)   --->   "%icmp_ln1696_1 = icmp_slt  i100 %trunc_ln864_3, i100 %h_max_loc_7"   --->   Operation 545 'icmp' 'icmp_ln1696_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 546 [1/1] (1.16ns)   --->   "%select_ln279 = select i1 %icmp_ln1696_1, i100 %trunc_ln864_3, i100 %h_max_loc_7" [src/runge_kutta_45.cpp:279]   --->   Operation 546 'select' 'select_ln279' <Predicate = (icmp_ln1696_2)> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 547 [1/1] (3.17ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i100 %select_ln279, i100 %h_min_loc_7"   --->   Operation 547 'icmp' 'icmp_ln1695_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 548 [1/1] (1.16ns)   --->   "%h_loc_8 = select i1 %icmp_ln1695_1, i100 %select_ln279, i100 %h_min_loc_7" [src/runge_kutta_45.cpp:280]   --->   Operation 548 'select' 'h_loc_8' <Predicate = (icmp_ln1696_2)> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 549 [1/2] (3.25ns)   --->   "%lhs_V = load i11 %tt_loc_V_addr_1"   --->   Operation 549 'load' 'lhs_V' <Predicate = (icmp_ln1696_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_47 : Operation 550 [1/1] (3.17ns)   --->   "%icmp_ln1696 = icmp_slt  i100 %lhs_V, i100 %tf_loc_V"   --->   Operation 550 'icmp' 'icmp_ln1696' <Predicate = (icmp_ln1696_2)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body" [src/runge_kutta_45.cpp:171]   --->   Operation 551 'br' 'br_ln171' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_47 : Operation 552 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 552 'br' 'br_ln0' <Predicate = (icmp_ln1696_2 & !icmp_ln1696)> <Delay = 1.58>

State 48 <SV = 47> <Delay = 8.43>
ST_48 : Operation 553 [1/1] (0.00ns)   --->   "%tk_next41 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit"   --->   Operation 553 'phi' 'tk_next41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "%cycles39 = phi i21 0, void %entry_ifconv, i21 %trunc_ln167, void %while.end.loopexit" [src/runge_kutta_45.cpp:167]   --->   Operation 554 'phi' 'cycles39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 555 [1/1] (0.00ns)   --->   "%flag_loc_V38 = phi i1 1, void %entry_ifconv, i1 %flag_loc_V, void %while.end.loopexit"   --->   Operation 555 'phi' 'flag_loc_V38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 556 [1/1] (0.00ns)   --->   "%t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %cycles39, i11 0" [src/runge_kutta_45.cpp:285]   --->   Operation 556 'bitconcatenate' 't_gap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i21 %cycles39" [src/runge_kutta_45.cpp:286]   --->   Operation 557 'trunc' 'trunc_ln286' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln286, i14 0" [src/runge_kutta_45.cpp:286]   --->   Operation 558 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln286_1 = trunc i21 %cycles39" [src/runge_kutta_45.cpp:286]   --->   Operation 559 'trunc' 'trunc_ln286_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln286_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln286_1, i12 0" [src/runge_kutta_45.cpp:286]   --->   Operation 560 'bitconcatenate' 'shl_ln286_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 561 [1/1] (2.55ns)   --->   "%y_gap = sub i32 %shl_ln, i32 %shl_ln286_1" [src/runge_kutta_45.cpp:286]   --->   Operation 561 'sub' 'y_gap' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 562 [1/1] (0.00ns)   --->   "%empty_70 = shl i32 %tk_next41, i32 3" [src/runge_kutta_45.cpp:190]   --->   Operation 562 'shl' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 563 [1/1] (0.00ns)   --->   "%empty_71 = shl i32 %tk_next41, i32 1" [src/runge_kutta_45.cpp:190]   --->   Operation 563 'shl' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_72 = sub i32 %empty_70, i32 %empty_71" [src/runge_kutta_45.cpp:190]   --->   Operation 564 'sub' 'empty_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul397 = add i32 %empty_72, i32 6" [src/runge_kutta_45.cpp:190]   --->   Operation 565 'add' 'mul397' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:288]   --->   Operation 566 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 567 [2/2] (4.06ns)   --->   "%call_ln190 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul397, i100 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln162" [src/runge_kutta_45.cpp:190]   --->   Operation 567 'call' 'call_ln190' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 568 [1/1] (2.55ns)   --->   "%add413 = add i32 %tk_next41, i32 1" [src/runge_kutta_45.cpp:190]   --->   Operation 568 'add' 'add413' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %cycles39, i14 0" [src/runge_kutta_45.cpp:291]   --->   Operation 569 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:291]   --->   Operation 570 'trunc' 'trunc_ln291' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 571 [2/2] (5.30ns)   --->   "%call_ln190 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add413, i100 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln291" [src/runge_kutta_45.cpp:190]   --->   Operation 571 'call' 'call_ln190' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 572 [1/1] (2.55ns)   --->   "%add_ln294 = add i32 %t_gap, i32 %add413" [src/runge_kutta_45.cpp:294]   --->   Operation 572 'add' 'add_ln294' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 573 [1/1] (1.00ns)   --->   "%write_ln294 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln294" [src/runge_kutta_45.cpp:294]   --->   Operation 573 'write' 'write_ln294' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_48 : Operation 574 [1/1] (1.00ns)   --->   "%write_ln295 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %flag, i1 %flag_loc_V38" [src/runge_kutta_45.cpp:295]   --->   Operation 574 'write' 'write_ln295' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 575 [1/2] (0.00ns)   --->   "%call_ln190 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul397, i100 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln162" [src/runge_kutta_45.cpp:190]   --->   Operation 575 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 576 [1/2] (0.00ns)   --->   "%call_ln190 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add413, i100 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln291" [src/runge_kutta_45.cpp:190]   --->   Operation 576 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 577 [1/1] (0.00ns)   --->   "%ret_ln296 = ret" [src/runge_kutta_45.cpp:296]   --->   Operation 577 'ret' 'ret_ln296' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('mu') on port 'mu' [18]  (1 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('T_BUS_addr', src/runge_kutta_45.cpp:164) [215]  (0 ns)
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('T_BUS_load_req', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [216]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:164) on port 'T_BUS' (src/runge_kutta_45.cpp:164) [217]  (36.5 ns)

 <State 10>: 22.4ns
The critical path consists of the following:
	'call' operation ('ref_tmp') to 'ap_fixed_base' [220]  (17.6 ns)
	'icmp' operation ('icmp_ln1696_2') [237]  (3.17 ns)
	multiplexor before 'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:190) [514]  (1.59 ns)

 <State 11>: 6.07ns
The critical path consists of the following:
	'phi' operation ('cycles') with incoming values : ('cycles', src/runge_kutta_45.cpp:187) [246]  (0 ns)
	'shl' operation ('shl_ln177', src/runge_kutta_45.cpp:177) [263]  (0 ns)
	'sub' operation ('y_gap', src/runge_kutta_45.cpp:177) [265]  (2.55 ns)
	'add' operation ('add_ln179', src/runge_kutta_45.cpp:179) [268]  (3.52 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:179) [271]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:179) on port 'X_BUS' (src/runge_kutta_45.cpp:179) [272]  (36.5 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_67', src/runge_kutta_45.cpp:182) on port 'X_BUS' (src/runge_kutta_45.cpp:182) [274]  (36.5 ns)

 <State 16>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_67', src/runge_kutta_45.cpp:182) on port 'X_BUS' (src/runge_kutta_45.cpp:182) [274]  (36.5 ns)

 <State 17>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_67', src/runge_kutta_45.cpp:182) on port 'X_BUS' (src/runge_kutta_45.cpp:182) [274]  (36.5 ns)

 <State 18>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_67', src/runge_kutta_45.cpp:182) on port 'X_BUS' (src/runge_kutta_45.cpp:182) [274]  (36.5 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_67', src/runge_kutta_45.cpp:182) on port 'X_BUS' (src/runge_kutta_45.cpp:182) [274]  (36.5 ns)

 <State 20>: 2.3ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:198 [300]  (2.3 ns)

 <State 21>: 2.3ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:198 [302]  (2.3 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln200', src/runge_kutta_45.cpp:200) to 'ode_fpga' [304]  (1.81 ns)

 <State 23>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:202) [307]  (1.59 ns)

 <State 24>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/runge_kutta_45.cpp:202) [307]  (0 ns)
	'add' operation ('add_ln211', src/runge_kutta_45.cpp:211) [312]  (1.78 ns)

 <State 25>: 2.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln207_1', src/runge_kutta_45.cpp:207) [319]  (1.13 ns)
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:211) [352]  (1.59 ns)

 <State 26>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/runge_kutta_45.cpp:207) [325]  (0 ns)
	'sub' operation ('sub_ln211', src/runge_kutta_45.cpp:211) [335]  (0 ns)
	'add' operation ('add_ln211_2', src/runge_kutta_45.cpp:211) [337]  (3.49 ns)
	'getelementptr' operation ('k_V_addr_1', src/runge_kutta_45.cpp:211) [339]  (0 ns)
	'load' operation ('k_V_load_1', src/runge_kutta_45.cpp:211) on array 'k.V', src/runge_kutta_45.cpp:154 [344]  (3.25 ns)

 <State 27>: 25.4ns
The critical path consists of the following:
	'load' operation ('A_load', src/runge_kutta_45.cpp:211) on array 'A' [342]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:211) to 'macply' [345]  (22.1 ns)

 <State 28>: 19.7ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:211) [352]  (1.59 ns)
	'phi' operation ('sum.V') with incoming values : ('sum.V', src/runge_kutta_45.cpp:211) [352]  (0 ns)
	'call' operation ('op_V_3', src/runge_kutta_45.cpp:214) to 'multiply' [353]  (15.8 ns)
	'store' operation ('store_ln214', src/runge_kutta_45.cpp:214) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:198 [357]  (2.3 ns)

 <State 29>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln217', src/runge_kutta_45.cpp:217) to 'ode_fpga' [361]  (1.81 ns)

 <State 30>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:221) [368]  (1.59 ns)

 <State 31>: 1.65ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:221) [368]  (0 ns)
	'add' operation ('n_3', src/runge_kutta_45.cpp:221) [371]  (1.65 ns)

 <State 32>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_1', src/runge_kutta_45.cpp:224) [374]  (0 ns)
	'sub' operation ('sub_ln227', src/runge_kutta_45.cpp:227) [381]  (0 ns)
	'add' operation ('add_ln227', src/runge_kutta_45.cpp:227) [384]  (3.49 ns)
	'getelementptr' operation ('k_V_addr', src/runge_kutta_45.cpp:227) [386]  (0 ns)
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:227) on array 'k.V', src/runge_kutta_45.cpp:154 [392]  (3.25 ns)

 <State 33>: 25.4ns
The critical path consists of the following:
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:227) on array 'k.V', src/runge_kutta_45.cpp:154 [392]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:227) to 'macply' [393]  (22.1 ns)

 <State 34>: 18.1ns
The critical path consists of the following:
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:230) to 'multiply' [398]  (15.8 ns)
	'store' operation ('store_ln230', src/runge_kutta_45.cpp:230) of variable 'trunc_ln' on array 'c.V', src/runge_kutta_45.cpp:198 [401]  (2.3 ns)

 <State 35>: 2.3ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:234 [408]  (2.3 ns)

 <State 36>: 2.3ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:234 [410]  (2.3 ns)

 <State 37>: 1.65ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_4', src/runge_kutta_45.cpp:235) [414]  (0 ns)
	'add' operation ('n_4', src/runge_kutta_45.cpp:235) [420]  (1.65 ns)

 <State 38>: 6.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_2', src/runge_kutta_45.cpp:236) [425]  (0 ns)
	'sub' operation ('sub_ln239', src/runge_kutta_45.cpp:239) [431]  (0 ns)
	'add' operation ('add_ln239', src/runge_kutta_45.cpp:239) [432]  (3.49 ns)
	'getelementptr' operation ('k_V_addr_2', src/runge_kutta_45.cpp:239) [434]  (0 ns)
	'load' operation ('k_V_load_2', src/runge_kutta_45.cpp:239) on array 'k.V', src/runge_kutta_45.cpp:154 [440]  (3.25 ns)

 <State 39>: 27.9ns
The critical path consists of the following:
	'load' operation ('e_V_load', src/runge_kutta_45.cpp:239) on array 'e.V', src/runge_kutta_45.cpp:234 [443]  (2.3 ns)
	'select' operation ('reuse_select', src/runge_kutta_45.cpp:235) [445]  (1.17 ns)
	'call' operation ('macply_ret', src/runge_kutta_45.cpp:239) to 'macply' [446]  (22.1 ns)
	'store' operation ('store_ln239', src/runge_kutta_45.cpp:239) of variable 'macply_ret', src/runge_kutta_45.cpp:239 on array 'e.V', src/runge_kutta_45.cpp:234 [447]  (2.3 ns)

 <State 40>: 18.1ns
The critical path consists of the following:
	'call' operation ('op_V_4', src/runge_kutta_45.cpp:242) to 'multiply' [454]  (15.8 ns)
	'store' operation ('store_ln242', src/runge_kutta_45.cpp:242) of variable 'trunc_ln864_2' on array 'e.V', src/runge_kutta_45.cpp:234 [456]  (2.3 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop' [460]  (2.72 ns)

 <State 43>: 1.59ns
The critical path consists of the following:
	'load' operation ('X_V_7_loc_load') on local variable 'X_V_7_loc' [461]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [462]  (1.59 ns)

 <State 44>: 1.49ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sqrt_loop' [462]  (1.49 ns)

 <State 45>: 8.25ns
The critical path consists of the following:
	'add' operation ('add_ln859') [472]  (4.55 ns)
	'store' operation ('store_ln258', src/runge_kutta_45.cpp:258) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:159 [474]  (3.25 ns)
	blocking operation 0.442 ns on control path)

 <State 46>: 4.96ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:190) [492]  (1.71 ns)
	'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:190) [492]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [507]  (0 ns)
	'load' operation ('lhs_V') on array 'tt_loc.V', src/runge_kutta_45.cpp:159 [508]  (3.25 ns)

 <State 47>: 24.5ns
The critical path consists of the following:
	'phi' operation ('scale_V_1') [490]  (0 ns)
	'mul' operation ('r.V') [497]  (15.8 ns)
	'icmp' operation ('icmp_ln1696_1') [499]  (3.17 ns)
	'select' operation ('select_ln279', src/runge_kutta_45.cpp:279) [500]  (1.17 ns)
	'icmp' operation ('icmp_ln1695_1') [501]  (3.17 ns)
	'select' operation ('h_loc', src/runge_kutta_45.cpp:280) [502]  (1.17 ns)

 <State 48>: 8.43ns
The critical path consists of the following:
	'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:190) [514]  (0 ns)
	'shl' operation ('empty_70', src/runge_kutta_45.cpp:190) [523]  (0 ns)
	'sub' operation ('empty_72', src/runge_kutta_45.cpp:190) [525]  (0 ns)
	'add' operation ('mul397', src/runge_kutta_45.cpp:190) [526]  (4.37 ns)
	'call' operation ('call_ln190', src/runge_kutta_45.cpp:190) to 'runge_kutta_45_Pipeline_last_copy_y' [528]  (4.06 ns)

 <State 49>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
