<profile>

<section name = "Vivado HLS Report for 'Wrapped_MLP'" level="0">
<item name = "Date">Thu Dec 17 22:11:19 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">project_mlp</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">9.201</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">547559, 547559, 547559, 547559, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_MLP_fu_113">MLP, 546773, 546773, 546773, 546773, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 1, -, -, 784, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">114, 34, 5881, 9541, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">26, 9, 4, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_MLP_fu_113">MLP, 114, 34, 5837, 9485</column>
<column name="Wrapped_MLP_CONTROL_BUS_s_axi_U">Wrapped_MLP_CONTROL_BUS_s_axi, 0, 0, 44, 56</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pixels_U">Wrapped_MLP_pixels, 2, 0, 0, 784, 32, 1, 25088</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_136_p2">+, 0, 0, 17, 10, 1</column>
<column name="INPUT_STREAM_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="INPUT_STREAM_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond_fu_130_p2">icmp, 0, 0, 13, 10, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="INPUT_STREAM_data_V_0_data_out">9, 2, 32, 64</column>
<column name="INPUT_STREAM_data_V_0_state">15, 3, 2, 6</column>
<column name="INPUT_STREAM_dest_V_0_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="i_reg_102">9, 2, 10, 20</column>
<column name="pixels_address0">15, 3, 10, 30</column>
<column name="pixels_ce0">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_STREAM_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="INPUT_STREAM_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="INPUT_STREAM_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="INPUT_STREAM_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="INPUT_STREAM_data_V_0_state">2, 0, 2, 0</column>
<column name="INPUT_STREAM_dest_V_0_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_MLP_fu_113_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_102">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 5, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 5, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, return value</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Wrapped_MLP, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Wrapped_MLP, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Wrapped_MLP, return value</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, INPUT_STREAM_data_V, pointer</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, INPUT_STREAM_dest_V, pointer</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, INPUT_STREAM_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 5, axis, INPUT_STREAM_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, INPUT_STREAM_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, INPUT_STREAM_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 4, axis, INPUT_STREAM_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, INPUT_STREAM_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 5, axis, INPUT_STREAM_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.82</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp', ../../mlp_hw_bueno/src/top_function.cpp:69">call, 2.82, 2.82, -, -, -, -, -, -, -, -, -, MLP, -</column>
</table>
</item>
</section>
</profile>
