<profile>

<section name = "Vitis HLS Report for 'data_unpacket'" level="0">
<item name = "Date">Wed Nov  5 08:17:22 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_ip</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu1cg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.167 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">324002, 324002, 3.240 ms, 3.240 ms, 324002, 324002, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_134_1">324000, 324000, 5, 5, 1, 64800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 374, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 208, -</column>
<column name="Register">-, -, 401, -, -</column>
<specialColumn name="Available">216, 216, 74880, 37440, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_296_p2">+, 0, 0, 26, 19, 3</column>
<column name="output_cnt_10_fu_189_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_cnt_11_fu_223_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_cnt_12_fu_258_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_cnt_13_fu_289_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln134_fu_165_p2">icmp, 0, 0, 26, 19, 19</column>
<column name="icmp_ln144_1_fu_205_p2">icmp, 0, 0, 39, 32, 18</column>
<column name="icmp_ln144_2_fu_240_p2">icmp, 0, 0, 39, 32, 18</column>
<column name="icmp_ln144_3_fu_275_p2">icmp, 0, 0, 39, 32, 18</column>
<column name="icmp_ln144_fu_171_p2">icmp, 0, 0, 39, 32, 18</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_output_cnt_2_phi_fu_106_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_output_cnt_4_phi_fu_116_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_output_cnt_6_phi_fu_127_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_output_cnt_8_phi_fu_138_p4">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 19, 38</column>
<column name="ap_sig_allocacmp_output_cnt_9">9, 2, 32, 64</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_fu_76">9, 2, 19, 38</column>
<column name="input_r_blk_n">9, 2, 1, 2</column>
<column name="input_r_din">26, 5, 80, 400</column>
<column name="output_cnt_2_reg_103">9, 2, 32, 64</column>
<column name="output_cnt_4_reg_113">14, 3, 32, 96</column>
<column name="output_cnt_6_reg_124">14, 3, 32, 96</column>
<column name="output_cnt_fu_80">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_output_cnt_2_reg_103">32, 0, 32, 0</column>
<column name="i_2_reg_325">19, 0, 19, 0</column>
<column name="i_fu_76">19, 0, 19, 0</column>
<column name="icmp_ln134_reg_336">1, 0, 1, 0</column>
<column name="icmp_ln144_1_reg_354">1, 0, 1, 0</column>
<column name="icmp_ln144_2_reg_363">1, 0, 1, 0</column>
<column name="icmp_ln144_3_reg_372">1, 0, 1, 0</column>
<column name="icmp_ln144_reg_345">1, 0, 1, 0</column>
<column name="output_cnt_2_reg_103">32, 0, 32, 0</column>
<column name="output_cnt_4_reg_113">32, 0, 32, 0</column>
<column name="output_cnt_6_reg_124">32, 0, 32, 0</column>
<column name="output_cnt_9_reg_330">32, 0, 32, 0</column>
<column name="output_cnt_fu_80">32, 0, 32, 0</column>
<column name="p_0_reg_340">64, 0, 64, 0</column>
<column name="tmp_12_reg_349">48, 0, 48, 0</column>
<column name="tmp_14_reg_358">32, 0, 32, 0</column>
<column name="tmp_16_reg_367">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, data_unpacket, return value</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="input_r_din">out, 80, ap_fifo, input_r, pointer</column>
<column name="input_r_num_data_valid">in, 3, ap_fifo, input_r, pointer</column>
<column name="input_r_fifo_cap">in, 3, ap_fifo, input_r, pointer</column>
<column name="input_r_full_n">in, 1, ap_fifo, input_r, pointer</column>
<column name="input_r_write">out, 1, ap_fifo, input_r, pointer</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
