{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543991122194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543991122209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 00:25:21 2018 " "Processing started: Wed Dec 05 00:25:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543991122209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991122209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TCLF -c TCLF " "Command: quartus_map --read_settings_files=on --write_settings_files=off TCLF -c TCLF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991122209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543991123538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543991123538 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TCLF.v " "Can't analyze file -- file TCLF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543991131441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4_tclf.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4_tclf.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_TCLF " "Found entity 1: decoder_2to4_TCLF" {  } { { "decoder_2to4_TCLF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/decoder_2to4_TCLF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131504 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TCLF.bdf " "Can't analyze file -- file TCLF.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543991131504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlcf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlcf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_4to2_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_4to2_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLCF " "Found entity 1: Priority_Encoder_4to2_TLCF" {  } { { "Priority_Encoder_4to2_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/Priority_Encoder_4to2_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_control0_maker_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_control0_maker_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control0_Maker_TLCF " "Found entity 1: Counter_Control0_Maker_TLCF" {  } { { "Counter_Control0_Maker_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/Counter_Control0_Maker_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_control1_maker_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_control1_maker_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control1_Maker_TLCF " "Found entity 1: Counter_Control1_Maker_TLCF" {  } { { "Counter_Control1_Maker_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/Counter_Control1_Maker_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_control3_maker_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_control3_maker_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control3_Maker_TLCF " "Found entity 1: Counter_Control3_Maker_TLCF" {  } { { "Counter_Control3_Maker_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/Counter_Control3_Maker_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991131817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991131817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_control2_maker_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_control2_maker_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control2_Maker_TLCF " "Found entity 1: Counter_Control2_Maker_TLCF" {  } { { "Counter_Control2_Maker_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/Counter_Control2_Maker_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991132005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991132005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLCF " "Elaborating entity \"TLCF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543991132442 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Priority_Encoder_4to2_TLCF sadfgsa " "Block or symbol \"Priority_Encoder_4to2_TLCF\" of instance \"sadfgsa\" overlaps another block or symbol" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1543991132458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991132677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543991132677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 TLC_Mk3:inst2 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"TLC_Mk3:inst2\"" {  } { { "TLCF.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 424 688 928 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991132692 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF DFF2 " "Primitive \"DFF\" of instance \"DFF2\" not used" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1543991132739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991132833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543991132833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991132833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capacity_check_tcl_mk3.v 1 1 " "Using design file capacity_check_tcl_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TCL_Mk3 " "Found entity 1: Capacity_Check_TCL_Mk3" {  } { { "capacity_check_tcl_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/capacity_check_tcl_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991133145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543991133145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TCL_Mk3 TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5 " "Elaborating entity \"Capacity_Check_TCL_Mk3\" for hierarchy \"TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5\"" {  } { { "tlc_mk3.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/tlc_mk3.bdf" { { 488 440 664 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543991133317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543991133317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_TCLF decoder_2to4_TCLF:inst4 " "Elaborating entity \"decoder_2to4_TCLF\" for hierarchy \"decoder_2to4_TCLF:inst4\"" {  } { { "TLCF.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 472 192 376 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLCF Priority_Encoder_4to2_TLCF:sadfgsa " "Elaborating entity \"Priority_Encoder_4to2_TLCF\" for hierarchy \"Priority_Encoder_4to2_TLCF:sadfgsa\"" {  } { { "TLCF.bdf" "sadfgsa" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control0_Maker_TLCF Counter_Control0_Maker_TLCF:inst5 " "Elaborating entity \"Counter_Control0_Maker_TLCF\" for hierarchy \"Counter_Control0_Maker_TLCF:inst5\"" {  } { { "TLCF.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 512 416 624 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control1_Maker_TLCF Counter_Control1_Maker_TLCF:inst6 " "Elaborating entity \"Counter_Control1_Maker_TLCF\" for hierarchy \"Counter_Control1_Maker_TLCF:inst6\"" {  } { { "TLCF.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 344 408 616 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control3_Maker_TLCF Counter_Control3_Maker_TLCF:inst8 " "Elaborating entity \"Counter_Control3_Maker_TLCF\" for hierarchy \"Counter_Control3_Maker_TLCF:inst8\"" {  } { { "TLCF.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 216 408 616 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991133958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control2_Maker_TLCF Counter_Control2_Maker_TLCF:inst7 " "Elaborating entity \"Counter_Control2_Maker_TLCF\" for hierarchy \"Counter_Control2_Maker_TLCF:inst7\"" {  } { { "TLCF.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 88 408 616 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991134099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_0\[3\] GND " "Pin \"Counter_0\[3\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 536 968 1144 552 "Counter_0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_0\[2\] GND " "Pin \"Counter_0\[2\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 536 968 1144 552 "Counter_0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_0\[1\] GND " "Pin \"Counter_0\[1\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 536 968 1144 552 "Counter_0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_1\[3\] GND " "Pin \"Counter_1\[3\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 520 968 1144 536 "Counter_1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_1\[2\] GND " "Pin \"Counter_1\[2\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 520 968 1144 536 "Counter_1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_1\[1\] GND " "Pin \"Counter_1\[1\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 520 968 1144 536 "Counter_1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_2\[3\] GND " "Pin \"Counter_2\[3\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 504 968 1144 520 "Counter_2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_2\[1\] GND " "Pin \"Counter_2\[1\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 504 968 1144 520 "Counter_2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_3\[3\] GND " "Pin \"Counter_3\[3\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 488 968 1144 504 "Counter_3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter_3\[1\] GND " "Pin \"Counter_3\[1\]\" is stuck at GND" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 488 968 1144 504 "Counter_3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543991135936 "|TLCF|Counter_3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543991135936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543991136014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543991138124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543991138124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Counter_Select\[0\] " "No output dependent on input pin \"Counter_Select\[0\]\"" {  } { { "TLCF.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_File/TLCF.bdf" { { 512 -168 24 528 "Counter_Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543991138984 "|TLCF|Counter_Select[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543991138984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543991138999 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543991138999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543991138999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543991138999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543991139234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 00:25:39 2018 " "Processing ended: Wed Dec 05 00:25:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543991139234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543991139234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543991139234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543991139234 ""}
