{"vcs1":{"timestamp_begin":1759290912.674775423, "rt":0.87, "ut":0.34, "st":0.15}}
{"vcselab":{"timestamp_begin":1759290913.611887705, "rt":0.53, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1759290914.195850289, "rt":0.19, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759290912.323225148}
{"VCS_COMP_START_TIME": 1759290912.323225148}
{"VCS_COMP_END_TIME": 1759290915.309932596}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370840}}
{"vcselab": {"peak_mem": 229976}}
