{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@165:175@HdlIdDef", "wire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\nreg        sync_id_pending = 1'b0;\n\ngenerate if (MM_IF_TYPE == S_AXI) begin\n\n  // assign clock and reset\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@166:176", "\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\nreg        sync_id_pending = 1'b0;\n\ngenerate if (MM_IF_TYPE == S_AXI) begin\n\n  // assign clock and reset\n\n"]], "Diff Content": {"Delete": [[170, "reg  [7:0] sync_id = 'h00;\n"]], "Add": []}}