
set PATH=
call T:/SoC/2025.2/Vivado/bin/xelab xil_defaultlib.apatb_ecg_fpga_top_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ecg_fpga_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ecg_fpga_top_subsystem  -s ecg_fpga_top 
call T:/SoC/2025.2/Vivado/bin/xsim -testplusarg "UVM_VERBOSITY=UVM_NONE" -testplusarg "UVM_TESTNAME=ecg_fpga_top_test_lib" -testplusarg "UVM_TIMEOUT=20000000000000" --noieeewarnings ecg_fpga_top -tclbatch ecg_fpga_top.tcl 

