<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='494' type='unsigned int llvm::AMDGPU::getRegBitWidth(unsigned int RCID)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='493'>/// Get the size in bits of a register from the register class \p RC.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='676' u='c' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='688' u='c' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='694' u='c' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='129' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='139' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='544' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='551' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1865' u='c' c='_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1879' u='c' c='_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='587' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='904' ll='941' type='unsigned int llvm::AMDGPU::getRegBitWidth(unsigned int RCID)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='944' u='c' c='_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='902'>// Avoid using MCRegisterClass::getSize, since that function will go away
// (move from MC* level to Target* level). Return size in bits.</doc>
