/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 344 272 512 288)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "a[15..0]" (rect 5 0 43 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 312 368 480 384)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "b[15..0]" (rect 5 0 41 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 912 352 1088 368)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "y[15..0]" (rect 90 0 128 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 640 288 800 432)
	(text "alu_logic" (rect 5 0 47 12)(font "Arial" ))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "a[15..0]" (rect 0 0 37 12)(font "Arial" ))
		(text "a[15..0]" (rect 21 27 58 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "b[15..0]" (rect 0 0 37 12)(font "Arial" ))
		(text "b[15..0]" (rect 21 43 58 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ap[15..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "ap[15..0]" (rect 21 59 64 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "bp[15..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "bp[15..0]" (rect 21 75 64 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "fp[15..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "fp[15..0]" (rect 21 91 63 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 160 32)
		(output)
		(text "f[15..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "f[15..0]" (rect 109 27 139 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 128))
	)
)
(connector
	(pt 640 336)
	(pt 480 336)
	(bus)
)
(connector
	(pt 480 336)
	(pt 480 376)
	(bus)
)
(connector
	(pt 632 320)
	(pt 632 280)
	(bus)
)
(connector
	(pt 640 320)
	(pt 632 320)
	(bus)
)
(connector
	(pt 632 280)
	(pt 512 280)
	(bus)
)
(connector
	(pt 904 320)
	(pt 904 360)
	(bus)
)
(connector
	(pt 904 360)
	(pt 912 360)
	(bus)
)
(connector
	(pt 800 320)
	(pt 904 320)
	(bus)
)
