{"position": "Engineer", "company": "Intel Corporation", "profiles": ["Skills Debugging Device Drivers Perl C Software Engineering C++ SoC Linux Skills  Debugging Device Drivers Perl C Software Engineering C++ SoC Linux Debugging Device Drivers Perl C Software Engineering C++ SoC Linux Debugging Device Drivers Perl C Software Engineering C++ SoC Linux ", "Skills Debugging Multithreading Software Engineering C++ Software Design Software Development GPU Intel Object Oriented Design C Computer Architecture System Architecture Perl C# Device Drivers Direct3D Certified Scrum Master... Android Development Python Test Driven Development Digital Video Digital Audio See 7+ \u00a0 \u00a0 See less Skills  Debugging Multithreading Software Engineering C++ Software Design Software Development GPU Intel Object Oriented Design C Computer Architecture System Architecture Perl C# Device Drivers Direct3D Certified Scrum Master... Android Development Python Test Driven Development Digital Video Digital Audio See 7+ \u00a0 \u00a0 See less Debugging Multithreading Software Engineering C++ Software Design Software Development GPU Intel Object Oriented Design C Computer Architecture System Architecture Perl C# Device Drivers Direct3D Certified Scrum Master... Android Development Python Test Driven Development Digital Video Digital Audio See 7+ \u00a0 \u00a0 See less Debugging Multithreading Software Engineering C++ Software Design Software Development GPU Intel Object Oriented Design C Computer Architecture System Architecture Perl C# Device Drivers Direct3D Certified Scrum Master... Android Development Python Test Driven Development Digital Video Digital Audio See 7+ \u00a0 \u00a0 See less ", "Skills Communication Protocols Device Drivers OpenGL Ethernet Network Processors ATM networks Mobile Communications 3G IP RNC Embedded Systems Embedded Software Software Design WiMAX Linux C Debugging Agile Methodologies Firmware Software Engineering Testing ClearCase See 7+ \u00a0 \u00a0 See less Skills  Communication Protocols Device Drivers OpenGL Ethernet Network Processors ATM networks Mobile Communications 3G IP RNC Embedded Systems Embedded Software Software Design WiMAX Linux C Debugging Agile Methodologies Firmware Software Engineering Testing ClearCase See 7+ \u00a0 \u00a0 See less Communication Protocols Device Drivers OpenGL Ethernet Network Processors ATM networks Mobile Communications 3G IP RNC Embedded Systems Embedded Software Software Design WiMAX Linux C Debugging Agile Methodologies Firmware Software Engineering Testing ClearCase See 7+ \u00a0 \u00a0 See less Communication Protocols Device Drivers OpenGL Ethernet Network Processors ATM networks Mobile Communications 3G IP RNC Embedded Systems Embedded Software Software Design WiMAX Linux C Debugging Agile Methodologies Firmware Software Engineering Testing ClearCase See 7+ \u00a0 \u00a0 See less ", "Summary I have extensive experience in Semiconductor Manufacturing data extraction and analysis for both relational (SQL Server, Oracle and Teradata) and non-relational / hybrid database storage. I have personally designed, developed, deployed and supported a Windows based application \"CB\"\u200b used internationally across all Intel Fab and Assembly Test sites. \"CB\"\u200b has a user base of over 5000 users and has been developed and supported since 1997. I have personally designed, developed, deployed and supported a hybrid data storage solution \"NEB\"\u200b for 'sort'\u200b and 'electrical'\u200b test that continues to outperform the POR Oracle corporate solution in size, cost and performance. \"NEB\"\u200b is installed at all 300mm Intel manufacturing sites. I have personally designed, developed, deployed and supported a remote extraction service \"ADS\"\u200b for relational databases that can provide one to two orders of magnitude increase in ODBC performance for world wide data extraction. \"ADS\"\u200b is installed at all Intel Fab and Assembly test sites and is used extensively by \"CB\" to provide high performance remote extractions. I am self driven and disciplined - from 1997 to 2011, my supervisor was in a different state that I was as I developed and expanded the above applications. \n \nI am interested in all aspects of data storage, extraction and analysis of big data sets.  \n Summary I have extensive experience in Semiconductor Manufacturing data extraction and analysis for both relational (SQL Server, Oracle and Teradata) and non-relational / hybrid database storage. I have personally designed, developed, deployed and supported a Windows based application \"CB\"\u200b used internationally across all Intel Fab and Assembly Test sites. \"CB\"\u200b has a user base of over 5000 users and has been developed and supported since 1997. I have personally designed, developed, deployed and supported a hybrid data storage solution \"NEB\"\u200b for 'sort'\u200b and 'electrical'\u200b test that continues to outperform the POR Oracle corporate solution in size, cost and performance. \"NEB\"\u200b is installed at all 300mm Intel manufacturing sites. I have personally designed, developed, deployed and supported a remote extraction service \"ADS\"\u200b for relational databases that can provide one to two orders of magnitude increase in ODBC performance for world wide data extraction. \"ADS\"\u200b is installed at all Intel Fab and Assembly test sites and is used extensively by \"CB\" to provide high performance remote extractions. I am self driven and disciplined - from 1997 to 2011, my supervisor was in a different state that I was as I developed and expanded the above applications. \n \nI am interested in all aspects of data storage, extraction and analysis of big data sets.  \n I have extensive experience in Semiconductor Manufacturing data extraction and analysis for both relational (SQL Server, Oracle and Teradata) and non-relational / hybrid database storage. I have personally designed, developed, deployed and supported a Windows based application \"CB\"\u200b used internationally across all Intel Fab and Assembly Test sites. \"CB\"\u200b has a user base of over 5000 users and has been developed and supported since 1997. I have personally designed, developed, deployed and supported a hybrid data storage solution \"NEB\"\u200b for 'sort'\u200b and 'electrical'\u200b test that continues to outperform the POR Oracle corporate solution in size, cost and performance. \"NEB\"\u200b is installed at all 300mm Intel manufacturing sites. I have personally designed, developed, deployed and supported a remote extraction service \"ADS\"\u200b for relational databases that can provide one to two orders of magnitude increase in ODBC performance for world wide data extraction. \"ADS\"\u200b is installed at all Intel Fab and Assembly test sites and is used extensively by \"CB\" to provide high performance remote extractions. I am self driven and disciplined - from 1997 to 2011, my supervisor was in a different state that I was as I developed and expanded the above applications. \n \nI am interested in all aspects of data storage, extraction and analysis of big data sets.  \n I have extensive experience in Semiconductor Manufacturing data extraction and analysis for both relational (SQL Server, Oracle and Teradata) and non-relational / hybrid database storage. I have personally designed, developed, deployed and supported a Windows based application \"CB\"\u200b used internationally across all Intel Fab and Assembly Test sites. \"CB\"\u200b has a user base of over 5000 users and has been developed and supported since 1997. I have personally designed, developed, deployed and supported a hybrid data storage solution \"NEB\"\u200b for 'sort'\u200b and 'electrical'\u200b test that continues to outperform the POR Oracle corporate solution in size, cost and performance. \"NEB\"\u200b is installed at all 300mm Intel manufacturing sites. I have personally designed, developed, deployed and supported a remote extraction service \"ADS\"\u200b for relational databases that can provide one to two orders of magnitude increase in ODBC performance for world wide data extraction. \"ADS\"\u200b is installed at all Intel Fab and Assembly test sites and is used extensively by \"CB\" to provide high performance remote extractions. I am self driven and disciplined - from 1997 to 2011, my supervisor was in a different state that I was as I developed and expanded the above applications. \n \nI am interested in all aspects of data storage, extraction and analysis of big data sets.  \n Experience Sr Staff Engineer Intel Corporation Sr Staff Software Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Albuquerque, New Mexico Area Continuing to support and develop application \"CB\"\u200b in C/C++/C# with user base exceeding 7000 users internationally. Development of next gen \"NEB\"\u200b hybrid data storage called \"PULS\"\u200b. \"PULS\"\u200b provides incremental extraction from corporate classical relational databases and coverts to smaller / high performance hybrid storage. Development of indicator monitoring system (built on \"PULS\") for comparing weekly trends to prior trend looking for deviation.  Software Engineer Intel Corporation July 1997  \u2013  July 2008  (11 years 1 month) Albuquerque, New Mexico Area Although 'stationed'\u200b in Albuquerque, my direct supervisor was in Santa Clara demonstrating high performance output with no direct supervision. \n \nDesign, develop, and support of engineering data extraction/analysis application called \"CB\"\u200b. \"CB\"\u200b began with 'class test'\u200b unit level data and expanded back into 'sort'\u200b, 'electrical test'\u200b and 'fab'\u200b based data expanding into most manufacturing engineering data domains. \n \nDesigned and developed SQL Server / hybrid data storage system \"NEB\"\u200b which outperformed corporate POR classical Oracle relational database in cost, size and performance. Improvements of 10x-100x over relational model was seen depending on data type. \n \nDesigned and developed remote extraction engine - first on Open VMS and later on Windows Server. Engine provided 10x faster remote extractions of classical ODBC type connections. Integrated \"ADS\"\u200b extraction engine with \"CB\"\u200b and \"NEB\"\u200b for highest performance. \n \nReceived two Intel Achievement Awards - the first as an individual contributor for the development of \"CB\"\u200b. The second as part of a team for high density 'Intra Die' measurements. \n \n VMS System Adminstrator and Data Base Adminstration Intel Corporation November 1993  \u2013  November 1994  (1 year 1 month) Tateyama, Japan Provided database and system administrative support for joint Intel / NPNX Flash project. Test Engineer Intel Corporation November 1992  \u2013  November 1993  (1 year 1 month) Folsom CA Test engineer working with Japanese Advantest company for integrating their tester with Intel data systems for testing of Flash memories as part of Intel / NPNX joint project.  Sort Test Engineer Intel Corporation January 1987  \u2013  November 1992  (5 years 11 months) Sort Test Engineer and Windows Application development. Worked on developing sort test programs for Intel EPROM memories as well as Windows Application development (Win16) for analysis and graphics of data generated. Experience on VMS, RS1, DEC Pathworks, Windows, PLM, C/C++. Optimization of sort test patterns in assembly resulting in significant reduction in test time reduction and capital savings. Developed first version of data analysis application \"CB\"\u200b that parsed 'datalog' files directly and graphed results. Class Test Engineer Intel Corporation June 1986  \u2013  December 1986  (7 months) Folsom, CA Development of class test programs for EPROMS and OTP PROMS. Work in custom tester language and assembly. Sr Staff Engineer Intel Corporation Sr Staff Engineer Intel Corporation Sr Staff Software Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Albuquerque, New Mexico Area Continuing to support and develop application \"CB\"\u200b in C/C++/C# with user base exceeding 7000 users internationally. Development of next gen \"NEB\"\u200b hybrid data storage called \"PULS\"\u200b. \"PULS\"\u200b provides incremental extraction from corporate classical relational databases and coverts to smaller / high performance hybrid storage. Development of indicator monitoring system (built on \"PULS\") for comparing weekly trends to prior trend looking for deviation.  Sr Staff Software Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Albuquerque, New Mexico Area Continuing to support and develop application \"CB\"\u200b in C/C++/C# with user base exceeding 7000 users internationally. Development of next gen \"NEB\"\u200b hybrid data storage called \"PULS\"\u200b. \"PULS\"\u200b provides incremental extraction from corporate classical relational databases and coverts to smaller / high performance hybrid storage. Development of indicator monitoring system (built on \"PULS\") for comparing weekly trends to prior trend looking for deviation.  Software Engineer Intel Corporation July 1997  \u2013  July 2008  (11 years 1 month) Albuquerque, New Mexico Area Although 'stationed'\u200b in Albuquerque, my direct supervisor was in Santa Clara demonstrating high performance output with no direct supervision. \n \nDesign, develop, and support of engineering data extraction/analysis application called \"CB\"\u200b. \"CB\"\u200b began with 'class test'\u200b unit level data and expanded back into 'sort'\u200b, 'electrical test'\u200b and 'fab'\u200b based data expanding into most manufacturing engineering data domains. \n \nDesigned and developed SQL Server / hybrid data storage system \"NEB\"\u200b which outperformed corporate POR classical Oracle relational database in cost, size and performance. Improvements of 10x-100x over relational model was seen depending on data type. \n \nDesigned and developed remote extraction engine - first on Open VMS and later on Windows Server. Engine provided 10x faster remote extractions of classical ODBC type connections. Integrated \"ADS\"\u200b extraction engine with \"CB\"\u200b and \"NEB\"\u200b for highest performance. \n \nReceived two Intel Achievement Awards - the first as an individual contributor for the development of \"CB\"\u200b. The second as part of a team for high density 'Intra Die' measurements. \n \n Software Engineer Intel Corporation July 1997  \u2013  July 2008  (11 years 1 month) Albuquerque, New Mexico Area Although 'stationed'\u200b in Albuquerque, my direct supervisor was in Santa Clara demonstrating high performance output with no direct supervision. \n \nDesign, develop, and support of engineering data extraction/analysis application called \"CB\"\u200b. \"CB\"\u200b began with 'class test'\u200b unit level data and expanded back into 'sort'\u200b, 'electrical test'\u200b and 'fab'\u200b based data expanding into most manufacturing engineering data domains. \n \nDesigned and developed SQL Server / hybrid data storage system \"NEB\"\u200b which outperformed corporate POR classical Oracle relational database in cost, size and performance. Improvements of 10x-100x over relational model was seen depending on data type. \n \nDesigned and developed remote extraction engine - first on Open VMS and later on Windows Server. Engine provided 10x faster remote extractions of classical ODBC type connections. Integrated \"ADS\"\u200b extraction engine with \"CB\"\u200b and \"NEB\"\u200b for highest performance. \n \nReceived two Intel Achievement Awards - the first as an individual contributor for the development of \"CB\"\u200b. The second as part of a team for high density 'Intra Die' measurements. \n \n VMS System Adminstrator and Data Base Adminstration Intel Corporation November 1993  \u2013  November 1994  (1 year 1 month) Tateyama, Japan Provided database and system administrative support for joint Intel / NPNX Flash project. VMS System Adminstrator and Data Base Adminstration Intel Corporation November 1993  \u2013  November 1994  (1 year 1 month) Tateyama, Japan Provided database and system administrative support for joint Intel / NPNX Flash project. Test Engineer Intel Corporation November 1992  \u2013  November 1993  (1 year 1 month) Folsom CA Test engineer working with Japanese Advantest company for integrating their tester with Intel data systems for testing of Flash memories as part of Intel / NPNX joint project.  Test Engineer Intel Corporation November 1992  \u2013  November 1993  (1 year 1 month) Folsom CA Test engineer working with Japanese Advantest company for integrating their tester with Intel data systems for testing of Flash memories as part of Intel / NPNX joint project.  Sort Test Engineer Intel Corporation January 1987  \u2013  November 1992  (5 years 11 months) Sort Test Engineer and Windows Application development. Worked on developing sort test programs for Intel EPROM memories as well as Windows Application development (Win16) for analysis and graphics of data generated. Experience on VMS, RS1, DEC Pathworks, Windows, PLM, C/C++. Optimization of sort test patterns in assembly resulting in significant reduction in test time reduction and capital savings. Developed first version of data analysis application \"CB\"\u200b that parsed 'datalog' files directly and graphed results. Sort Test Engineer Intel Corporation January 1987  \u2013  November 1992  (5 years 11 months) Sort Test Engineer and Windows Application development. Worked on developing sort test programs for Intel EPROM memories as well as Windows Application development (Win16) for analysis and graphics of data generated. Experience on VMS, RS1, DEC Pathworks, Windows, PLM, C/C++. Optimization of sort test patterns in assembly resulting in significant reduction in test time reduction and capital savings. Developed first version of data analysis application \"CB\"\u200b that parsed 'datalog' files directly and graphed results. Class Test Engineer Intel Corporation June 1986  \u2013  December 1986  (7 months) Folsom, CA Development of class test programs for EPROMS and OTP PROMS. Work in custom tester language and assembly. Class Test Engineer Intel Corporation June 1986  \u2013  December 1986  (7 months) Folsom, CA Development of class test programs for EPROMS and OTP PROMS. Work in custom tester language and assembly. Skills Semiconductors Debugging Design of Experiments Failure Analysis Embedded Systems SPC IC JMP Data Modeling Cross-functional Team... Data Analysis ASIC Intel Microsoft SQL Server Oracle Database Teradata Data Warehouse Big Data C++ C# ODBC TCP/IP Network Communications Windows software... User Interface Design 2D graphics Data Scientist See 11+ \u00a0 \u00a0 See less Skills  Semiconductors Debugging Design of Experiments Failure Analysis Embedded Systems SPC IC JMP Data Modeling Cross-functional Team... Data Analysis ASIC Intel Microsoft SQL Server Oracle Database Teradata Data Warehouse Big Data C++ C# ODBC TCP/IP Network Communications Windows software... User Interface Design 2D graphics Data Scientist See 11+ \u00a0 \u00a0 See less Semiconductors Debugging Design of Experiments Failure Analysis Embedded Systems SPC IC JMP Data Modeling Cross-functional Team... Data Analysis ASIC Intel Microsoft SQL Server Oracle Database Teradata Data Warehouse Big Data C++ C# ODBC TCP/IP Network Communications Windows software... User Interface Design 2D graphics Data Scientist See 11+ \u00a0 \u00a0 See less Semiconductors Debugging Design of Experiments Failure Analysis Embedded Systems SPC IC JMP Data Modeling Cross-functional Team... Data Analysis ASIC Intel Microsoft SQL Server Oracle Database Teradata Data Warehouse Big Data C++ C# ODBC TCP/IP Network Communications Windows software... User Interface Design 2D graphics Data Scientist See 11+ \u00a0 \u00a0 See less Education Purdue University 1981  \u2013 1986 Purdue University 1981  \u2013 1986 Purdue University 1981  \u2013 1986 Purdue University 1981  \u2013 1986 ", "Experience Platform Application Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Chandler Arizona Firmware support for our Customers within our Micro Server Group for our Avoton and Denverton platforms.  \nCoordination of our Denverton Firmware release process and all related collateral. \nDefine distribution processes for our Firmware and Collateral. Platform Application Engineer Intel Corporation October 2010  \u2013  March 2014  (3 years 6 months) Chandler Firmware Responsiveness Application Engineer responsible for working to get all the BIOS to Boot in 2 seconds and resume from S3 in 200ms. I was also responsible for licensing the BIOS Reference code to our OEM's and customers. Platform Marketing Engineer Intel Corporation February 2009  \u2013  September 2010  (1 year 8 months) Chandler, Arizona Platform Application Engineering Manager Intel Corporation October 2004  \u2013  February 2009  (4 years 5 months) Chandler, AZ -\tManaging a team of 15 Engineers that provide Customer support for all DHG Platforms utilizing Quad and HSD \n-\tAchieved Top notch Management Survey Results \n-\tGrew the team from 8 to 15 Engineers \n-\tManaged DHG Programs, Canmore, Sodaville and Groveland Platform Application Engineer Intel Corporation October 2003  \u2013  October 2004  (1 year 1 month) Chandler, AZ -\tProvide Customer support for all IPD Platforms utilizing Quad and Tibet \n-\tProject Management for IPD Roadmap Products \n-\tAssist with Process improvements \n-\tIBV Relationship Management Software Engineer Intel Corporation June 2001  \u2013  October 2003  (2 years 5 months) Chandler, AZ -\tPorted IBV\u2019s BIOS to 8 internal platforms \n-\tAuthored Knowledge Base Internal Question and Answer Web Site \n-\tGranted Patent 6,282,575 for Network Rerouting Platform Application Engineering Lead Intel Corporation February 1999  \u2013  June 2001  (2 years 5 months) Chandler, AZ -\tManage Driver products for distribution to customers under all RTOS platforms. \n-\tCoordinated teams to deliver products to their schedules. \n-\tReleased 10 drivers for the Windows CE platform using the PLC process. \n-\tDeveloped test plans and executed/automated tests based on plan. \n-\tAll documentation including release notes and FAQ for developer Website release. \n-\tWinner Software Quality Award. \n-\tRecognized for outstanding and continued efforts furthering Intel\u2019s success at NCR. \n-\tPerformed a self-assessment for CMM certification. \n-\tProvide 3rd level support for all released products. \n-\tLeveraged PVCS to support PLC project deliverables. \n-\tEClassroom project - provided a solution to boot a diskless Windows 98 Client to an NT Server utilizing PXE. Technical Marketing Engineering Manager Intel Corporation July 1997  \u2013  February 1999  (1 year 8 months) Chandler, AZ Managed 5 Application Engineers, performing Application distribution at Intel. \nDRA for Engineering Intel Software Supply, Packaged applications for distribution at Intel. \nCreated the Process and Procedure Documentation for the Applications Engineering position. \nWorked with customers for their applications to be deployment at Intel. \nPatented DTAS, An application for dynamic technical support. Authored DTAS prototype. \n4 additional patents submitted for workflow of automated distribution of applications. Validation Engineer Intel Corporation October 1995  \u2013  July 1997  (1 year 10 months) Chandler, Arizona Validation of Intel CablePort Cable Modem and network infrastructure. \nHired a team of 5 engineers to perform Validation of the CablePort Modem and Network \nTraveled the world for various Cable Industry Events for the demonstration of Intel CablePort Computer Analyst Cruise America May 1991  \u2013  October 1995  (4 years 6 months) Miami/Fort Lauderdale Area Responsible for Programming in Colbol, Dibol for their multitue of systems throught the world. Systems included Batch as well as real time applications that corrdinated their reservation system throughtouth their dealer and travel agent network world wide. Computer Operator AMF Bowling Products Group January 1985  \u2013  May 1987  (2 years 5 months) Westbury, NY AMF had 16 subsidaries, Harley, Voit, Hattaras etc. I was a Computer Operator for the Corporate Office which was responsible for running all computer operations for the company worldwide. Platform Application Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Chandler Arizona Firmware support for our Customers within our Micro Server Group for our Avoton and Denverton platforms.  \nCoordination of our Denverton Firmware release process and all related collateral. \nDefine distribution processes for our Firmware and Collateral. Platform Application Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Chandler Arizona Firmware support for our Customers within our Micro Server Group for our Avoton and Denverton platforms.  \nCoordination of our Denverton Firmware release process and all related collateral. \nDefine distribution processes for our Firmware and Collateral. Platform Application Engineer Intel Corporation October 2010  \u2013  March 2014  (3 years 6 months) Chandler Firmware Responsiveness Application Engineer responsible for working to get all the BIOS to Boot in 2 seconds and resume from S3 in 200ms. I was also responsible for licensing the BIOS Reference code to our OEM's and customers. Platform Application Engineer Intel Corporation October 2010  \u2013  March 2014  (3 years 6 months) Chandler Firmware Responsiveness Application Engineer responsible for working to get all the BIOS to Boot in 2 seconds and resume from S3 in 200ms. I was also responsible for licensing the BIOS Reference code to our OEM's and customers. Platform Marketing Engineer Intel Corporation February 2009  \u2013  September 2010  (1 year 8 months) Chandler, Arizona Platform Marketing Engineer Intel Corporation February 2009  \u2013  September 2010  (1 year 8 months) Chandler, Arizona Platform Application Engineering Manager Intel Corporation October 2004  \u2013  February 2009  (4 years 5 months) Chandler, AZ -\tManaging a team of 15 Engineers that provide Customer support for all DHG Platforms utilizing Quad and HSD \n-\tAchieved Top notch Management Survey Results \n-\tGrew the team from 8 to 15 Engineers \n-\tManaged DHG Programs, Canmore, Sodaville and Groveland Platform Application Engineering Manager Intel Corporation October 2004  \u2013  February 2009  (4 years 5 months) Chandler, AZ -\tManaging a team of 15 Engineers that provide Customer support for all DHG Platforms utilizing Quad and HSD \n-\tAchieved Top notch Management Survey Results \n-\tGrew the team from 8 to 15 Engineers \n-\tManaged DHG Programs, Canmore, Sodaville and Groveland Platform Application Engineer Intel Corporation October 2003  \u2013  October 2004  (1 year 1 month) Chandler, AZ -\tProvide Customer support for all IPD Platforms utilizing Quad and Tibet \n-\tProject Management for IPD Roadmap Products \n-\tAssist with Process improvements \n-\tIBV Relationship Management Platform Application Engineer Intel Corporation October 2003  \u2013  October 2004  (1 year 1 month) Chandler, AZ -\tProvide Customer support for all IPD Platforms utilizing Quad and Tibet \n-\tProject Management for IPD Roadmap Products \n-\tAssist with Process improvements \n-\tIBV Relationship Management Software Engineer Intel Corporation June 2001  \u2013  October 2003  (2 years 5 months) Chandler, AZ -\tPorted IBV\u2019s BIOS to 8 internal platforms \n-\tAuthored Knowledge Base Internal Question and Answer Web Site \n-\tGranted Patent 6,282,575 for Network Rerouting Software Engineer Intel Corporation June 2001  \u2013  October 2003  (2 years 5 months) Chandler, AZ -\tPorted IBV\u2019s BIOS to 8 internal platforms \n-\tAuthored Knowledge Base Internal Question and Answer Web Site \n-\tGranted Patent 6,282,575 for Network Rerouting Platform Application Engineering Lead Intel Corporation February 1999  \u2013  June 2001  (2 years 5 months) Chandler, AZ -\tManage Driver products for distribution to customers under all RTOS platforms. \n-\tCoordinated teams to deliver products to their schedules. \n-\tReleased 10 drivers for the Windows CE platform using the PLC process. \n-\tDeveloped test plans and executed/automated tests based on plan. \n-\tAll documentation including release notes and FAQ for developer Website release. \n-\tWinner Software Quality Award. \n-\tRecognized for outstanding and continued efforts furthering Intel\u2019s success at NCR. \n-\tPerformed a self-assessment for CMM certification. \n-\tProvide 3rd level support for all released products. \n-\tLeveraged PVCS to support PLC project deliverables. \n-\tEClassroom project - provided a solution to boot a diskless Windows 98 Client to an NT Server utilizing PXE. Platform Application Engineering Lead Intel Corporation February 1999  \u2013  June 2001  (2 years 5 months) Chandler, AZ -\tManage Driver products for distribution to customers under all RTOS platforms. \n-\tCoordinated teams to deliver products to their schedules. \n-\tReleased 10 drivers for the Windows CE platform using the PLC process. \n-\tDeveloped test plans and executed/automated tests based on plan. \n-\tAll documentation including release notes and FAQ for developer Website release. \n-\tWinner Software Quality Award. \n-\tRecognized for outstanding and continued efforts furthering Intel\u2019s success at NCR. \n-\tPerformed a self-assessment for CMM certification. \n-\tProvide 3rd level support for all released products. \n-\tLeveraged PVCS to support PLC project deliverables. \n-\tEClassroom project - provided a solution to boot a diskless Windows 98 Client to an NT Server utilizing PXE. Technical Marketing Engineering Manager Intel Corporation July 1997  \u2013  February 1999  (1 year 8 months) Chandler, AZ Managed 5 Application Engineers, performing Application distribution at Intel. \nDRA for Engineering Intel Software Supply, Packaged applications for distribution at Intel. \nCreated the Process and Procedure Documentation for the Applications Engineering position. \nWorked with customers for their applications to be deployment at Intel. \nPatented DTAS, An application for dynamic technical support. Authored DTAS prototype. \n4 additional patents submitted for workflow of automated distribution of applications. Technical Marketing Engineering Manager Intel Corporation July 1997  \u2013  February 1999  (1 year 8 months) Chandler, AZ Managed 5 Application Engineers, performing Application distribution at Intel. \nDRA for Engineering Intel Software Supply, Packaged applications for distribution at Intel. \nCreated the Process and Procedure Documentation for the Applications Engineering position. \nWorked with customers for their applications to be deployment at Intel. \nPatented DTAS, An application for dynamic technical support. Authored DTAS prototype. \n4 additional patents submitted for workflow of automated distribution of applications. Validation Engineer Intel Corporation October 1995  \u2013  July 1997  (1 year 10 months) Chandler, Arizona Validation of Intel CablePort Cable Modem and network infrastructure. \nHired a team of 5 engineers to perform Validation of the CablePort Modem and Network \nTraveled the world for various Cable Industry Events for the demonstration of Intel CablePort Validation Engineer Intel Corporation October 1995  \u2013  July 1997  (1 year 10 months) Chandler, Arizona Validation of Intel CablePort Cable Modem and network infrastructure. \nHired a team of 5 engineers to perform Validation of the CablePort Modem and Network \nTraveled the world for various Cable Industry Events for the demonstration of Intel CablePort Computer Analyst Cruise America May 1991  \u2013  October 1995  (4 years 6 months) Miami/Fort Lauderdale Area Responsible for Programming in Colbol, Dibol for their multitue of systems throught the world. Systems included Batch as well as real time applications that corrdinated their reservation system throughtouth their dealer and travel agent network world wide. Computer Analyst Cruise America May 1991  \u2013  October 1995  (4 years 6 months) Miami/Fort Lauderdale Area Responsible for Programming in Colbol, Dibol for their multitue of systems throught the world. Systems included Batch as well as real time applications that corrdinated their reservation system throughtouth their dealer and travel agent network world wide. Computer Operator AMF Bowling Products Group January 1985  \u2013  May 1987  (2 years 5 months) Westbury, NY AMF had 16 subsidaries, Harley, Voit, Hattaras etc. I was a Computer Operator for the Corporate Office which was responsible for running all computer operations for the company worldwide. Computer Operator AMF Bowling Products Group January 1985  \u2013  May 1987  (2 years 5 months) Westbury, NY AMF had 16 subsidaries, Harley, Voit, Hattaras etc. I was a Computer Operator for the Corporate Office which was responsible for running all computer operations for the company worldwide. Skills Computer Architecture SoC Intel Embedded Systems Semiconductors Debugging Firmware Processors ASIC Device Drivers Embedded Software Hardware Architecture Microprocessors IC Semiconductor Industry PCIe USB See 2+ \u00a0 \u00a0 See less Skills  Computer Architecture SoC Intel Embedded Systems Semiconductors Debugging Firmware Processors ASIC Device Drivers Embedded Software Hardware Architecture Microprocessors IC Semiconductor Industry PCIe USB See 2+ \u00a0 \u00a0 See less Computer Architecture SoC Intel Embedded Systems Semiconductors Debugging Firmware Processors ASIC Device Drivers Embedded Software Hardware Architecture Microprocessors IC Semiconductor Industry PCIe USB See 2+ \u00a0 \u00a0 See less Computer Architecture SoC Intel Embedded Systems Semiconductors Debugging Firmware Processors ASIC Device Drivers Embedded Software Hardware Architecture Microprocessors IC Semiconductor Industry PCIe USB See 2+ \u00a0 \u00a0 See less Education Briarcliffe College CS,  Computer Science 1984  \u2013 1984 Briarcliffe College CS,  Computer Science 1984  \u2013 1984 Briarcliffe College CS,  Computer Science 1984  \u2013 1984 Briarcliffe College CS,  Computer Science 1984  \u2013 1984 ", "Summary A dynamic, self-starter who excels at accomplishing difficult tasks on accelerated timelines. With 11+ years of professional experience in type 3, 4 HDI board design, smartphone design, and RF/Modem board design. Recognized for keen ability to improve product designs, increase team efficiency, and decrease the need for re-engineering. Looking to obtain a Sr. Platform Engineering, Modem Engineering, Program Management, or Management position where my leadership, experience, and knowledge in engineering can be used effectively to promote an organization\u2019s growth, profitability, and mission. Summary A dynamic, self-starter who excels at accomplishing difficult tasks on accelerated timelines. With 11+ years of professional experience in type 3, 4 HDI board design, smartphone design, and RF/Modem board design. Recognized for keen ability to improve product designs, increase team efficiency, and decrease the need for re-engineering. Looking to obtain a Sr. Platform Engineering, Modem Engineering, Program Management, or Management position where my leadership, experience, and knowledge in engineering can be used effectively to promote an organization\u2019s growth, profitability, and mission. A dynamic, self-starter who excels at accomplishing difficult tasks on accelerated timelines. With 11+ years of professional experience in type 3, 4 HDI board design, smartphone design, and RF/Modem board design. Recognized for keen ability to improve product designs, increase team efficiency, and decrease the need for re-engineering. Looking to obtain a Sr. Platform Engineering, Modem Engineering, Program Management, or Management position where my leadership, experience, and knowledge in engineering can be used effectively to promote an organization\u2019s growth, profitability, and mission. A dynamic, self-starter who excels at accomplishing difficult tasks on accelerated timelines. With 11+ years of professional experience in type 3, 4 HDI board design, smartphone design, and RF/Modem board design. Recognized for keen ability to improve product designs, increase team efficiency, and decrease the need for re-engineering. Looking to obtain a Sr. Platform Engineering, Modem Engineering, Program Management, or Management position where my leadership, experience, and knowledge in engineering can be used effectively to promote an organization\u2019s growth, profitability, and mission. Experience Sr. Platform Engineer Intel Corporation May 2015  \u2013 Present (4 months) Portland, Oregon Area Sr. Platform/Modem Engineer Intel Corporation September 2013  \u2013  May 2015  (1 year 9 months) Portland, Oregon Area Sr. Platform/Smartphone Design Engineer Intel Corporation May 2012  \u2013  September 2013  (1 year 5 months) Portland, Oregon Area Sr. Processor Application Engineer Intel Corporation February 2011  \u2013  May 2012  (1 year 4 months) Portland, Oregon Area Sr. Platform Application Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Portland, Oregon Area System Platform Engineer Intel Corporation December 2009  \u2013  June 2010  (7 months) Portland, Oregon Area Lead Hardware Design Engineer Intel Corporation June 2005  \u2013  December 2009  (4 years 7 months) Portland, Oregon Area Hardware Validation Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Portland, Oregon Area Hardware Networking Engineer IBM October 2000  \u2013  June 2004  (3 years 9 months) Raleigh-Durham, North Carolina Area Sr. Platform Engineer Intel Corporation May 2015  \u2013 Present (4 months) Portland, Oregon Area Sr. Platform Engineer Intel Corporation May 2015  \u2013 Present (4 months) Portland, Oregon Area Sr. Platform/Modem Engineer Intel Corporation September 2013  \u2013  May 2015  (1 year 9 months) Portland, Oregon Area Sr. Platform/Modem Engineer Intel Corporation September 2013  \u2013  May 2015  (1 year 9 months) Portland, Oregon Area Sr. Platform/Smartphone Design Engineer Intel Corporation May 2012  \u2013  September 2013  (1 year 5 months) Portland, Oregon Area Sr. Platform/Smartphone Design Engineer Intel Corporation May 2012  \u2013  September 2013  (1 year 5 months) Portland, Oregon Area Sr. Processor Application Engineer Intel Corporation February 2011  \u2013  May 2012  (1 year 4 months) Portland, Oregon Area Sr. Processor Application Engineer Intel Corporation February 2011  \u2013  May 2012  (1 year 4 months) Portland, Oregon Area Sr. Platform Application Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Portland, Oregon Area Sr. Platform Application Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Portland, Oregon Area System Platform Engineer Intel Corporation December 2009  \u2013  June 2010  (7 months) Portland, Oregon Area System Platform Engineer Intel Corporation December 2009  \u2013  June 2010  (7 months) Portland, Oregon Area Lead Hardware Design Engineer Intel Corporation June 2005  \u2013  December 2009  (4 years 7 months) Portland, Oregon Area Lead Hardware Design Engineer Intel Corporation June 2005  \u2013  December 2009  (4 years 7 months) Portland, Oregon Area Hardware Validation Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Portland, Oregon Area Hardware Validation Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Portland, Oregon Area Hardware Networking Engineer IBM October 2000  \u2013  June 2004  (3 years 9 months) Raleigh-Durham, North Carolina Area Hardware Networking Engineer IBM October 2000  \u2013  June 2004  (3 years 9 months) Raleigh-Durham, North Carolina Area Skills Electrical Engineering Computer Architecture C++ Java Hardware Design Computer Hardware Hardware Architecture SoC Processors Hardware Circuit Design Debugging Engineering IC PCB design Intel PCIe PCB Design See 3+ \u00a0 \u00a0 See less Skills  Electrical Engineering Computer Architecture C++ Java Hardware Design Computer Hardware Hardware Architecture SoC Processors Hardware Circuit Design Debugging Engineering IC PCB design Intel PCIe PCB Design See 3+ \u00a0 \u00a0 See less Electrical Engineering Computer Architecture C++ Java Hardware Design Computer Hardware Hardware Architecture SoC Processors Hardware Circuit Design Debugging Engineering IC PCB design Intel PCIe PCB Design See 3+ \u00a0 \u00a0 See less Electrical Engineering Computer Architecture C++ Java Hardware Design Computer Hardware Hardware Architecture SoC Processors Hardware Circuit Design Debugging Engineering IC PCB design Intel PCIe PCB Design See 3+ \u00a0 \u00a0 See less Education North Carolina State University B.S,  Computer & Electrical Engineering 2000  \u2013 2004 North Carolina State University B.S,  Computer & Electrical Engineering 2000  \u2013 2004 North Carolina State University B.S,  Computer & Electrical Engineering 2000  \u2013 2004 North Carolina State University B.S,  Computer & Electrical Engineering 2000  \u2013 2004 Honors & Awards ", "Experience Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Skills Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Skills  Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Education The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 ", "Experience SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) Skills DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less Skills  DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 ", "Skills Testing Embedded Systems Debugging Semiconductors Mobile Devices Intel PCB design Product Management Skills  Testing Embedded Systems Debugging Semiconductors Mobile Devices Intel PCB design Product Management Testing Embedded Systems Debugging Semiconductors Mobile Devices Intel PCB design Product Management Testing Embedded Systems Debugging Semiconductors Mobile Devices Intel PCB design Product Management ", "Summary \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics Summary \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics \u2022 Skilled technical training engineer with a strong background in electromagnetics  \n\u2022 Demonstrated ability to manage and complete complex tasks and projects  \n\u2022 Proven leadership skills managing processes, products, work flow all while utilizing six sigma methodology  \n\u2022 Acknowledged expertise in developing engaging and effective eLearning and Instructor-Led equipment training  \n\u2022 Intimate knowledge CRI, PBET, Task Analysis, Evaluation Methodology, and Metrics Experience Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Global Training and Documentation Course Developer ASM America May 2013  \u2013 Present (2 years 4 months) Phoenix, AZ Design and deliver Instructor-Led Training, develop Web/Computer-Based Training and instructor-led/facilitated Distance Learning \u2013 including perform needs assessment, develop learning objectives, student certification, tracking and follow-up measurement \u2013 on complex electromechanical equipment. Work with Subject Matter Experts, engineers, programmers, technical writers and illustrators to create engaging, interactive, instructionally sound eLearning and instructor-led courses. Convert existing courses to modular format (basic, intermediate and advanced levels), create and update student guides and instructor manuals. Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Trainer Tooling U-SME 2013  \u2013  2014  (1 year) Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Corporate Trainer and Performance Technologist CloudBlue Technologies, Inc. November 2011  \u2013  January 2013  (1 year 3 months) Chandler, AZ - Designed and implemented a company-wide training program from scratch around the Articulate platform for this reverse logistics (recycling) company, including job performance analysis and job aids. \n- Converted 16 New Employee Orientation instructor-led classes into Web-Based Training classes.  \n- Developed 2 DOT-compliant forklift classes which reduced accidents to zero for 8 months.  \n- Created 22 BlueIQ classes for in-house developed factory ERP system for 150 Line workers - all 7 locations experienced a 21% increase in WIP processing, decreased product receiving and shipping TPT, and a 28% decrease in product misprocessing.  \n- Implemented a Read-and-Understand system that tracked worker acknowledgement to process changes.  \n- System Administrator for the Articulate Online eLearning site \u2013 configured users, assigned classes, and maintained Certification integrity. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Training Engineer & Human Performance Technologist Intel Corporation August 2005  \u2013  November 2011  (6 years 4 months) Chandler, AZ - Documented the internal group\u2019s business processes using six sigma methods in order to reduce non-value added steps and standardize work output, producing 17 desk-top procedures and 15 job aids.  \n- Oversaw contractual compliance of 6 Tier 1 multi-national Japanese & US semiconductor manufacturing system suppliers to ensure ISD, critical skill content, safety, quality, burst capacity, and meet on-time delivery of supplier-provided training to Technicians in support of leading edge fab processes.  \n- Led key elements of negotiations of multi-year billion-dollar contracts which produced cost savings for training totaling $3.5Mil through streamlining of requirements, resulting in quantifiable supplier FSE hiring avoidance, and innovative Distance Learning programs that increased Technician productivity and resulting profitability of the corporation.  \n- Drove suppliers to develop and deliver manuals and training to meet aggressive tool installation timelines for 1 European, 1 Asian, and 2 US Fabs with a PAS of 98%. Reduced one critical high-risk supplier to low risk in 4 mo by performing an assessment, identifying innovative solutions, and continued the upward trend by managing the continuous improvement deliverables. Received a TMG Divisional Award for \u201cSuperior supplier management and timely decreased Risk Reduction\u201d.  \n- Increased fab Technician effectiveness by monitoring their performance on the factory floor and by providing the individual what was needed \u2013 documentation, job aids, data systems, skills refreshing, and where the performance data supports it, requiring the documentation and training delivered by the supplier to be revised to meet factory needs. Created on-boarding requirements for Intel\u2019s first Chinese fab by developing a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sort/Assembly/Test Equipment Training Manger Intel Corporation January 2001  \u2013  August 2005  (4 years 8 months) Chandler, AZ - Managed and developed a multi-national team of 7 technical training engineers responsible for the timely delivery of world-wide supplier-provided equipment manuals and training.  \n- Ensured that each team member worked at grade level and had appropriate scope to be competitive while achieving individual and group results, and managed yearly discretionary budget totaling $1mil.  \n- Consultant to senior management on projects and matters regarding policy and practices along with establishing strategic plans and objectives for the organization. \n- Chaired the Accelerated Equipment Skills Acquisition team which developed and implemented a strategy that accomplished simultaneous delivery of supplier FSE-level skills to Technicians in 5 Asian-based factories in 2005.  \n- Responsible for several firsts - created and implemented the: annual \u201cTraining Supplier of the Year\u201d award, A/T Operations Training Documentation Standard, utilization of the VisaNetwork.com site to aid a large amount of international student travelers, and usage of the DISC Profile across the department to aid in strong team creation. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Sr. Technical Training Engineer A/T Team Leader Intel Corporation December 1994  \u2013  January 2001  (6 years 2 months) Chandler, AZ - Coordinated an inter-company team of 12 technical training engineers that ensured the ISD, content, quality, quantity, and timeliness of supplier-delivered training to intel SECC, C4 and uBGA manufacturing technicians in Costa Rica, Ireland, Philippines, Malaysia, and China.  \n- Built supplier relationships, managed development and delivery of supplier training classes, contractual compliance, and delivered 7 training classes to suppliers on dealing with intel effectively.  \n- Applied technical and training expertise to solve factory equipment performance and training problems and provide solutions using 7-step problem solving and effective communication with ESL employees.  \n- Created a \u2018basics\u2019 curriculum that included schematic reading; electrical, mechanical, & pneumatic theory and hands on labs; usage of hand tools & electrical test equipment; and troubleshooting theory & practice.  \n- Created instructor\u2019s guides and delivered train-the-trainer classes. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Assembly Test Development Thermal/Mechanical Tools and Analysis Engineer Intel Corporation August 1992  \u2013  December 1994  (2 years 5 months) Chandler, AZ - Specified, designed, implemented, wrote excel software code and validated thermal-characterization wind tunnel data-acquisition system.  \n- Specified, designed, implemented, wrote excel software code and validated an on-line transient thermal-characterization data-acquisition system for the P54C package.  \n- Performed a thermal analysis of laptop PCs which resulted in the concept of board-effect on package thermal resistances. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Total Quality Management Engineer Intel Corporation August 1991  \u2013  August 1992  (1 year 1 month) Chandler, AZ - Rewrote the technical training for non-technical people class and produced class material and instructor's notes.  \n- Analyzed impact to production flow, scheduling, process equipment and operator training of a proposed change to mil-std-883d method 1014.9 and coded a mathcad program to calculate bomb time of the Howl & Mann Equation. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Fab 6 Thin Films Process Engineer Intel Corporation May 1990  \u2013  August 1991  (1 year 4 months) Chandler, AZ - Resolved two process problems that occurred on five products manufactured using a single layer metal process by designing two SAS factorial experiments to statistically determine the factors causing the excursion based on historical sem data, IV measurements and literature search describing the causes of increased n-type contact resistance (rcn+) and passivation induced metal line voiding.  \n- Wrote an optical inspection procedure to facilitate inspection of a large number of wafers with metal line voiding. \n- Characterized a Genus LPCVD tungsten silicide deposition reactor by taking RGA scans under a variety of reactor conditions, documenting the project with a catalog of scans and a detailed RGA operation specification, then trained process engineers and technicians in the use of the RGA. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Sr. Fastpath 370 I/O Channel And Control Unit Hardware Engineer Intel Corporation August 1988  \u2013  May 1990  (1 year 10 months) Deer Valley, AZ - Design/debug of Multibus I 80286/80386 processor based logic.  \n- Prepared engineering documentation of the base product, new features and upgrades and provided ongoing manufacturing support.  \n- Structured the build documentation consisting of MAIs, travelers, configuration and option paperwork, for ease of manufacturing in a remote site. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Corporate Training Specialist Intel Corporation August 1986  \u2013  August 1988  (2 years 1 month) Deer Valley, AZ - Delivered microprocessor software and hardware training classes to Intel customers.  \n- Designed, developed, and evaluated the effectiveness of training.  \n- Helped to resolve customer technical issues working with process engineers and incorporate findings into the training in order to improve the training materials.  \n- Performed ROI and needs analysis to determine if a new course was required and ensured strict adherence to schedule milestones, completeness and technical correctness of course content.  \n- Developed the detailed instructional course objectives, generated the syllabus and defined course structure, and produced the course material and instructor's guide. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Distinguished Visiting Lecturer Northern Arizona University September 1986  \u2013  July 1987  (11 months) Flagstaff, AZ - Taught nine Junior/Senior level classes and associated laboratories during first Intel sabbatical.  \n- Developed curriculum which emphasized the use of Intel semiconductor devices and purchased laboratory equipment with a focus toward current industry micro-controller practice. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Systems Design Engineer Intel Corporation February 1983  \u2013  August 1986  (3 years 7 months) Deer Valley, AZ - Specified, designed, implemented and validated integrated systems products and qualified OEM peripheral devices.  \n- Brought two systems products from conception to fully specified functionality in six months.  \n- Improved reliability and assembly labor time while reducing design cost.  \n- Performed design analysis of the device under test for adherence to solid design practices in the areas of microprocessor controller interface, analog read/write electronics, servo system implementation, and mechanical integrity and reliability.  \n- Drove vendor corrective action and problem resolution in timely manner. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Senior Manufacturing Engineer Intel Corporation August 1981  \u2013  February 1983  (1 year 7 months) Deer Valley, AZ - Supervised three junior engineers and brought three major new products from design into production.  \n- Ensured all necessary documentation was clean and in place, all required tooling and processes were available and stable, and line operators were trained.  \n- Conceived and implemented cost reduction programs on several existing products which saved in excess of $250,000 annually. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Solid State Disk Product Engineer Intel Corporation April 1979  \u2013  August 1981  (2 years 5 months) Deer Valley, AZ - Helped to design first storage system using solid state memory devices that emulated disk storage.  \n- Provided both field and production support of problematic systems.  \n- Improved the products electro magnetic (EMI) capability.  \n- Resolved several major logic and power design problems. Skills ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less Skills  ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less ISD Certified in... Certified in... Certified in Human... Analysis Technical Writing Instructional Design Six Sigma E-Learning Instructor-led Training Curriculum Development Evaluation Training Continuous Improvement Software Documentation Testing Technical Training Semiconductors Troubleshooting Cross-functional Team... Electronics Semiconductor Industry Manufacturing Management Quality Assurance SPC Process Engineering See 11+ \u00a0 \u00a0 See less Education Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Briarcliff Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Pace University-Pleasantville/Briarcliff Campus Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Arizona State University MS Electrical Engineering,  Electromagnetics Semiconductor Research Corp Fellow Briarcliff Briarcliff Briarcliff Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Lehigh University BS,  Electrical Engineering These were the hardest years of my life! Activities and Societies:\u00a0 Beta Tau Pace University-Pleasantville/Briarcliff Campus Pace University-Pleasantville/Briarcliff Campus Pace University-Pleasantville/Briarcliff Campus ", "Summary 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n Summary 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n Experience Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Languages English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less Skills  VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less Education University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 ", "Experience Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Skills Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Skills  Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Education University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 ", "Summary Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Summary Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Garment Manufacturing:  \n2014 We achieved ~20% export growth from $21M-$25M by enhanced facility, work environment improvement and capacity building. Committed to the growth path. New Global brand included in the matrix. Come and grow with us. 42% growth since 2013. Projected \n \nTechnology Innovation: \nContributed to the innovation of Intel Microprocessor over 15 years from Merced to Nehalem. My custom designed circuit blocks still processing your instruction as you are reading this summary. \n \nToying with ideas of high tech manufacturing; come collaborate. \nDeveloping sourcing destination for CPU design validation and Physical design outsourcing solutions.  Experience Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director & CEO Ehsan Garments Limited April 2012  \u2013 Present (3 years 5 months) Gazipur, Bangladesh VISION: Lead Bangladesh to be the\u00a0preferred\u00a0choice of Ready Made Garments; Be a role model of \"Brand Bangladesh\". \nMISSION: \n1. Double digit growth by capitalizing China Phenomenon;\u00a0 \n2. Climb up the value chain wowing the customer on delivery; \n3. Earn a better place to work. Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ Director of Technology Khaled Group of Companies April 2012  \u2013 Present (3 years 5 months) Dhaka, Bangladesh Adopt and integrate cutting edge technology solutions to shape a lean production line. Streamline R&D and quality control process. \nLeading Agro Brand in Bangladesh: http://www.nourish-poultry.com/ \nGroup of companies with the same mission: http://www.khaled-group.com/ On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. On Chip Fuse Array Design Engineer Intel Corporation April 2011  \u2013  July 2012  (1 year 4 months) Portland, Oregon Area Delivered complete implementation of 12Kbits latch-based digital array to store fuse bits of entirely new Intel classified architecture MCM. As it started from scratch, area estimation, gate delay calculation and other design collateral were estimated. Implementation hits the plan successfully including schedule, area, timing, power estimation and convergence. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. MCM level Shifter automated Design Engineer Intel Corporation February 2011  \u2013  March 2011  (2 months) Portland, Oregon Area Rescued an agile time critical project that need extra resources to perform physical design implementation of six synthesized Level shifter FUB for a CPU. Additional responsibility to help ramp up the cross-site design team with the methodology and tools of Converge Core Development Organization. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. i7 Core Component Design Engineer Intel Corporation May 2009  \u2013  January 2011  (1 year 9 months) Portland, Oregon Area Technology Innovator: Custom circuit designer of a complex multiplexor for memory load and store address in Memory-control-unit ( intel x86 micro archtitecture : Haswell: 22nm) Extremely challenging fully custom VLSI design in a highly complex, power & performance critical unit in the CPU.  \n \nContributor to Bottom-line: New topological optimized design to save valuable silicon real-estate, while still meeting power & performance envelope, and within safe design marginalities limit, in the vastly increased design complexity required in the 22nm process generation. As circuit expert, audited other engineer designed circuit block quality, timing to minimize post-silicon issues. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2007  \u2013  May 2008  (9 months) Portland, Oregon Area Team lead (Section owner) for two large circuit units (SQUID) for microprocessor Design project stepping (x-86 core micro architecture: Nehalem: 45nm). The circuit unit consists of multiple circuit blocks (~40 fubs), each owned by individual design engineers and Mask Designers.  \n \nResponsibilities included driving the solution for the silicon findings, ensure the golden database is populated with all the converged PV, quality, RV and layout.  \n \nSupervise Engs & MDs for circuit, layout execution goal, timeline and planning. Maintained various project indicators and schedules. \n \nFunctional Unit Block Designer of Project (x86 micro architecture: Core i3, i5, i7: Westmere: 32nm). This was a new state of the art process lead vehicle CPU. The design block has to meet Power targets (huge improvement on leakage reduction) and area constraints. Other responsibilities are physical design including place and route, PV improvements. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Component Design Engineer Intel Corporation September 2004  \u2013  July 2007  (2 years 11 months) Portland, Oregon Area Physical design and circuit design done for the CPU functionality of \u201cInstruction Queue Steering\u201d in two fub for a brand new architecture, manufactured in state of the art 45nm process technology.  \n \nThe circuits were drawn from the scratch, placedand routed in a very high density area. Responsibilities included circuit drawing form RTL codes, optimized the circuitry based on PV spec and area constrains, feedback to RTL, meet Process Quality goals. \n \nLibrary Cell designer for 45nm process technology project lead vehicle. Responsibility includes schematics design and verification, generated PV collateral; verify the robustness of the library cell by strictly adhering to the design methodology and quality checks. Designed mostly complex mux gates, nor-nand mux latches, and other basic cell. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. Validation Pattern Generation Engineer Intel Corporation October 2003  \u2013  September 2004  (1 year) Portland, Oregon Area \uf02d\tWorked on Xeon server processor design team where responsibility includes test pattern generation for silicon debug.  \n\uf02d\tUsed various setting of the chip, such as bus clock ratio, cache size to generate test patterns using same architectural functional tests that were used to validate the RTL functionality. \n\uf02d\tRun regression runs and debug various functional failures as well as tool issues. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. AVPS Engineer/ Product Engineer Intel Corporation February 1999  \u2013  September 2003  (4 years 8 months) Santa Clara, California Worked with the System validation team to develop validation IP for the VMX (Mirtual Mode Execution), SMX (Secure Mode Execution). This was a temp assignment to help SV team. \n \nTeam player of a small group of engineers with a challenge of \u201cIA-32 functional test-suite\u201d migration to IA-64 design environment to quickly develop verification content of that project. \n \n\uf02d\tChallenges included finding a solution to initialize the processor abstraction layer (PAL).  \n\uf02d\tPre-setting test conditions such as cache pre-load. \n \nWorked as a Architecture Validation Engineer for IA-64 microprocessor design team \n \n\uf02d\tWrite template based test cases utilizing IA-64 instruction set architecture to verify correctness, such as bus snoop, write back cache function etc. \n\uf02d\tRoot cause functional test failure and pin pointing RTL code causing that failure. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Quality Reliability Engineer Intel Corporation September 1997  \u2013  January 1999  (1 year 5 months) Folsom, California \uf02d\tPublished, integrated the flow and certification testing plan for ATPG technology for ISCAN and Data Path Direct Access Test (DPDAT).  \n \n\uf02d\tConducted benchmarking experiments of CPU timing against fault coverage for methodology development. Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Teaching Assistant Purdue University January 1997  \u2013  July 1997  (7 months) West Lafayette, Indiana Area Phy 101 \nElectronics Lab Languages English Bangla Hindi or Urdu Understand some Thai Understand some Arabic English Bangla Hindi or Urdu Understand some Thai Understand some Arabic English Bangla Hindi or Urdu Understand some Thai Understand some Arabic Skills Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Skills  Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Garment Manufacturing Entrepreneurship Start-ups Tilapia Breeding Microprocessors Poultry Feed Physical Design Circuit Design Apparel ASIC VLSI Debugging Integrated Circuit... Static Timing Analysis EDA Testing Clock Tree Synthesis Processors SoC Electronics IC Verilog Silicon CPU design SystemVerilog FPGA Designs Trunking Intel Mixed Signal Digital Design datapath design Chip Design Place and Route Clock Shielding Backend Design Hatchery Fashion Design Fast Food Fisheries Science Aquaculture See 26+ \u00a0 \u00a0 See less Education Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Purdue University MS Engg,  VLSI , Computer Architecture 1995  \u2013 1997 Hosted International music at the Purdue campus radio. \nTeaching Assistant of Phy 101, conduct class, grade homework, quiz. \nTeaching Assistant of Algebra for freshman. \nLab Assistant of Microelectronics lab. Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ Bangladesh University of Engineering and Technology Engineer's Degree,  Electrical and Electronics Engineering 1988  \u2013 1993 www.facebook.com/Buet87Foundation Activities and Societies:\u00a0 buet87.org/ ", "Experience Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Skills RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Skills  RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering ", "Skills Device Drivers Operating Systems Intel Computer Architecture Debugging Embedded Systems Perl TCL Algorithms Software Engineering Linux Kernel Simulations Multithreading C Processors Visual Studio See 1+ \u00a0 \u00a0 See less Skills  Device Drivers Operating Systems Intel Computer Architecture Debugging Embedded Systems Perl TCL Algorithms Software Engineering Linux Kernel Simulations Multithreading C Processors Visual Studio See 1+ \u00a0 \u00a0 See less Device Drivers Operating Systems Intel Computer Architecture Debugging Embedded Systems Perl TCL Algorithms Software Engineering Linux Kernel Simulations Multithreading C Processors Visual Studio See 1+ \u00a0 \u00a0 See less Device Drivers Operating Systems Intel Computer Architecture Debugging Embedded Systems Perl TCL Algorithms Software Engineering Linux Kernel Simulations Multithreading C Processors Visual Studio See 1+ \u00a0 \u00a0 See less ", "Experience Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Skills Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Skills  Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Education University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 ", "Experience SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products Languages Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Skills  Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 ", "Skills TCL C++ Perl Open Access VLSI VLSI CAD Synopsys tools Csh Gnuplot Object Oriented Design STL Static Timing Analysis Timing Low-power Design C Unix ClearCase Software Engineering Debugging Software Design CMOS Software Development CAD Physical Design Algorithms Semiconductors Programming See 12+ \u00a0 \u00a0 See less Skills  TCL C++ Perl Open Access VLSI VLSI CAD Synopsys tools Csh Gnuplot Object Oriented Design STL Static Timing Analysis Timing Low-power Design C Unix ClearCase Software Engineering Debugging Software Design CMOS Software Development CAD Physical Design Algorithms Semiconductors Programming See 12+ \u00a0 \u00a0 See less TCL C++ Perl Open Access VLSI VLSI CAD Synopsys tools Csh Gnuplot Object Oriented Design STL Static Timing Analysis Timing Low-power Design C Unix ClearCase Software Engineering Debugging Software Design CMOS Software Development CAD Physical Design Algorithms Semiconductors Programming See 12+ \u00a0 \u00a0 See less TCL C++ Perl Open Access VLSI VLSI CAD Synopsys tools Csh Gnuplot Object Oriented Design STL Static Timing Analysis Timing Low-power Design C Unix ClearCase Software Engineering Debugging Software Design CMOS Software Development CAD Physical Design Algorithms Semiconductors Programming See 12+ \u00a0 \u00a0 See less ", "Summary Seeking a challenging career opportunity located near Portland, OR in the field Mobile Software Development that will leverage my experience in Software Development, Configuration/Build Management, Systems Administration, and Validation. Summary Seeking a challenging career opportunity located near Portland, OR in the field Mobile Software Development that will leverage my experience in Software Development, Configuration/Build Management, Systems Administration, and Validation. Seeking a challenging career opportunity located near Portland, OR in the field Mobile Software Development that will leverage my experience in Software Development, Configuration/Build Management, Systems Administration, and Validation. Seeking a challenging career opportunity located near Portland, OR in the field Mobile Software Development that will leverage my experience in Software Development, Configuration/Build Management, Systems Administration, and Validation. Experience Senior Mobile Software Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Ultra Mobile Group, Intel Architecture Group \n\u2022\tImplemented changes to the Android Native Development Kit (NDK) to support Intel Architecture platform as part of the Ultra Mobile Android Enabling team. \n\u2022\tSupported Technical Marketing Engineers and partners in the use of the NDK; included identifying and fixing bugs in the NDK. \n\u2022\tFacilitated improvements to the Android build environment with a focus on IA platform. Senior SCM Product Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Hillsboro, OR Engineering Computing, Information Technologies \n\u2022\tIntel ClearCase Product Manager. Coordinating a global team of SCM Administrators in supporting ClearCase throughout Intel worldwide. Establishing and driving cross-site standards to enable consistent support practices and methodologies for customer groups across Intel. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of ClearCase with IBM Rational. Establishing support and license contracts for each support site across Intel.  \n\u2022\tProcess Improvement: Personally responsible for the design and implementation of several key process improvements for the global support of ClearCase: Deployment and Installation, Monitoring of critical processes and operations on both servers and clients, data analysis tool deployment, improvements to Backup and Recovery processes. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  January 2008  (1 year 4 months) Hillsboro, OR Enterprise Microprocessor Group, Digital Enterprise Group \n\u2022\tSoftware Development. Developed new software libraries using Microsoft Visual Studio to implement various Intel test methodologies on the Advantest ATE used for CPU testing.  \n\u2022\tAgile Process Lead. Certified as an Agile SCRUM Master. Held the role of both SCRUM member and SCRUM Master for two development teams within EMG. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of Test OS vendor for EMG TMM. Ensured that the EMG requirements were being appropriately prioritized against all Intel requests to the vendor.  \n\u2022\tBuild Engineer. Backup build engineer for the TMM test libraries released for production testing. Sr. Software Engineer Intel Corporation January 2004  \u2013  October 2006  (2 years 10 months) Hillsboro, OR Modular Communication Products Division, Digital Enterprise Group \n\u2022\tSystems Administration. Implemented a fault-tolerant server infrastructure for builds, databases, and file sharing including an automated tape library backup system; acquired most hardware via Intel\u2019s reclaim program for a savings of ~$10k. Primary interface with Northwest Engineering Computing (NWEC) to migrate the existing development environment to a standard environment under the NWEC support structure. \n\u2022\tChange Management Owner. Tool owner for Perforce revision control database including software upgrades, license management, performance, security policies, usage model, documentation, and direct user support. Primary technical owner for migration from Perforce to Rational ClearCase; including creating a porting tool. \n\u2022\tLinux Vendor Liaison. Primary contact for resolution of hot issues, Linux patches, and Board Support Packages. Enabled vendor to better support Intel by establishing a support contract, software licensing, and a Non-Disclosure Agreement for the sharing of source code. \n\u2022\tBuild Engineer. Primary build engineer for all firmware product lines for the Intel Chassis Management Module (CMM). Formalized and documented the build process for the CMM; extensive process improvements via software automation. Key contributor in developing/deploying a Change Control Process for Firmware Development team. Sr. Design Engineer Intel Corporation August 2000  \u2013  January 2004  (3 years 6 months) Hillsboro, OR Design for Testability, Desktop Products Group \n\u2022\tDebugged and developed production tests with Perl in a Linux environment, and assisted in post-silicon debug of DFT features. Generated new tools and tool improvements to increase automation efficiency and maintain revision control of code sources.  \n\u2022\tArchitected Array Design for Testability (DFT). Drove and documented POR for DFT required features, ensuring High-Volume Manufacturing test coverage goals were met for next generation processor (Nehalem). \n\u2022\tDFT Validation Manager for Intel\u00ae Pentium\u00ae 4 Processor. Managed pre-silicon software validation through simulations, ensuring all DFT features were functional.  \n\u2022\tManaged four virtual factory \u201cloaner\u201d employees during their on-the-job training for DFT features. \n\u2022\tSilicon Mode Architect for Intel Pentium 4 Processor: Provided software supporting framework needed for production testing which is simulated on the CSIM RTL model in a Linux environment. Including documentation and training for the user base. \n\u2022\tDeveloped/maintained a framework that included a complex combination of software APIs, ensuring simulation environment reached a 100% initialized state (X-free reset sequence) prior to the start of production testing. \n\u2022\tDelivered, documented and maintained an automation environment which allowed for functional testing on a cheaper structural tester platform (Structural Based Functional Test).  \n\u2022\tResolved production test issues related to DFT features for multiple tester platforms from Sort to Burn-in to System level validation. Sr. Product Engineer Intel Corporation March 1996  \u2013  August 2000  (4 years 6 months) Hillsboro, OR Product Development Engineering, Desktop Products Group \n\u2022\tCoordinated and delivered all production required tests from DFT to Product Engineers for test program development and validation prioritized based on customer input. \n\u2022\tHandled escalations for both DFT and PE needs for test vector simulation, conversion, and validation on silicon. \n\u2022\tDebugged and delivered automation tools to provide for the transportation and translation of Design RTL simulation into to usable test vectors on various production and debug tester platforms. Environment consisted of Perl APIs executing on both SunOS and RedHat Linux. \n\u2022\tOwner of C/C++ coding for the generation of the IMS Debug Tester Platform test vector conversion process (State Equations). Driver for the overall software solution and integration of all tester platform code streams. Systems Administrator Raytheon May 1998  \u2013  March 1999  (11 months) McKinney, TX \u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, SGI Workstations, Network Appliance Fileservers, VAX VMS cluster, and X-terminals. \n\u2022\tCoordinated and executed projects to consolidate several independently maintained environments into a single, unified entity. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tServed as system administrator for several classified defense projects that required US Secret Clearance. \n\u2022\tInstalled/customized operating systems and maintained OS patches for various operating systems and file servers. \n\u2022\tInstalled/maintained networking software [NIS, NFS, Sendmail, Domain Name Service, etc.] Network Application Engineer Intel Corporation May 1995  \u2013  May 1998  (3 years 1 month) Chandler, AZ Fab 12 Sort, Technology Manufacturing Group \n\u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, HP Workstations, Auspex Fileservers, VAX VMS cluster, and various manufacturing PCs. \n\u2022\tDeveloped, tested, debugged, and integrated software developed by internal and external sources. \n\u2022\tProvided sustaining support for Fab 12 Sort automation systems in-house applications including Maverick, S9k, ETEST, and various PC applications while adhering to Intel's Copy Exactly! Philosophy. \n\u2022\tManaged and/or drove projects for Station Improvement Teams (SIT) and cross-site virtual factory working groups for various Sort applications and events. \n\u2022\tSustained manufacturing at a 99.9% uptime level and responding to customer needs on the production test floor. Systems Administrator Northern Arizona University August 1992  \u2013  May 1995  (2 years 10 months) Flagstaff, AZ \u2022\tInstalled/maintained both commercial and public domain software packages for various environments. \n\u2022\tInstalled/customized operating systems and maintained of OS patches. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tEnsured Operating System security by monitoring for break-ins and possible security holes. \n\u2022\tInstalled/maintained networking software [NIS, NIS+, NFS, Sendmail, Domain Name Service, NNTP, etc.] \n\u2022\tResponsible for system backups and creation/maintenance of accounts. \n\u2022\tProvided technical support for faculty, staff, and students on a regular basis. Senior Mobile Software Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Ultra Mobile Group, Intel Architecture Group \n\u2022\tImplemented changes to the Android Native Development Kit (NDK) to support Intel Architecture platform as part of the Ultra Mobile Android Enabling team. \n\u2022\tSupported Technical Marketing Engineers and partners in the use of the NDK; included identifying and fixing bugs in the NDK. \n\u2022\tFacilitated improvements to the Android build environment with a focus on IA platform. Senior Mobile Software Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Ultra Mobile Group, Intel Architecture Group \n\u2022\tImplemented changes to the Android Native Development Kit (NDK) to support Intel Architecture platform as part of the Ultra Mobile Android Enabling team. \n\u2022\tSupported Technical Marketing Engineers and partners in the use of the NDK; included identifying and fixing bugs in the NDK. \n\u2022\tFacilitated improvements to the Android build environment with a focus on IA platform. Senior SCM Product Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Hillsboro, OR Engineering Computing, Information Technologies \n\u2022\tIntel ClearCase Product Manager. Coordinating a global team of SCM Administrators in supporting ClearCase throughout Intel worldwide. Establishing and driving cross-site standards to enable consistent support practices and methodologies for customer groups across Intel. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of ClearCase with IBM Rational. Establishing support and license contracts for each support site across Intel.  \n\u2022\tProcess Improvement: Personally responsible for the design and implementation of several key process improvements for the global support of ClearCase: Deployment and Installation, Monitoring of critical processes and operations on both servers and clients, data analysis tool deployment, improvements to Backup and Recovery processes. Senior SCM Product Manager Intel Corporation January 2008  \u2013  January 2011  (3 years 1 month) Hillsboro, OR Engineering Computing, Information Technologies \n\u2022\tIntel ClearCase Product Manager. Coordinating a global team of SCM Administrators in supporting ClearCase throughout Intel worldwide. Establishing and driving cross-site standards to enable consistent support practices and methodologies for customer groups across Intel. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of ClearCase with IBM Rational. Establishing support and license contracts for each support site across Intel.  \n\u2022\tProcess Improvement: Personally responsible for the design and implementation of several key process improvements for the global support of ClearCase: Deployment and Installation, Monitoring of critical processes and operations on both servers and clients, data analysis tool deployment, improvements to Backup and Recovery processes. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  January 2008  (1 year 4 months) Hillsboro, OR Enterprise Microprocessor Group, Digital Enterprise Group \n\u2022\tSoftware Development. Developed new software libraries using Microsoft Visual Studio to implement various Intel test methodologies on the Advantest ATE used for CPU testing.  \n\u2022\tAgile Process Lead. Certified as an Agile SCRUM Master. Held the role of both SCRUM member and SCRUM Master for two development teams within EMG. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of Test OS vendor for EMG TMM. Ensured that the EMG requirements were being appropriately prioritized against all Intel requests to the vendor.  \n\u2022\tBuild Engineer. Backup build engineer for the TMM test libraries released for production testing. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  January 2008  (1 year 4 months) Hillsboro, OR Enterprise Microprocessor Group, Digital Enterprise Group \n\u2022\tSoftware Development. Developed new software libraries using Microsoft Visual Studio to implement various Intel test methodologies on the Advantest ATE used for CPU testing.  \n\u2022\tAgile Process Lead. Certified as an Agile SCRUM Master. Held the role of both SCRUM member and SCRUM Master for two development teams within EMG. \n\u2022\tVendor Liaison. Primary contact for resolution of hot issues, disposition of new requests, and tracking progress of Test OS vendor for EMG TMM. Ensured that the EMG requirements were being appropriately prioritized against all Intel requests to the vendor.  \n\u2022\tBuild Engineer. Backup build engineer for the TMM test libraries released for production testing. Sr. Software Engineer Intel Corporation January 2004  \u2013  October 2006  (2 years 10 months) Hillsboro, OR Modular Communication Products Division, Digital Enterprise Group \n\u2022\tSystems Administration. Implemented a fault-tolerant server infrastructure for builds, databases, and file sharing including an automated tape library backup system; acquired most hardware via Intel\u2019s reclaim program for a savings of ~$10k. Primary interface with Northwest Engineering Computing (NWEC) to migrate the existing development environment to a standard environment under the NWEC support structure. \n\u2022\tChange Management Owner. Tool owner for Perforce revision control database including software upgrades, license management, performance, security policies, usage model, documentation, and direct user support. Primary technical owner for migration from Perforce to Rational ClearCase; including creating a porting tool. \n\u2022\tLinux Vendor Liaison. Primary contact for resolution of hot issues, Linux patches, and Board Support Packages. Enabled vendor to better support Intel by establishing a support contract, software licensing, and a Non-Disclosure Agreement for the sharing of source code. \n\u2022\tBuild Engineer. Primary build engineer for all firmware product lines for the Intel Chassis Management Module (CMM). Formalized and documented the build process for the CMM; extensive process improvements via software automation. Key contributor in developing/deploying a Change Control Process for Firmware Development team. Sr. Software Engineer Intel Corporation January 2004  \u2013  October 2006  (2 years 10 months) Hillsboro, OR Modular Communication Products Division, Digital Enterprise Group \n\u2022\tSystems Administration. Implemented a fault-tolerant server infrastructure for builds, databases, and file sharing including an automated tape library backup system; acquired most hardware via Intel\u2019s reclaim program for a savings of ~$10k. Primary interface with Northwest Engineering Computing (NWEC) to migrate the existing development environment to a standard environment under the NWEC support structure. \n\u2022\tChange Management Owner. Tool owner for Perforce revision control database including software upgrades, license management, performance, security policies, usage model, documentation, and direct user support. Primary technical owner for migration from Perforce to Rational ClearCase; including creating a porting tool. \n\u2022\tLinux Vendor Liaison. Primary contact for resolution of hot issues, Linux patches, and Board Support Packages. Enabled vendor to better support Intel by establishing a support contract, software licensing, and a Non-Disclosure Agreement for the sharing of source code. \n\u2022\tBuild Engineer. Primary build engineer for all firmware product lines for the Intel Chassis Management Module (CMM). Formalized and documented the build process for the CMM; extensive process improvements via software automation. Key contributor in developing/deploying a Change Control Process for Firmware Development team. Sr. Design Engineer Intel Corporation August 2000  \u2013  January 2004  (3 years 6 months) Hillsboro, OR Design for Testability, Desktop Products Group \n\u2022\tDebugged and developed production tests with Perl in a Linux environment, and assisted in post-silicon debug of DFT features. Generated new tools and tool improvements to increase automation efficiency and maintain revision control of code sources.  \n\u2022\tArchitected Array Design for Testability (DFT). Drove and documented POR for DFT required features, ensuring High-Volume Manufacturing test coverage goals were met for next generation processor (Nehalem). \n\u2022\tDFT Validation Manager for Intel\u00ae Pentium\u00ae 4 Processor. Managed pre-silicon software validation through simulations, ensuring all DFT features were functional.  \n\u2022\tManaged four virtual factory \u201cloaner\u201d employees during their on-the-job training for DFT features. \n\u2022\tSilicon Mode Architect for Intel Pentium 4 Processor: Provided software supporting framework needed for production testing which is simulated on the CSIM RTL model in a Linux environment. Including documentation and training for the user base. \n\u2022\tDeveloped/maintained a framework that included a complex combination of software APIs, ensuring simulation environment reached a 100% initialized state (X-free reset sequence) prior to the start of production testing. \n\u2022\tDelivered, documented and maintained an automation environment which allowed for functional testing on a cheaper structural tester platform (Structural Based Functional Test).  \n\u2022\tResolved production test issues related to DFT features for multiple tester platforms from Sort to Burn-in to System level validation. Sr. Design Engineer Intel Corporation August 2000  \u2013  January 2004  (3 years 6 months) Hillsboro, OR Design for Testability, Desktop Products Group \n\u2022\tDebugged and developed production tests with Perl in a Linux environment, and assisted in post-silicon debug of DFT features. Generated new tools and tool improvements to increase automation efficiency and maintain revision control of code sources.  \n\u2022\tArchitected Array Design for Testability (DFT). Drove and documented POR for DFT required features, ensuring High-Volume Manufacturing test coverage goals were met for next generation processor (Nehalem). \n\u2022\tDFT Validation Manager for Intel\u00ae Pentium\u00ae 4 Processor. Managed pre-silicon software validation through simulations, ensuring all DFT features were functional.  \n\u2022\tManaged four virtual factory \u201cloaner\u201d employees during their on-the-job training for DFT features. \n\u2022\tSilicon Mode Architect for Intel Pentium 4 Processor: Provided software supporting framework needed for production testing which is simulated on the CSIM RTL model in a Linux environment. Including documentation and training for the user base. \n\u2022\tDeveloped/maintained a framework that included a complex combination of software APIs, ensuring simulation environment reached a 100% initialized state (X-free reset sequence) prior to the start of production testing. \n\u2022\tDelivered, documented and maintained an automation environment which allowed for functional testing on a cheaper structural tester platform (Structural Based Functional Test).  \n\u2022\tResolved production test issues related to DFT features for multiple tester platforms from Sort to Burn-in to System level validation. Sr. Product Engineer Intel Corporation March 1996  \u2013  August 2000  (4 years 6 months) Hillsboro, OR Product Development Engineering, Desktop Products Group \n\u2022\tCoordinated and delivered all production required tests from DFT to Product Engineers for test program development and validation prioritized based on customer input. \n\u2022\tHandled escalations for both DFT and PE needs for test vector simulation, conversion, and validation on silicon. \n\u2022\tDebugged and delivered automation tools to provide for the transportation and translation of Design RTL simulation into to usable test vectors on various production and debug tester platforms. Environment consisted of Perl APIs executing on both SunOS and RedHat Linux. \n\u2022\tOwner of C/C++ coding for the generation of the IMS Debug Tester Platform test vector conversion process (State Equations). Driver for the overall software solution and integration of all tester platform code streams. Sr. Product Engineer Intel Corporation March 1996  \u2013  August 2000  (4 years 6 months) Hillsboro, OR Product Development Engineering, Desktop Products Group \n\u2022\tCoordinated and delivered all production required tests from DFT to Product Engineers for test program development and validation prioritized based on customer input. \n\u2022\tHandled escalations for both DFT and PE needs for test vector simulation, conversion, and validation on silicon. \n\u2022\tDebugged and delivered automation tools to provide for the transportation and translation of Design RTL simulation into to usable test vectors on various production and debug tester platforms. Environment consisted of Perl APIs executing on both SunOS and RedHat Linux. \n\u2022\tOwner of C/C++ coding for the generation of the IMS Debug Tester Platform test vector conversion process (State Equations). Driver for the overall software solution and integration of all tester platform code streams. Systems Administrator Raytheon May 1998  \u2013  March 1999  (11 months) McKinney, TX \u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, SGI Workstations, Network Appliance Fileservers, VAX VMS cluster, and X-terminals. \n\u2022\tCoordinated and executed projects to consolidate several independently maintained environments into a single, unified entity. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tServed as system administrator for several classified defense projects that required US Secret Clearance. \n\u2022\tInstalled/customized operating systems and maintained OS patches for various operating systems and file servers. \n\u2022\tInstalled/maintained networking software [NIS, NFS, Sendmail, Domain Name Service, etc.] Systems Administrator Raytheon May 1998  \u2013  March 1999  (11 months) McKinney, TX \u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, SGI Workstations, Network Appliance Fileservers, VAX VMS cluster, and X-terminals. \n\u2022\tCoordinated and executed projects to consolidate several independently maintained environments into a single, unified entity. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tServed as system administrator for several classified defense projects that required US Secret Clearance. \n\u2022\tInstalled/customized operating systems and maintained OS patches for various operating systems and file servers. \n\u2022\tInstalled/maintained networking software [NIS, NFS, Sendmail, Domain Name Service, etc.] Network Application Engineer Intel Corporation May 1995  \u2013  May 1998  (3 years 1 month) Chandler, AZ Fab 12 Sort, Technology Manufacturing Group \n\u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, HP Workstations, Auspex Fileservers, VAX VMS cluster, and various manufacturing PCs. \n\u2022\tDeveloped, tested, debugged, and integrated software developed by internal and external sources. \n\u2022\tProvided sustaining support for Fab 12 Sort automation systems in-house applications including Maverick, S9k, ETEST, and various PC applications while adhering to Intel's Copy Exactly! Philosophy. \n\u2022\tManaged and/or drove projects for Station Improvement Teams (SIT) and cross-site virtual factory working groups for various Sort applications and events. \n\u2022\tSustained manufacturing at a 99.9% uptime level and responding to customer needs on the production test floor. Network Application Engineer Intel Corporation May 1995  \u2013  May 1998  (3 years 1 month) Chandler, AZ Fab 12 Sort, Technology Manufacturing Group \n\u2022\tProvided support for a heterogeneous network environment consisting of Sun Workstations, HP Workstations, Auspex Fileservers, VAX VMS cluster, and various manufacturing PCs. \n\u2022\tDeveloped, tested, debugged, and integrated software developed by internal and external sources. \n\u2022\tProvided sustaining support for Fab 12 Sort automation systems in-house applications including Maverick, S9k, ETEST, and various PC applications while adhering to Intel's Copy Exactly! Philosophy. \n\u2022\tManaged and/or drove projects for Station Improvement Teams (SIT) and cross-site virtual factory working groups for various Sort applications and events. \n\u2022\tSustained manufacturing at a 99.9% uptime level and responding to customer needs on the production test floor. Systems Administrator Northern Arizona University August 1992  \u2013  May 1995  (2 years 10 months) Flagstaff, AZ \u2022\tInstalled/maintained both commercial and public domain software packages for various environments. \n\u2022\tInstalled/customized operating systems and maintained of OS patches. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tEnsured Operating System security by monitoring for break-ins and possible security holes. \n\u2022\tInstalled/maintained networking software [NIS, NIS+, NFS, Sendmail, Domain Name Service, NNTP, etc.] \n\u2022\tResponsible for system backups and creation/maintenance of accounts. \n\u2022\tProvided technical support for faculty, staff, and students on a regular basis. Systems Administrator Northern Arizona University August 1992  \u2013  May 1995  (2 years 10 months) Flagstaff, AZ \u2022\tInstalled/maintained both commercial and public domain software packages for various environments. \n\u2022\tInstalled/customized operating systems and maintained of OS patches. \n\u2022\tWrote/maintained API software for generating daily reports, routine tasks, and custom applications for users and systems administrators. \n\u2022\tEnsured Operating System security by monitoring for break-ins and possible security holes. \n\u2022\tInstalled/maintained networking software [NIS, NIS+, NFS, Sendmail, Domain Name Service, NNTP, etc.] \n\u2022\tResponsible for system backups and creation/maintenance of accounts. \n\u2022\tProvided technical support for faculty, staff, and students on a regular basis. Skills iPhone development Unix Administration Certified Scrum Master... Linux Scrum Git Subversion C C++ MySQL Perl PHP Unix Shell Scripting Objective-C Mac OS HTML ClearCase ClearQuest Gcc/g++ DFT Software Project... Mentoring Team Leadership Process Improvement Software Validation NetApp Filers Automated Test Equipment DNS administration Embedded Systems C# Perforce Visual Studio SunOS Solaris NIS PVCS RCS CVS RPM iHDL Intel HSD VBScript Assembly Fortran VMS Software Development Android See 32+ \u00a0 \u00a0 See less Skills  iPhone development Unix Administration Certified Scrum Master... Linux Scrum Git Subversion C C++ MySQL Perl PHP Unix Shell Scripting Objective-C Mac OS HTML ClearCase ClearQuest Gcc/g++ DFT Software Project... Mentoring Team Leadership Process Improvement Software Validation NetApp Filers Automated Test Equipment DNS administration Embedded Systems C# Perforce Visual Studio SunOS Solaris NIS PVCS RCS CVS RPM iHDL Intel HSD VBScript Assembly Fortran VMS Software Development Android See 32+ \u00a0 \u00a0 See less iPhone development Unix Administration Certified Scrum Master... Linux Scrum Git Subversion C C++ MySQL Perl PHP Unix Shell Scripting Objective-C Mac OS HTML ClearCase ClearQuest Gcc/g++ DFT Software Project... Mentoring Team Leadership Process Improvement Software Validation NetApp Filers Automated Test Equipment DNS administration Embedded Systems C# Perforce Visual Studio SunOS Solaris NIS PVCS RCS CVS RPM iHDL Intel HSD VBScript Assembly Fortran VMS Software Development Android See 32+ \u00a0 \u00a0 See less iPhone development Unix Administration Certified Scrum Master... Linux Scrum Git Subversion C C++ MySQL Perl PHP Unix Shell Scripting Objective-C Mac OS HTML ClearCase ClearQuest Gcc/g++ DFT Software Project... Mentoring Team Leadership Process Improvement Software Validation NetApp Filers Automated Test Equipment DNS administration Embedded Systems C# Perforce Visual Studio SunOS Solaris NIS PVCS RCS CVS RPM iHDL Intel HSD VBScript Assembly Fortran VMS Software Development Android See 32+ \u00a0 \u00a0 See less Education Northern Arizona University Bachelor of Science,  Computer Science and Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Association for Computing Machinery ,  Tau Beta Pi Northern Arizona University Bachelor of Science,  Computer Science and Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Association for Computing Machinery ,  Tau Beta Pi Northern Arizona University Bachelor of Science,  Computer Science and Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Association for Computing Machinery ,  Tau Beta Pi Northern Arizona University Bachelor of Science,  Computer Science and Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Association for Computing Machinery ,  Tau Beta Pi ", "Summary Software engineering manager with a broad experience in HTML5 developer tools, optimizing compiler / translator design and in leading projects in a large international company. I went all the way from individual contributor to the engineering 2nd line people management position leading the team of several dozens of engineers across several geos. As a program manager I have an experience of coordinating large-scale programs across hundreds of people. I am interested in leading and managing challenging software projects, and providing consulting in the areas of my technical and / or management expertise. \n \nSpecialties: Software engineering / product management, program & stakeholder management, compiler design, binary translation, Java (including JVM, expert at bytecode level), C++, HTML5, leading culturally diverse distributed teams. \n \n@lunarserge Summary Software engineering manager with a broad experience in HTML5 developer tools, optimizing compiler / translator design and in leading projects in a large international company. I went all the way from individual contributor to the engineering 2nd line people management position leading the team of several dozens of engineers across several geos. As a program manager I have an experience of coordinating large-scale programs across hundreds of people. I am interested in leading and managing challenging software projects, and providing consulting in the areas of my technical and / or management expertise. \n \nSpecialties: Software engineering / product management, program & stakeholder management, compiler design, binary translation, Java (including JVM, expert at bytecode level), C++, HTML5, leading culturally diverse distributed teams. \n \n@lunarserge Software engineering manager with a broad experience in HTML5 developer tools, optimizing compiler / translator design and in leading projects in a large international company. I went all the way from individual contributor to the engineering 2nd line people management position leading the team of several dozens of engineers across several geos. As a program manager I have an experience of coordinating large-scale programs across hundreds of people. I am interested in leading and managing challenging software projects, and providing consulting in the areas of my technical and / or management expertise. \n \nSpecialties: Software engineering / product management, program & stakeholder management, compiler design, binary translation, Java (including JVM, expert at bytecode level), C++, HTML5, leading culturally diverse distributed teams. \n \n@lunarserge Software engineering manager with a broad experience in HTML5 developer tools, optimizing compiler / translator design and in leading projects in a large international company. I went all the way from individual contributor to the engineering 2nd line people management position leading the team of several dozens of engineers across several geos. As a program manager I have an experience of coordinating large-scale programs across hundreds of people. I am interested in leading and managing challenging software projects, and providing consulting in the areas of my technical and / or management expertise. \n \nSpecialties: Software engineering / product management, program & stakeholder management, compiler design, binary translation, Java (including JVM, expert at bytecode level), C++, HTML5, leading culturally diverse distributed teams. \n \n@lunarserge Experience Director of Engineering, Intel(R) XDK Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California Area Engineering Manager for Intel(R) XDK, Senior Staff Software Engineer Intel Corporation December 2013  \u2013  April 2015  (1 year 5 months) Santa Clara, California Area Single focus on Intel(R) XDK. Leading development and QA teams across several geos. Managing relationship with key 3rd party open source components used in XDK: Adobe (Brackets, Cordova, Topcoat), Google (Chrome Dev Tools), Ripple. Manager of Web Developer Tools and Runtimes team, Senior Staff Software Engineer Intel Corporation October 2012  \u2013  December 2013  (1 year 3 months) Santa Clara, California Area Development manager for Intel(R) HTML5 Development Environment project team, focusing on Intel(R) XDK and Intel(R) HTML5 App Porter Tool. Also continuing with the previous role of leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Manager of JavaScript Optimizations team, Senior Staff Software Engineer Intel Corporation March 2012  \u2013  September 2012  (7 months) Santa Clara, California Area Leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Android Developer Tools Program Manager Intel Corporation June 2011  \u2013  June 2012  (1 year 1 month) Santa Clara, California Area Coordinating all aspects of Intel software developer tools for Android across large-scale organization covering various geos and cultural background. Areas of responsibility include platform software (e.g. media codecs), proprietary tools (compilers, debuggers, profilers, ...), open source contributions (Android NDK, SDK, ...). MIC Compiler Program Manager Intel Corporation February 2011  \u2013  July 2011  (6 months) Santa Clara, California Area Management of all aspects of MIC (Many Integrated Core) compiler development program through interfacing with numerous stakeholders all across Intel. Moscow Site Leader, Software & Services Group Intel Corporation January 2010  \u2013  February 2011  (1 year 2 months) Moscow, Russian Federation Site Leader is a part time senior manager position on site with expectations as follows: \n- Work to establish an Employer of choice image externally. \n- Coordinate/nourish the strategic hiring pipeline for the site. \n- Deliver update meetings (Business Update Meetings, etc). \n- Track and/or escalate site issues to senior managers. \n- Represent Intel at local external events. Manager of Itanium Compiler Lab, Senior Staff Software Engineer Intel Corporation January 2009  \u2013  February 2011  (2 years 2 months) Moscow, Russian Federation Leading the software engineering team covering all stages of development of Intel Itanium compiler product, starting with planning and ending with delivery of the product to validation team. This includes work in optimizing compiler architecture & development, quality engineering and performance analysis. Also management of 2 smaller projects run by the same team in areas of SoC and managed environments. Teacher Moscow Institute of Physics and Technology (State University) September 2007  \u2013  May 2009  (1 year 9 months) Moscow, Russian Federation Organization and partial delivery of \"Optimizing Compilers\" and \"Advanced Translation\" classes for students. Manager of Compiler, Binary Translation and Tools team, Senior Staff Software Engineer Intel Corporation January 2007  \u2013  December 2008  (2 years) Moscow, Russian Federation Leading the team chartered to seed new software developer products with significant market impact (mostly focusing on the areas of advanced translation and parallelism). Manager of Compiler Advanced Development team in Moscow, Staff Software Engineer Intel Corporation October 2005  \u2013  December 2006  (1 year 3 months) Moscow, Russian Federation Leading the team with the mission of developing technology that insures compilation tools consistency two years ahead of their time. Scalar Optimizer Team Lead in Itanium compiler, Senior Software Engineer Intel Corporation August 2004  \u2013  September 2005  (1 year 2 months) Moscow, Russian Federation Leading the team to develop and support scalar optimizer component in Itanium product compiler. Senior Research Associate MCST July 2001  \u2013  August 2004  (3 years 2 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Design and development of static binary translator / analyzer for SPARC architecture. \n- Leading design and development of multipurpose Java bytecode translation / manipulation library, as well as verifier and optimizer based on that library. \n- Supervising interns working on these projects. Senior Teacher Moscow state university of economics, statistics and informatics (MESI) September 1999  \u2013  June 2001  (1 year 10 months) Moscow, Russian Federation Delivery of Java classes for students. Research Associate MCST January 1997  \u2013  June 2001  (4 years 6 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Manual porting of SPEC CPU95 Fortran benchmarks to Java. \n- Design and development of software optimizer for picoJava-II architecture. \n- Development of graphics performance libraries / codecs. Director of Engineering, Intel(R) XDK Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California Area Director of Engineering, Intel(R) XDK Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California Area Engineering Manager for Intel(R) XDK, Senior Staff Software Engineer Intel Corporation December 2013  \u2013  April 2015  (1 year 5 months) Santa Clara, California Area Single focus on Intel(R) XDK. Leading development and QA teams across several geos. Managing relationship with key 3rd party open source components used in XDK: Adobe (Brackets, Cordova, Topcoat), Google (Chrome Dev Tools), Ripple. Engineering Manager for Intel(R) XDK, Senior Staff Software Engineer Intel Corporation December 2013  \u2013  April 2015  (1 year 5 months) Santa Clara, California Area Single focus on Intel(R) XDK. Leading development and QA teams across several geos. Managing relationship with key 3rd party open source components used in XDK: Adobe (Brackets, Cordova, Topcoat), Google (Chrome Dev Tools), Ripple. Manager of Web Developer Tools and Runtimes team, Senior Staff Software Engineer Intel Corporation October 2012  \u2013  December 2013  (1 year 3 months) Santa Clara, California Area Development manager for Intel(R) HTML5 Development Environment project team, focusing on Intel(R) XDK and Intel(R) HTML5 App Porter Tool. Also continuing with the previous role of leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Manager of Web Developer Tools and Runtimes team, Senior Staff Software Engineer Intel Corporation October 2012  \u2013  December 2013  (1 year 3 months) Santa Clara, California Area Development manager for Intel(R) HTML5 Development Environment project team, focusing on Intel(R) XDK and Intel(R) HTML5 App Porter Tool. Also continuing with the previous role of leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Manager of JavaScript Optimizations team, Senior Staff Software Engineer Intel Corporation March 2012  \u2013  September 2012  (7 months) Santa Clara, California Area Leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Manager of JavaScript Optimizations team, Senior Staff Software Engineer Intel Corporation March 2012  \u2013  September 2012  (7 months) Santa Clara, California Area Leading the team chartered to enrich HTML5 experience on Intel platforms both for developers and end users. Android Developer Tools Program Manager Intel Corporation June 2011  \u2013  June 2012  (1 year 1 month) Santa Clara, California Area Coordinating all aspects of Intel software developer tools for Android across large-scale organization covering various geos and cultural background. Areas of responsibility include platform software (e.g. media codecs), proprietary tools (compilers, debuggers, profilers, ...), open source contributions (Android NDK, SDK, ...). Android Developer Tools Program Manager Intel Corporation June 2011  \u2013  June 2012  (1 year 1 month) Santa Clara, California Area Coordinating all aspects of Intel software developer tools for Android across large-scale organization covering various geos and cultural background. Areas of responsibility include platform software (e.g. media codecs), proprietary tools (compilers, debuggers, profilers, ...), open source contributions (Android NDK, SDK, ...). MIC Compiler Program Manager Intel Corporation February 2011  \u2013  July 2011  (6 months) Santa Clara, California Area Management of all aspects of MIC (Many Integrated Core) compiler development program through interfacing with numerous stakeholders all across Intel. MIC Compiler Program Manager Intel Corporation February 2011  \u2013  July 2011  (6 months) Santa Clara, California Area Management of all aspects of MIC (Many Integrated Core) compiler development program through interfacing with numerous stakeholders all across Intel. Moscow Site Leader, Software & Services Group Intel Corporation January 2010  \u2013  February 2011  (1 year 2 months) Moscow, Russian Federation Site Leader is a part time senior manager position on site with expectations as follows: \n- Work to establish an Employer of choice image externally. \n- Coordinate/nourish the strategic hiring pipeline for the site. \n- Deliver update meetings (Business Update Meetings, etc). \n- Track and/or escalate site issues to senior managers. \n- Represent Intel at local external events. Moscow Site Leader, Software & Services Group Intel Corporation January 2010  \u2013  February 2011  (1 year 2 months) Moscow, Russian Federation Site Leader is a part time senior manager position on site with expectations as follows: \n- Work to establish an Employer of choice image externally. \n- Coordinate/nourish the strategic hiring pipeline for the site. \n- Deliver update meetings (Business Update Meetings, etc). \n- Track and/or escalate site issues to senior managers. \n- Represent Intel at local external events. Manager of Itanium Compiler Lab, Senior Staff Software Engineer Intel Corporation January 2009  \u2013  February 2011  (2 years 2 months) Moscow, Russian Federation Leading the software engineering team covering all stages of development of Intel Itanium compiler product, starting with planning and ending with delivery of the product to validation team. This includes work in optimizing compiler architecture & development, quality engineering and performance analysis. Also management of 2 smaller projects run by the same team in areas of SoC and managed environments. Manager of Itanium Compiler Lab, Senior Staff Software Engineer Intel Corporation January 2009  \u2013  February 2011  (2 years 2 months) Moscow, Russian Federation Leading the software engineering team covering all stages of development of Intel Itanium compiler product, starting with planning and ending with delivery of the product to validation team. This includes work in optimizing compiler architecture & development, quality engineering and performance analysis. Also management of 2 smaller projects run by the same team in areas of SoC and managed environments. Teacher Moscow Institute of Physics and Technology (State University) September 2007  \u2013  May 2009  (1 year 9 months) Moscow, Russian Federation Organization and partial delivery of \"Optimizing Compilers\" and \"Advanced Translation\" classes for students. Teacher Moscow Institute of Physics and Technology (State University) September 2007  \u2013  May 2009  (1 year 9 months) Moscow, Russian Federation Organization and partial delivery of \"Optimizing Compilers\" and \"Advanced Translation\" classes for students. Manager of Compiler, Binary Translation and Tools team, Senior Staff Software Engineer Intel Corporation January 2007  \u2013  December 2008  (2 years) Moscow, Russian Federation Leading the team chartered to seed new software developer products with significant market impact (mostly focusing on the areas of advanced translation and parallelism). Manager of Compiler, Binary Translation and Tools team, Senior Staff Software Engineer Intel Corporation January 2007  \u2013  December 2008  (2 years) Moscow, Russian Federation Leading the team chartered to seed new software developer products with significant market impact (mostly focusing on the areas of advanced translation and parallelism). Manager of Compiler Advanced Development team in Moscow, Staff Software Engineer Intel Corporation October 2005  \u2013  December 2006  (1 year 3 months) Moscow, Russian Federation Leading the team with the mission of developing technology that insures compilation tools consistency two years ahead of their time. Manager of Compiler Advanced Development team in Moscow, Staff Software Engineer Intel Corporation October 2005  \u2013  December 2006  (1 year 3 months) Moscow, Russian Federation Leading the team with the mission of developing technology that insures compilation tools consistency two years ahead of their time. Scalar Optimizer Team Lead in Itanium compiler, Senior Software Engineer Intel Corporation August 2004  \u2013  September 2005  (1 year 2 months) Moscow, Russian Federation Leading the team to develop and support scalar optimizer component in Itanium product compiler. Scalar Optimizer Team Lead in Itanium compiler, Senior Software Engineer Intel Corporation August 2004  \u2013  September 2005  (1 year 2 months) Moscow, Russian Federation Leading the team to develop and support scalar optimizer component in Itanium product compiler. Senior Research Associate MCST July 2001  \u2013  August 2004  (3 years 2 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Design and development of static binary translator / analyzer for SPARC architecture. \n- Leading design and development of multipurpose Java bytecode translation / manipulation library, as well as verifier and optimizer based on that library. \n- Supervising interns working on these projects. Senior Research Associate MCST July 2001  \u2013  August 2004  (3 years 2 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Design and development of static binary translator / analyzer for SPARC architecture. \n- Leading design and development of multipurpose Java bytecode translation / manipulation library, as well as verifier and optimizer based on that library. \n- Supervising interns working on these projects. Senior Teacher Moscow state university of economics, statistics and informatics (MESI) September 1999  \u2013  June 2001  (1 year 10 months) Moscow, Russian Federation Delivery of Java classes for students. Senior Teacher Moscow state university of economics, statistics and informatics (MESI) September 1999  \u2013  June 2001  (1 year 10 months) Moscow, Russian Federation Delivery of Java classes for students. Research Associate MCST January 1997  \u2013  June 2001  (4 years 6 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Manual porting of SPEC CPU95 Fortran benchmarks to Java. \n- Design and development of software optimizer for picoJava-II architecture. \n- Development of graphics performance libraries / codecs. Research Associate MCST January 1997  \u2013  June 2001  (4 years 6 months) Moscow, Russian Federation Sun Microsystems contractorship in the area of software engineering: \n- Manual porting of SPEC CPU95 Fortran benchmarks to Java. \n- Design and development of software optimizer for picoJava-II architecture. \n- Development of graphics performance libraries / codecs. Languages Russian Native or bilingual proficiency English Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills HTML5 JavaScript Software Engineering Compilers Intel C++ Debugging Software Development Android Parallel Computing Software Design Algorithms Computer Architecture Multithreading Embedded Systems Software Project... Project Management Java Compiler Optimization Processors System Architecture Binary Translation Program Management Stakeholder Management High Performance... Embedded Software Linux Open Source Project Coordination Technical Presentations X86 OOP Presentations Leading Diverse Teams See 19+ \u00a0 \u00a0 See less Skills  HTML5 JavaScript Software Engineering Compilers Intel C++ Debugging Software Development Android Parallel Computing Software Design Algorithms Computer Architecture Multithreading Embedded Systems Software Project... Project Management Java Compiler Optimization Processors System Architecture Binary Translation Program Management Stakeholder Management High Performance... Embedded Software Linux Open Source Project Coordination Technical Presentations X86 OOP Presentations Leading Diverse Teams See 19+ \u00a0 \u00a0 See less HTML5 JavaScript Software Engineering Compilers Intel C++ Debugging Software Development Android Parallel Computing Software Design Algorithms Computer Architecture Multithreading Embedded Systems Software Project... Project Management Java Compiler Optimization Processors System Architecture Binary Translation Program Management Stakeholder Management High Performance... Embedded Software Linux Open Source Project Coordination Technical Presentations X86 OOP Presentations Leading Diverse Teams See 19+ \u00a0 \u00a0 See less HTML5 JavaScript Software Engineering Compilers Intel C++ Debugging Software Development Android Parallel Computing Software Design Algorithms Computer Architecture Multithreading Embedded Systems Software Project... Project Management Java Compiler Optimization Processors System Architecture Binary Translation Program Management Stakeholder Management High Performance... Embedded Software Linux Open Source Project Coordination Technical Presentations X86 OOP Presentations Leading Diverse Teams See 19+ \u00a0 \u00a0 See less Education Moscow Institute of Physics and Technology (State University) (MIPT) PhD,  Computer Science 1999  \u2013 2002 Thesis titled \"Software methods for picoJava-II architecture performance improvement\", 2002. Lomonosov Moscow State University (MSU) Master of Science,  Applied Mathematics 1994  \u2013 1999 Faculty of Computational Mathematics and Cybernetics, Department of Computer Systems and Automation. Moscow Institute of Physics and Technology (State University) (MIPT) PhD,  Computer Science 1999  \u2013 2002 Thesis titled \"Software methods for picoJava-II architecture performance improvement\", 2002. Moscow Institute of Physics and Technology (State University) (MIPT) PhD,  Computer Science 1999  \u2013 2002 Thesis titled \"Software methods for picoJava-II architecture performance improvement\", 2002. Moscow Institute of Physics and Technology (State University) (MIPT) PhD,  Computer Science 1999  \u2013 2002 Thesis titled \"Software methods for picoJava-II architecture performance improvement\", 2002. Lomonosov Moscow State University (MSU) Master of Science,  Applied Mathematics 1994  \u2013 1999 Faculty of Computational Mathematics and Cybernetics, Department of Computer Systems and Automation. Lomonosov Moscow State University (MSU) Master of Science,  Applied Mathematics 1994  \u2013 1999 Faculty of Computational Mathematics and Cybernetics, Department of Computer Systems and Automation. Lomonosov Moscow State University (MSU) Master of Science,  Applied Mathematics 1994  \u2013 1999 Faculty of Computational Mathematics and Cybernetics, Department of Computer Systems and Automation. ", "Summary Experiences at high speed CPU semi-customized designs and SOC rtl2gds APR implementations with pv/pd convergence, physical CAD tool development work and design automation. \n \nComputer Languages:  \nPerl, TCL, C/C++ object oriented and template based programming, Milkyway-C API programming. \n \nCAD design methodologies and tools:  \nCAD algorithm, CAD data model and physical tool development, FCL and hierarchical floorplan, partition physical integration methodologies, Place & Route, IC Compiler, ICC DP, Milkyway, JupiterXT, Physical Design Planner, Magma P&R, mesh/fish-bone and balanced tree CTS, Primetime static timing analysis, Design Compiler logic synthesis, UPF multiple power domain design, power domain and ERC signoff, Spyglass-LP power verification, partition and FC FEV, SOC tape in flow with Calibre, GDS diff, IC Validator DRC/LVS/density checks, Redhawk static/dynamic IR drop and EM analysis, DFM integration. Summary Experiences at high speed CPU semi-customized designs and SOC rtl2gds APR implementations with pv/pd convergence, physical CAD tool development work and design automation. \n \nComputer Languages:  \nPerl, TCL, C/C++ object oriented and template based programming, Milkyway-C API programming. \n \nCAD design methodologies and tools:  \nCAD algorithm, CAD data model and physical tool development, FCL and hierarchical floorplan, partition physical integration methodologies, Place & Route, IC Compiler, ICC DP, Milkyway, JupiterXT, Physical Design Planner, Magma P&R, mesh/fish-bone and balanced tree CTS, Primetime static timing analysis, Design Compiler logic synthesis, UPF multiple power domain design, power domain and ERC signoff, Spyglass-LP power verification, partition and FC FEV, SOC tape in flow with Calibre, GDS diff, IC Validator DRC/LVS/density checks, Redhawk static/dynamic IR drop and EM analysis, DFM integration. Experiences at high speed CPU semi-customized designs and SOC rtl2gds APR implementations with pv/pd convergence, physical CAD tool development work and design automation. \n \nComputer Languages:  \nPerl, TCL, C/C++ object oriented and template based programming, Milkyway-C API programming. \n \nCAD design methodologies and tools:  \nCAD algorithm, CAD data model and physical tool development, FCL and hierarchical floorplan, partition physical integration methodologies, Place & Route, IC Compiler, ICC DP, Milkyway, JupiterXT, Physical Design Planner, Magma P&R, mesh/fish-bone and balanced tree CTS, Primetime static timing analysis, Design Compiler logic synthesis, UPF multiple power domain design, power domain and ERC signoff, Spyglass-LP power verification, partition and FC FEV, SOC tape in flow with Calibre, GDS diff, IC Validator DRC/LVS/density checks, Redhawk static/dynamic IR drop and EM analysis, DFM integration. Experiences at high speed CPU semi-customized designs and SOC rtl2gds APR implementations with pv/pd convergence, physical CAD tool development work and design automation. \n \nComputer Languages:  \nPerl, TCL, C/C++ object oriented and template based programming, Milkyway-C API programming. \n \nCAD design methodologies and tools:  \nCAD algorithm, CAD data model and physical tool development, FCL and hierarchical floorplan, partition physical integration methodologies, Place & Route, IC Compiler, ICC DP, Milkyway, JupiterXT, Physical Design Planner, Magma P&R, mesh/fish-bone and balanced tree CTS, Primetime static timing analysis, Design Compiler logic synthesis, UPF multiple power domain design, power domain and ERC signoff, Spyglass-LP power verification, partition and FC FEV, SOC tape in flow with Calibre, GDS diff, IC Validator DRC/LVS/density checks, Redhawk static/dynamic IR drop and EM analysis, DFM integration. Experience Senior SOC design engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Austin, TX intel SOC project. Senior SOC physical design engineer. Austin, TX. (Oct. 2013 to current) Senior SOC design engineer intel March 2011  \u2013  October 2013  (2 years 8 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (2011 to Oct. 2013) Senior SOC design engineer Intel Corporation June 2009  \u2013  March 2011  (1 year 10 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (June 2009 to 2011) Senior Design Automation Engineer Intel Corporation April 2007  \u2013  June 2009  (2 years 3 months) Austin, Texas Area cores server processor project. Senior design automation engineer. Austin, TX. (Apr. 2007 to June 2009.) Senior Design Automation Engineer Intel Corporation April 2004  \u2013  March 2007  (3 years) Hillsboro, OR SOC project for mobile device. Senior design automation engineer. Hillsboro, OR. (2006 to 2007) Senior design automation engineer Intel Corporation July 2000  \u2013  March 2004  (3 years 9 months) Hillsboro, OR cpu core high speed microprocessor projects. Senior design automation engineer. Hillsboro, OR. (2000 to 2004) Senior design automation engineer Intel Corporation June 1998  \u2013  June 2000  (2 years 1 month) Hillsboro, OR SOC project: Senior design automation engineer. (1998 to 2000). Hillsboro, OR. CAD tool development engineer Intel Corporation October 1995  \u2013  May 1998  (2 years 8 months) Hillsboro, OR Intel Design Technology Research and Development. Physical CAD tool development engineer. Hillsboro, OR. (1995 to 1998) Senior SOC design engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Austin, TX intel SOC project. Senior SOC physical design engineer. Austin, TX. (Oct. 2013 to current) Senior SOC design engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Austin, TX intel SOC project. Senior SOC physical design engineer. Austin, TX. (Oct. 2013 to current) Senior SOC design engineer intel March 2011  \u2013  October 2013  (2 years 8 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (2011 to Oct. 2013) Senior SOC design engineer intel March 2011  \u2013  October 2013  (2 years 8 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (2011 to Oct. 2013) Senior SOC design engineer Intel Corporation June 2009  \u2013  March 2011  (1 year 10 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (June 2009 to 2011) Senior SOC design engineer Intel Corporation June 2009  \u2013  March 2011  (1 year 10 months) Austin, Texas Area SOC project. Senior SOC physical design engineer. Austin, TX. (June 2009 to 2011) Senior Design Automation Engineer Intel Corporation April 2007  \u2013  June 2009  (2 years 3 months) Austin, Texas Area cores server processor project. Senior design automation engineer. Austin, TX. (Apr. 2007 to June 2009.) Senior Design Automation Engineer Intel Corporation April 2007  \u2013  June 2009  (2 years 3 months) Austin, Texas Area cores server processor project. Senior design automation engineer. Austin, TX. (Apr. 2007 to June 2009.) Senior Design Automation Engineer Intel Corporation April 2004  \u2013  March 2007  (3 years) Hillsboro, OR SOC project for mobile device. Senior design automation engineer. Hillsboro, OR. (2006 to 2007) Senior Design Automation Engineer Intel Corporation April 2004  \u2013  March 2007  (3 years) Hillsboro, OR SOC project for mobile device. Senior design automation engineer. Hillsboro, OR. (2006 to 2007) Senior design automation engineer Intel Corporation July 2000  \u2013  March 2004  (3 years 9 months) Hillsboro, OR cpu core high speed microprocessor projects. Senior design automation engineer. Hillsboro, OR. (2000 to 2004) Senior design automation engineer Intel Corporation July 2000  \u2013  March 2004  (3 years 9 months) Hillsboro, OR cpu core high speed microprocessor projects. Senior design automation engineer. Hillsboro, OR. (2000 to 2004) Senior design automation engineer Intel Corporation June 1998  \u2013  June 2000  (2 years 1 month) Hillsboro, OR SOC project: Senior design automation engineer. (1998 to 2000). Hillsboro, OR. Senior design automation engineer Intel Corporation June 1998  \u2013  June 2000  (2 years 1 month) Hillsboro, OR SOC project: Senior design automation engineer. (1998 to 2000). Hillsboro, OR. CAD tool development engineer Intel Corporation October 1995  \u2013  May 1998  (2 years 8 months) Hillsboro, OR Intel Design Technology Research and Development. Physical CAD tool development engineer. Hillsboro, OR. (1995 to 1998) CAD tool development engineer Intel Corporation October 1995  \u2013  May 1998  (2 years 8 months) Hillsboro, OR Intel Design Technology Research and Development. Physical CAD tool development engineer. Hillsboro, OR. (1995 to 1998) Skills EDA Physical Design Static Timing Analysis SoC TCL Primetime Logic Synthesis Perl IC Processors Place & Route Microprocessors Timing Algorithms Intel VLSI ASIC RTL design Debugging Verilog Semiconductors See 6+ \u00a0 \u00a0 See less Skills  EDA Physical Design Static Timing Analysis SoC TCL Primetime Logic Synthesis Perl IC Processors Place & Route Microprocessors Timing Algorithms Intel VLSI ASIC RTL design Debugging Verilog Semiconductors See 6+ \u00a0 \u00a0 See less EDA Physical Design Static Timing Analysis SoC TCL Primetime Logic Synthesis Perl IC Processors Place & Route Microprocessors Timing Algorithms Intel VLSI ASIC RTL design Debugging Verilog Semiconductors See 6+ \u00a0 \u00a0 See less EDA Physical Design Static Timing Analysis SoC TCL Primetime Logic Synthesis Perl IC Processors Place & Route Microprocessors Timing Algorithms Intel VLSI ASIC RTL design Debugging Verilog Semiconductors See 6+ \u00a0 \u00a0 See less Education Portland State University Master of Science (MS),  Electrical and computer engineering Portland State University Master of Science (MS),  Electrical and computer engineering Portland State University Master of Science (MS),  Electrical and computer engineering Portland State University Master of Science (MS),  Electrical and computer engineering "]}