From f2e37c082f1e6da3c030da9f61021340f142368d Mon Sep 17 00:00:00 2001
From: Xubilv <xbl@rock-chips.com>
Date: Tue, 25 Jul 2017 18:13:30 +0800
Subject: [PATCH] drm/rockchip: dw-mipi-dsi: configure grf register for 3399

Change-Id: I6ad75b05a02b15fc8744f5f25fc996cd0d4bc2fb
Fixes: 39d1c0c4a328 ("drm/rockchip: dw-mipi-dsi: organize dw_mipi_dsi_encoder_enable function")
Signed-off-by: Xubilv <xbl@rock-chips.com>
---
 drivers/gpu/drm/rockchip/dw-mipi-dsi.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
index 781c9550701b..15b4f9cb3633 100644
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
@@ -945,6 +945,10 @@ static void rockchip_dsi_grf_config(struct dw_mipi_dsi *dsi, int vop_id)
 	const struct dw_mipi_dsi_plat_data *pdata = dsi->pdata;
 	int val = 0;
 
+	if (pdata->grf_dsi0_mode_reg)
+		regmap_write(dsi->grf_regmap, pdata->grf_dsi0_mode_reg,
+			     pdata->grf_dsi0_mode);
+
 	if (vop_id)
 		val = pdata->dsi0_en_bit | (pdata->dsi0_en_bit << 16);
 	else
-- 
2.35.3

