#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  6 22:11:04 2025
# Process ID: 10468
# Current directory: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1/main.vds
# Journal file: D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.runs/synth_1\vivado.jou
# Running On: DESKTOP-C5JARVU, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 12, Host memory: 17101 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7952
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk_div', assumed default net type 'wire' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.328 ; gain = 407.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:2]
INFO: [Synth 8-6157] synthesizing module 'filtercon' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:2]
	Parameter mode bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchro' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v:2]
INFO: [Synth 8-6157] synthesizing module 'dtrigger' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dtrigger' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/dtrigger.v:2]
INFO: [Synth 8-6155] done synthesizing module 'synchro' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/synchro.v:2]
WARNING: [Synth 8-7071] port 'notq' of module 'synchro' is unconnected for instance 'syn' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:16]
WARNING: [Synth 8-7023] instance 'syn' of module 'synchro' has 4 connections declared, but only 3 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:16]
INFO: [Synth 8-6157] synthesizing module 'count' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (4) of module 'count' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:27]
INFO: [Synth 8-6155] done synthesizing module 'filtercon' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/filtercon.v:2]
WARNING: [Synth 8-7071] port 'q_count' of module 'filtercon' is unconnected for instance 'dbnc' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:30]
WARNING: [Synth 8-7023] instance 'dbnc' of module 'filtercon' has 6 connections declared, but only 5 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:30]
WARNING: [Synth 8-7071] port 'q_count' of module 'filtercon' is unconnected for instance 'dbnc_reset' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:38]
WARNING: [Synth 8-7023] instance 'dbnc_reset' of module 'filtercon' has 6 connections declared, but only 5 given [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:38]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v:2]
	Parameter div bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count__parameterized0' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count__parameterized0' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentLED' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:1]
INFO: [Synth 8-6157] synthesizing module 'count__parameterized1' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count__parameterized1' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/count.v:2]
INFO: [Synth 8-226] default block is never used [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:36]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentLED' (0#1) [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/SevenSegmentLED.v:1]
WARNING: [Synth 8-689] width (7) of port connection 'SEG' does not match port width (8) of module 'SevenSegmentLED' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:57]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:1]
	Parameter max_size bound to: 4 - type: integer 
	Parameter bit_size bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:103]
ERROR: [Synth 8-6156] failed synthesizing module 'fsm' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/fsm.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [D:/4th_semestr/fourth_semestr/Schematics/Laba_3/laba_3_viv/Laba_3/Laba_3.srcs/sources_1/new/main.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 5237.250 ; gain = 4440.477
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue May  6 22:12:31 2025...
