Warning (10268): Verilog HDL information at controlunit.sv(26): always construct contains both blocking and non-blocking assignments File: U:/ED2/Laboratorio/Practica_III/controlunit.sv Line: 26
