

================================================================
== Vitis HLS Report for 'ap_fixed_base'
================================================================
* Date:           Sat Jun 24 07:23:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  17.478 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1019|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|   1019|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln616_fu_120_p2       |         +|   0|  0|   12|          12|           7|
    |F2_fu_108_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_11_fu_88_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln616_fu_126_p2       |         -|   0|  0|   12|           6|          12|
    |and_ln617_fu_208_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln620_6_fu_232_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln620_fu_226_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln638_6_fu_268_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln638_fu_250_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_170_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln606_fu_102_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_6_fu_256_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_fu_114_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_fu_140_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_fu_150_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_fu_156_p2      |      icmp|   0|  0|   12|          12|           7|
    |or_ln616_fu_238_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln617_fu_214_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln638_6_fu_288_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_7_fu_306_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_8_fu_320_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_fu_274_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                 |    select|   0|  0|   85|           1|          85|
    |man_V_12_fu_94_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln623_fu_184_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln638_4_fu_294_p3  |    select|   0|  0|   54|           1|          54|
    |select_ln638_5_fu_312_p3  |    select|   0|  0|   85|           1|          85|
    |select_ln638_fu_280_p3    |    select|   0|  0|   85|           1|           1|
    |sh_amt_fu_132_p3          |    select|   0|  0|   12|           1|          12|
    |shl_ln639_fu_196_p2       |       shl|   0|  0|  266|          85|          85|
    |xor_ln606_fu_202_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln616_fu_244_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_220_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln638_fu_262_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1019|         314|         568|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  ap_fixed_base|  return value|
|ap_return  |  out|   85|  ap_ctrl_hs|  ap_fixed_base|  return value|
|d          |   in|   64|     ap_none|              d|        scalar|
+-----------+-----+-----+------------+---------------+--------------+

