
/*
Mbed OS Target Define Header.
This contains all of the #defines specific to your target and device.
It is prepended to every source file using the -include compiler option.
AUTOGENERATED by cmake.  DO NOT EDIT!
*/
#ifndef MBED_TARGET_CONFIG_H
#define MBED_TARGET_CONFIG_H

// Defines from MBED_TARGET_DEFINITIONS:
#define DEVICE_I2C_ASYNCH 1
#define DEVICE_SPI_ASYNCH 1
#define DEVICE_SPISLAVE 1
#define DEVICE_MPU 1
#define DEVICE_SERIAL 1
#define DEVICE_RESET_REASON 1
#define DEVICE_EMAC 1
#define DEVICE_LPTICKER 1
#define DEVICE_I2CSLAVE 1
#define DEVICE_PORTOUT 1
#define DEVICE_SERIAL_FC 1
#define DEVICE_SLEEP 1
#define DEVICE_CRC 1
#define DEVICE_I2C 1
#define DEVICE_TRNG 1
#define DEVICE_USBDEVICE 1
#define DEVICE_SERIAL_ASYNCH 1
#define DEVICE_RTC 1
#define DEVICE_ANALOGIN 1
#define DEVICE_FLASH 1
#define DEVICE_PWMOUT 1
#define DEVICE_PORTINOUT 1
#define DEVICE_INTERRUPTIN 1
#define DEVICE_CAN 1
#define DEVICE_WATCHDOG 1
#define DEVICE_USTICKER 1
#define DEVICE_PORTIN 1
#define DEVICE_ANALOGOUT 1
#define DEVICE_SPI 1
#define TARGET_LIKE_CORTEX_M7 1
#define TARGET_M7 1
#define TARGET_CORTEX 1
#define TARGET_MCU_STM32 1
#define TARGET_MCU_STM32F7 1
#define TARGET_Target 1
#define TARGET_CORTEX_M 1
#define TARGET_NUCLEO_F767ZI 1
#define TARGET_RTOS_M4_M7 1
#define TARGET_STM32F767xI 1
#define TARGET_STM 1
#define TARGET_STM32F767ZI 1
#define TARGET_STM32F7 1
#define TARGET_FF_ARDUINO_UNO 1
#define TARGET_LIKE_MBED 1
#define __MBED__ 1

// Defines from MBED_CONFIG_DEFINITIONS:
#define MBED_CONF_TARGET_CONSOLE_UART 1
#define MBED_CONF_TARGET_CONSOLE_USB 0
#define MBED_CONF_TARGET_NETWORK_DEFAULT_INTERFACE_TYPE ETHERNET
#define MBED_CONF_TARGET_DEEP_SLEEP_LATENCY 4
#define MBED_CONF_TARGET_BOOT_STACK_SIZE 0x1000
#define MBED_CONF_TARGET_MPU_ROM_END 0x0fffffff
#define MBED_CONF_TARGET_TICKLESS_FROM_US_TICKER 0
#define MBED_CONF_TARGET_INIT_US_TICKER_AT_BOOT 1
#define MBED_CONF_TARGET_CUSTOM_TICKERS 1
#define MBED_CONF_TARGET_XIP_ENABLE 0
#define MBED_CONF_TARGET_DEFAULT_ADC_VREF NAN
#define MBED_CONF_TARGET_INTERNAL_FLASH_UNIFORM_SECTORS 0
#define MBED_CONF_TARGET_SEMIHOSTING_ENABLED 0
#define MBED_CONF_TARGET_LSE_AVAILABLE 1
#define MBED_CONF_TARGET_LSE_BYPASS 0
#define MBED_CONF_TARGET_RTC_CLOCK_SOURCE USE_RTC_CLK_LSE_OR_LSI
#define MBED_CONF_TARGET_LPUART_CLOCK_SOURCE USE_LPUART_CLK_LSE|USE_LPUART_CLK_PCLK1|USE_LPUART_CLK_PCLK3|USE_LPUART_CLK_SYSCLK
#define LPTICKER_DELAY_TICKS 0
#define MBED_CONF_TARGET_LPTICKER_LPTIM_CLOCK 1
#define MBED_CONF_TARGET_GPIO_RESET_AT_INIT 0
#define CLOCK_SOURCE USE_PLL_HSE_EXTC|USE_PLL_HSI
#define MBED_CONF_TARGET_LPTICKER_LPTIM 1
#define MBED_CONF_TARGET_LSE_DRIVE_LOAD_LEVEL RCC_LSEDRIVE_LOW
#define MBED_CONF_TARGET_I2C_TIMING_VALUE_ALGO 0
#define MBED_CONF_TARGET_FLASH_DUAL_BANK 0
#define STM32_D11_SPI_ETHERNET_PIN PA_7
#define MBED_CONF_EVENTS_SHARED_STACKSIZE 2048
#define MBED_CONF_EVENTS_SHARED_EVENTSIZE 768
#define MBED_CONF_EVENTS_SHARED_DISPATCH_FROM_APPLICATION 1
#define MBED_CONF_EVENTS_SHARED_HIGHPRIO_STACKSIZE 1024
#define MBED_CONF_EVENTS_SHARED_HIGHPRIO_EVENTSIZE 256
#define MBED_CONF_EVENTS_USE_LOWPOWER_TIMER_TICKER 0
#define MBED_CONF_DRIVERS_UART_SERIAL_TXBUF_SIZE 256
#define MBED_CONF_DRIVERS_UART_SERIAL_RXBUF_SIZE 256
#define MBED_CRC_TABLE_SIZE 16
#define MBED_CONF_DRIVERS_SPI_TRANSACTION_QUEUE_LEN 2
#define MBED_CONF_DRIVERS_QSPI_IO0 QSPI_FLASH1_IO0
#define MBED_CONF_DRIVERS_QSPI_IO1 QSPI_FLASH1_IO1
#define MBED_CONF_DRIVERS_QSPI_IO2 QSPI_FLASH1_IO2
#define MBED_CONF_DRIVERS_QSPI_IO3 QSPI_FLASH1_IO3
#define MBED_CONF_DRIVERS_QSPI_SCK QSPI_FLASH1_SCK
#define MBED_CONF_DRIVERS_QSPI_CSN QSPI_FLASH1_CSN
#define MBED_CONF_DRIVERS_OSPI_IO0 OSPI_FLASH1_IO0
#define MBED_CONF_DRIVERS_OSPI_IO1 OSPI_FLASH1_IO1
#define MBED_CONF_DRIVERS_OSPI_IO2 OSPI_FLASH1_IO2
#define MBED_CONF_DRIVERS_OSPI_IO3 OSPI_FLASH1_IO3
#define MBED_CONF_DRIVERS_OSPI_IO4 OSPI_FLASH1_IO4
#define MBED_CONF_DRIVERS_OSPI_IO5 OSPI_FLASH1_IO5
#define MBED_CONF_DRIVERS_OSPI_IO6 OSPI_FLASH1_IO6
#define MBED_CONF_DRIVERS_OSPI_IO7 OSPI_FLASH1_IO7
#define MBED_CONF_DRIVERS_OSPI_SCK OSPI_FLASH1_SCK
#define MBED_CONF_DRIVERS_OSPI_CSN OSPI_FLASH1_CSN
#define MBED_CONF_DRIVERS_OSPI_DQS OSPI_FLASH1_DQS
#define MBED_CONF_PLATFORM_STDIO_CONVERT_NEWLINES 1
#define MBED_CONF_PLATFORM_STDIO_CONVERT_TTY_NEWLINES 1
#define MBED_CONF_PLATFORM_STDIO_BUFFERED_SERIAL 1
#define MBED_CONF_PLATFORM_STDIO_MINIMAL_CONSOLE_ONLY 0
#define MBED_CONF_PLATFORM_STDIO_BAUD_RATE 115200
#define MBED_CONF_PLATFORM_STDIO_FLUSH_AT_EXIT 1
#define MBED_CONF_PLATFORM_DEFAULT_SERIAL_BAUD_RATE 115200
#define MBED_CONF_PLATFORM_POLL_USE_LOWPOWER_TIMER 0
#define MBED_CONF_PLATFORM_ERROR_HIST_ENABLED 0
#define MBED_CONF_PLATFORM_ERROR_HIST_SIZE 4
#define MBED_CONF_PLATFORM_ERROR_FILENAME_CAPTURE_ENABLED 0
#define MBED_CONF_PLATFORM_ERROR_ALL_THREADS_INFO 0
#define MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN 16
#define MBED_STACK_DUMP_ENABLED 0
#define MBED_CONF_PLATFORM_DEEPSLEEP_STATS_VERBOSE 0
#define MBED_CONF_PLATFORM_CTHUNK_COUNT_MAX 8
#define MBED_CONF_PLATFORM_CALLBACK_NONTRIVIAL 0
#define MBED_CONF_PLATFORM_CALLBACK_COMPARABLE 1
#define MBED_CONF_PLATFORM_CRASH_CAPTURE_ENABLED 1
#define MBED_CONF_PLATFORM_ERROR_REBOOT_MAX 1
#define MBED_CONF_PLATFORM_FATAL_ERROR_AUTO_REBOOT_ENABLED 1
#define MBED_CONF_PLATFORM_USE_MPU 1
#define MBED_CONF_PLATFORM_MINIMAL_PRINTF_ENABLE_64_BIT 1
#define MBED_CONF_PLATFORM_MINIMAL_PRINTF_ENABLE_FLOATING_POINT 1
#define MBED_CONF_PLATFORM_MINIMAL_PRINTF_SET_FLOATING_POINT_MAX_DECIMALS 6
#define MEM_ALLOC malloc
#define MBED_TRACE_COLOR_THEME 0
#define MEM_FREE free
#define USE_HAL_DRIVER 1
#define STM32F767xx 1
#define MBED_TICKLESS 1
#define USE_FULL_LL_DRIVER 1
#define EXTRA_IDLE_STACK_REQUIRED 1
#define MBED_CONFIGURED_RAM1_SIZE 0x20000
#define MBED_CONFIGURED_RAM1_START 0x20000000
#define MBED_CONFIGURED_RAM_BANK_IRAM1_SIZE 0x60000
#define MBED_CONFIGURED_RAM_BANK_IRAM1_START 0x20020000
#define MBED_CONFIGURED_RAM_BANK_IRAM2_SIZE 0x20000
#define MBED_CONFIGURED_RAM_BANK_IRAM2_START 0x20000000
#define MBED_CONFIGURED_RAM_SIZE 0x60000
#define MBED_CONFIGURED_RAM_START 0x20020000
#define MBED_CONFIGURED_ROM1_SIZE 0x200000
#define MBED_CONFIGURED_ROM1_START 0x8000000
#define MBED_CONFIGURED_ROM_BANK_ROM_VIA_AXIM_BUS_SIZE 0x200000
#define MBED_CONFIGURED_ROM_BANK_ROM_VIA_AXIM_BUS_START 0x8000000
#define MBED_CONFIGURED_ROM_BANK_ROM_VIA_ITCM_BUS_SIZE 0x200000
#define MBED_CONFIGURED_ROM_BANK_ROM_VIA_ITCM_BUS_START 0x200000
#define MBED_CONFIGURED_ROM_SIZE 0x200000
#define MBED_CONFIGURED_ROM_START 0x200000
#define MBED_RAM1_SIZE 0x20000
#define MBED_RAM1_START 0x20000000
#define MBED_RAM_BANK_IRAM1_SIZE 0x60000
#define MBED_RAM_BANK_IRAM1_START 0x20020000
#define MBED_RAM_BANK_IRAM2_SIZE 0x20000
#define MBED_RAM_BANK_IRAM2_START 0x20000000
#define MBED_RAM_SIZE 0x60000
#define MBED_RAM_START 0x20020000
#define MBED_ROM1_SIZE 0x200000
#define MBED_ROM1_START 0x8000000
#define MBED_ROM_BANK_ROM_VIA_AXIM_BUS_SIZE 0x200000
#define MBED_ROM_BANK_ROM_VIA_AXIM_BUS_START 0x8000000
#define MBED_ROM_BANK_ROM_VIA_ITCM_BUS_SIZE 0x200000
#define MBED_ROM_BANK_ROM_VIA_ITCM_BUS_START 0x200000
#define MBED_ROM_SIZE 0x200000
#define MBED_ROM_START 0x200000
#endif
