
DIR=$(PROJ_ROOT)/src

VERILOG_SOURCES += $(DIR)/top_pkg.sv 
VERILOG_SOURCES += $(DIR)/i2c_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_cipher_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_and2.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_buf.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_flop.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_xnor2.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_xor2.sv 
VERILOG_SOURCES += $(DIR)/prim_pad_wrapper_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_22_16_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_22_16_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_28_22_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_28_22_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_39_32_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_39_32_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_64_57_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_64_57_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_72_64_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_72_64_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_22_16_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_22_16_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_39_32_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_39_32_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_72_64_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_72_64_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_76_68_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_hamming_76_68_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_22_16_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_22_16_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_28_22_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_28_22_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_39_32_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_39_32_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_64_57_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_64_57_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_72_64_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_72_64_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_22_16_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_22_16_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_39_32_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_39_32_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_72_64_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_72_64_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_76_68_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_secded_inv_hamming_76_68_enc.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_and2.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_buf.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_clock_mux2.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_flop.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_flop_en.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_xor2.sv 
VERILOG_SOURCES += $(DIR)/bus_params_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_arbiter_fixed.sv 
VERILOG_SOURCES += $(DIR)/prim_arbiter_ppc.sv 
VERILOG_SOURCES += $(DIR)/prim_arbiter_tree.sv 
VERILOG_SOURCES += $(DIR)/prim_arbiter_tree_dup.sv 
VERILOG_SOURCES += $(DIR)/prim_cdc_rand_delay.sv 
VERILOG_SOURCES += $(DIR)/prim_subst_perm.sv 
VERILOG_SOURCES += $(DIR)/prim_present.sv 
VERILOG_SOURCES += $(DIR)/prim_prince.sv 
VERILOG_SOURCES += $(DIR)/prim_count.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_clock_mux2.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_pad_wrapper.sv 
VERILOG_SOURCES += $(DIR)/prim_lfsr.sv 
VERILOG_SOURCES += $(DIR)/prim_sec_anchor_buf.sv 
VERILOG_SOURCES += $(DIR)/prim_sec_anchor_flop.sv 
VERILOG_SOURCES += $(DIR)/prim_sparse_fsm_flop.sv 
VERILOG_SOURCES += $(DIR)/prim_subreg_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_reg_cdc.sv 
VERILOG_SOURCES += $(DIR)/prim_reg_cdc_arb.sv 
VERILOG_SOURCES += $(DIR)/prim_subreg.sv 
VERILOG_SOURCES += $(DIR)/prim_subreg_arb.sv 
VERILOG_SOURCES += $(DIR)/prim_subreg_ext.sv 
VERILOG_SOURCES += $(DIR)/prim_subreg_shadow.sv 
VERILOG_SOURCES += $(DIR)/prim_util_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_xilinx_pad_wrapper.sv 
VERILOG_SOURCES += $(DIR)/lc_ctrl_state_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_and2.sv 
VERILOG_SOURCES += $(DIR)/prim_buf.sv 
VERILOG_SOURCES += $(DIR)/prim_clock_mux2.sv 
VERILOG_SOURCES += $(DIR)/prim_flop.sv 
VERILOG_SOURCES += $(DIR)/prim_pad_wrapper.sv 
VERILOG_SOURCES += $(DIR)/prim_xnor2.sv 
VERILOG_SOURCES += $(DIR)/prim_xor2.sv 
VERILOG_SOURCES += $(DIR)/prim_generic_flop_en.sv 
VERILOG_SOURCES += $(DIR)/prim_onehot_check.sv 
VERILOG_SOURCES += $(DIR)/prim_flop_en.sv 
VERILOG_SOURCES += $(DIR)/prim_blanker.sv 
VERILOG_SOURCES += $(DIR)/prim_double_lfsr.sv 
VERILOG_SOURCES += $(DIR)/prim_flop_2sync.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi4_sender.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi4_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi4_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi8_sender.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi8_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi8_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi12_sender.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi12_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi12_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi16_sender.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi16_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_mubi16_dec.sv 
VERILOG_SOURCES += $(DIR)/prim_reg_we_check.sv 
VERILOG_SOURCES += $(DIR)/prim_diff_decode.sv 
VERILOG_SOURCES += $(DIR)/prim_fifo_async_sram_adapter.sv 
VERILOG_SOURCES += $(DIR)/prim_fifo_async_simple.sv 
VERILOG_SOURCES += $(DIR)/prim_fifo_async.sv 
VERILOG_SOURCES += $(DIR)/prim_fifo_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_fifo_sync_cnt.sv 
VERILOG_SOURCES += $(DIR)/prim_rst_sync.sv 
VERILOG_SOURCES += $(DIR)/tlul_pkg.sv 
VERILOG_SOURCES += $(DIR)/lc_ctrl_reg_pkg.sv 
VERILOG_SOURCES += $(DIR)/lc_ctrl_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_esc_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_esc_receiver.sv 
VERILOG_SOURCES += $(DIR)/prim_esc_sender.sv 
VERILOG_SOURCES += $(DIR)/tlul_data_integ_enc.sv 
VERILOG_SOURCES += $(DIR)/tlul_data_integ_dec.sv 
VERILOG_SOURCES += $(DIR)/tlul_cmd_intg_gen.sv 
VERILOG_SOURCES += $(DIR)/tlul_cmd_intg_chk.sv 
VERILOG_SOURCES += $(DIR)/tlul_rsp_intg_gen.sv 
VERILOG_SOURCES += $(DIR)/tlul_rsp_intg_chk.sv 
VERILOG_SOURCES += $(DIR)/prim_alert_pkg.sv 
VERILOG_SOURCES += $(DIR)/prim_alert_receiver.sv 
VERILOG_SOURCES += $(DIR)/prim_alert_sender.sv 
VERILOG_SOURCES += $(DIR)/tlul_fifo_sync.sv 
VERILOG_SOURCES += $(DIR)/tlul_fifo_async.sv 
VERILOG_SOURCES += $(DIR)/tlul_err.sv 
VERILOG_SOURCES += $(DIR)/prim_clock_gating_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_sram_arbiter.sv 
VERILOG_SOURCES += $(DIR)/prim_slicer.sv 
VERILOG_SOURCES += $(DIR)/prim_sync_reqack.sv 
VERILOG_SOURCES += $(DIR)/prim_sync_reqack_data.sv 
VERILOG_SOURCES += $(DIR)/prim_sync_slow_fast.sv 
VERILOG_SOURCES += $(DIR)/prim_keccak.sv 
VERILOG_SOURCES += $(DIR)/prim_packer.sv 
VERILOG_SOURCES += $(DIR)/prim_packer_fifo.sv 
VERILOG_SOURCES += $(DIR)/prim_gate_gen.sv 
VERILOG_SOURCES += $(DIR)/prim_pulse_sync.sv 
VERILOG_SOURCES += $(DIR)/prim_filter.sv 
VERILOG_SOURCES += $(DIR)/prim_filter_ctr.sv 
VERILOG_SOURCES += $(DIR)/prim_intr_hw.sv 
VERILOG_SOURCES += $(DIR)/tlul_adapter_reg.sv 
VERILOG_SOURCES += $(DIR)/tlul_sram_byte.sv 
VERILOG_SOURCES += $(DIR)/tlul_adapter_sram.sv 
VERILOG_SOURCES += $(DIR)/tlul_lc_gate.sv 
VERILOG_SOURCES += $(DIR)/tlul_err_resp.sv 
VERILOG_SOURCES += $(DIR)/tlul_socket_1n.sv 
VERILOG_SOURCES += $(DIR)/tlul_socket_m1.sv 
VERILOG_SOURCES += $(DIR)/sram2tlul.sv 
VERILOG_SOURCES += $(DIR)/i2c_reg_pkg.sv 
VERILOG_SOURCES += $(DIR)/i2c_reg_top.sv 
VERILOG_SOURCES += $(DIR)/i2c_core.sv 
VERILOG_SOURCES += $(DIR)/i2c_fsm.sv 
VERILOG_SOURCES += $(DIR)/i2c.sv

VERILOG_INCLUDE_DIRS = $(DIR)/prim_assert/
