<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Wed Oct  4 15:49:46 2017-->
<file-format version="1.0" name="netlisting-timestamps">
<module contextID="switched: lab2 testbench_inverter schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" isSubcircuit="0" viewStopList="hspice hspiceD" timestamp="679" viewSearchList="hspice hspiceD schematic spice veriloga">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="0"/>
<PortOrder></PortOrder>
</module>
</file-format>
