INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.sim/sim_1/synth/timing/xsim/TB_nexys_PIC_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD28
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-311] analyzing module PICtop
INFO: [VRFC 10-311] analyzing module RAM_ES
INFO: [VRFC 10-311] analyzing module RAM_PG
INFO: [VRFC 10-311] analyzing module RAM_top
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module RS232_top
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module nexys_PIC
INFO: [VRFC 10-311] analyzing module rrx
INFO: [VRFC 10-311] analyzing module shiftregister
INFO: [VRFC 10-311] analyzing module trx
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth
INFO: [VRFC 10-311] analyzing module fifo_memory
INFO: [VRFC 10-311] analyzing module fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_nexys_PIC'
