Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:13:42.206225] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 17:13:42 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     19463
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:13:42.457449] Periodic Lic check successful
[17:13:42.457473] Feature usage summary:
[17:13:42.457474] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Sun Aug 11 17:14:05 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log127 and the command file is genus.cmd127
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2090' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2378' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3305' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3597' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4534' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4826' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N5763' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6055' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6992' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N7284' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N8221' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N8513' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N9450' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N9742' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N10679' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N10971' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N11908' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N12200' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N13137' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N13429' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_48'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_56'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_61'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_68'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_73'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_80'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_92'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_97'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_109'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_116'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_121'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_128'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_133'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_140'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 43, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.004s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.021s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         4.00 | 
| hlo_clip           |       1 |       0 |        21.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm...
%# Begin write_design (08/11 17:14:35, mem=4946.57M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:01, real = 00:03).
.
%# End write_design (08/11 17:14:38, total cpu=08:00:01, real=08:00:03, peak res=829.30M, current mem=4945.57M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.02)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.02)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:14:39 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[10]
hnet:proj_fm/out_rdata[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      64
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         64

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:14
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I3]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I3]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I4]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I4]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I5]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I5]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I6]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I6]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I7]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I7]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I8]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I8]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I9]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I9]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I10]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I10]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I11]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I11]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I12]_72_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I12]_72_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I16]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I16]_72_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 1.224s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |      1224.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.035s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        35.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.034s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        34.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 458, runtime: 0.028s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.008s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.039s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 32, runtime: 0.011s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.009s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.009s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.003s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     458 |        28.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         2.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         8.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |        39.00 | 
| hlo_reconv_opt            |       0 |       0 |         2.00 | 
| hlo_restructure           |       0 |       0 |         4.00 | 
| hlo_common_select_muxopto |       0 |      32 |        11.00 | 
| hlo_identity_transform    |       0 |       0 |         9.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         9.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         3.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 18
              Info: total 937 bmuxes found, 936 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(10) 
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1322' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1322 mux_FMbuffers[rd_idx]_72_1256 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1452' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1452 mux_FMbuffers[rd_idx]_72_1388 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1578' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1578 mux_FMbuffers[rd_idx]_72_1516 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1700' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1700 mux_FMbuffers[rd_idx]_72_1640 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1818' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1818 mux_FMbuffers[rd_idx]_72_1760 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1932' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1932 mux_FMbuffers[rd_idx]_72_1876 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_2042' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_2042 mux_FMbuffers[rd_idx]_72_1988 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1188' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1188 mux_FMbuffers[rd_idx]_72_63 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1323' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1323 mux_FMbuffers[rd_idx]_72_1257 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1453' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1453 mux_FMbuffers[rd_idx]_72_1389 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1579' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1579 mux_FMbuffers[rd_idx]_72_1517 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1701' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1701 mux_FMbuffers[rd_idx]_72_1641 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1819' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1819 mux_FMbuffers[rd_idx]_72_1761 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1933' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1933 mux_FMbuffers[rd_idx]_72_1877 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_2043' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_2043 mux_FMbuffers[rd_idx]_72_1989 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_72_1189' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_72_1189 mux_FMbuffers[rd_idx]_72_21 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 247 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_243...
        Done timing increment_unsigned_243.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_249...
        Done timing csa_tree_249.
      Timing add_signed_carry_254...
        Done timing add_signed_carry_254.
      Timing csa_tree_256...
        Done timing csa_tree_256.
      Timing csa_tree_263...
        Done timing csa_tree_263.
      Timing csa_tree_270...
        Done timing csa_tree_270.
      Timing csa_tree_277...
        Done timing csa_tree_277.
      Timing csa_tree_284...
        Done timing csa_tree_284.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2080' and 'SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2077' and 'SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2074' and 'SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2071' and 'SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2068' and 'SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2065' and 'SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2062' and 'SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2059' and 'SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2056' and 'SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2053' and 'SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2050' and 'SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2047' and 'SUB_TC_OP2050_Y_SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2044' and 'SUB_TC_OP2047_Y_SUB_TC_OP2050_Y_SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2041' and 'SUB_TC_OP2044_Y_SUB_TC_OP2047_Y_SUB_TC_OP2050_Y_SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP' and 'SUB_TC_OP2041_Y_SUB_TC_OP2044_Y_SUB_TC_OP2047_Y_SUB_TC_OP2050_Y_SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' in 'CDN_DP_region_0_0_c7 in proj_fm'.
      Timing increment_unsigned_678_748...
        Done timing increment_unsigned_678_748.
      Timing increment_unsigned_677_749...
        Done timing increment_unsigned_677_749.
      Timing increment_unsigned_678_886...
        Done timing increment_unsigned_678_886.
      Timing increment_unsigned_677_887...
        Done timing increment_unsigned_677_887.
      Timing lt_unsigned_2975_rtlopto_model_888...
        Done timing lt_unsigned_2975_rtlopto_model_888.
      Timing lt_unsigned_2973_rtlopto_model_889...
        Done timing lt_unsigned_2973_rtlopto_model_889.
      Timing lt_unsigned_2971_rtlopto_model_890...
        Done timing lt_unsigned_2971_rtlopto_model_890.
      Timing lt_unsigned_2969_rtlopto_model_891...
        Done timing lt_unsigned_2969_rtlopto_model_891.
      Timing lt_unsigned_2967_rtlopto_model_892...
        Done timing lt_unsigned_2967_rtlopto_model_892.
      Timing lt_unsigned_2965_rtlopto_model_893...
        Done timing lt_unsigned_2965_rtlopto_model_893.
      Timing lt_unsigned_2963_rtlopto_model_894...
        Done timing lt_unsigned_2963_rtlopto_model_894.
      Timing lt_unsigned_2961_rtlopto_model_895...
        Done timing lt_unsigned_2961_rtlopto_model_895.
      Timing lt_unsigned_2959_rtlopto_model_896...
        Done timing lt_unsigned_2959_rtlopto_model_896.
      Timing lt_unsigned_2957_rtlopto_model_897...
        Done timing lt_unsigned_2957_rtlopto_model_897.
      Timing lt_unsigned_2955_rtlopto_model_898...
        Done timing lt_unsigned_2955_rtlopto_model_898.
      Timing lt_unsigned_2953_rtlopto_model_899...
        Done timing lt_unsigned_2953_rtlopto_model_899.
      Timing lt_unsigned_2951_rtlopto_model_900...
        Done timing lt_unsigned_2951_rtlopto_model_900.
      Timing lt_unsigned_2949_rtlopto_model_901...
        Done timing lt_unsigned_2949_rtlopto_model_901.
      Timing lt_unsigned_2947_rtlopto_model_902...
        Done timing lt_unsigned_2947_rtlopto_model_902.
      Timing lt_unsigned_2945_rtlopto_model_903...
        Done timing lt_unsigned_2945_rtlopto_model_903.
      Timing lt_unsigned_2943_rtlopto_model_904...
        Done timing lt_unsigned_2943_rtlopto_model_904.
      Timing lt_unsigned_2939_rtlopto_model_905...
        Done timing lt_unsigned_2939_rtlopto_model_905.
      Timing increment_unsigned_678_969...
        Done timing increment_unsigned_678_969.
      Timing increment_unsigned_677_970...
        Done timing increment_unsigned_677_970.
      Timing lt_unsigned_2975_rtlopto_model_971...
        Done timing lt_unsigned_2975_rtlopto_model_971.
      Timing lt_unsigned_2973_rtlopto_model_972...
        Done timing lt_unsigned_2973_rtlopto_model_972.
      Timing lt_unsigned_2971_rtlopto_model_973...
        Done timing lt_unsigned_2971_rtlopto_model_973.
      Timing lt_unsigned_2969_rtlopto_model_974...
        Done timing lt_unsigned_2969_rtlopto_model_974.
      Timing lt_unsigned_2967_rtlopto_model_975...
        Done timing lt_unsigned_2967_rtlopto_model_975.
      Timing lt_unsigned_2965_rtlopto_model_976...
        Done timing lt_unsigned_2965_rtlopto_model_976.
      Timing lt_unsigned_2963_rtlopto_model_977...
        Done timing lt_unsigned_2963_rtlopto_model_977.
      Timing lt_unsigned_2961_rtlopto_model_978...
        Done timing lt_unsigned_2961_rtlopto_model_978.
      Timing lt_unsigned_2959_rtlopto_model_979...
        Done timing lt_unsigned_2959_rtlopto_model_979.
      Timing lt_unsigned_2957_rtlopto_model_980...
        Done timing lt_unsigned_2957_rtlopto_model_980.
      Timing lt_unsigned_2955_rtlopto_model_981...
        Done timing lt_unsigned_2955_rtlopto_model_981.
      Timing lt_unsigned_2953_rtlopto_model_982...
        Done timing lt_unsigned_2953_rtlopto_model_982.
      Timing lt_unsigned_2951_rtlopto_model_983...
        Done timing lt_unsigned_2951_rtlopto_model_983.
      Timing lt_unsigned_2949_rtlopto_model_984...
        Done timing lt_unsigned_2949_rtlopto_model_984.
      Timing lt_unsigned_2947_rtlopto_model_985...
        Done timing lt_unsigned_2947_rtlopto_model_985.
      Timing lt_unsigned_2945_rtlopto_model_986...
        Done timing lt_unsigned_2945_rtlopto_model_986.
      Timing lt_unsigned_2943_rtlopto_model_987...
        Done timing lt_unsigned_2943_rtlopto_model_987.
      Timing lt_unsigned_2939_rtlopto_model_988...
        Done timing lt_unsigned_2939_rtlopto_model_988.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_91_17' in design 'CDN_DP_region_0_0_c2'.
	The following set of instances are flattened ( mux_waddr_91_17 mux_waddr_93_26 mux_46_25 ).

      Timing increment_unsigned_678_1054...
        Done timing increment_unsigned_678_1054.
      Timing increment_unsigned_677_1055...
        Done timing increment_unsigned_677_1055.
      Timing lt_unsigned_2975_rtlopto_model_1056...
        Done timing lt_unsigned_2975_rtlopto_model_1056.
      Timing lt_unsigned_2973_rtlopto_model_1057...
        Done timing lt_unsigned_2973_rtlopto_model_1057.
      Timing lt_unsigned_2971_rtlopto_model_1058...
        Done timing lt_unsigned_2971_rtlopto_model_1058.
      Timing lt_unsigned_2969_rtlopto_model_1059...
        Done timing lt_unsigned_2969_rtlopto_model_1059.
      Timing lt_unsigned_2967_rtlopto_model_1060...
        Done timing lt_unsigned_2967_rtlopto_model_1060.
      Timing lt_unsigned_2965_rtlopto_model_1061...
        Done timing lt_unsigned_2965_rtlopto_model_1061.
      Timing lt_unsigned_2963_rtlopto_model_1062...
        Done timing lt_unsigned_2963_rtlopto_model_1062.
      Timing lt_unsigned_2961_rtlopto_model_1063...
        Done timing lt_unsigned_2961_rtlopto_model_1063.
      Timing lt_unsigned_2959_rtlopto_model_1064...
        Done timing lt_unsigned_2959_rtlopto_model_1064.
      Timing lt_unsigned_2957_rtlopto_model_1065...
        Done timing lt_unsigned_2957_rtlopto_model_1065.
      Timing lt_unsigned_2955_rtlopto_model_1066...
        Done timing lt_unsigned_2955_rtlopto_model_1066.
      Timing lt_unsigned_2953_rtlopto_model_1067...
        Done timing lt_unsigned_2953_rtlopto_model_1067.
      Timing lt_unsigned_2951_rtlopto_model_1068...
        Done timing lt_unsigned_2951_rtlopto_model_1068.
      Timing lt_unsigned_2949_rtlopto_model_1069...
        Done timing lt_unsigned_2949_rtlopto_model_1069.
      Timing lt_unsigned_2947_rtlopto_model_1070...
        Done timing lt_unsigned_2947_rtlopto_model_1070.
      Timing lt_unsigned_2945_rtlopto_model_1071...
        Done timing lt_unsigned_2945_rtlopto_model_1071.
      Timing lt_unsigned_2943_rtlopto_model_1072...
        Done timing lt_unsigned_2943_rtlopto_model_1072.
      Timing lt_unsigned_2939_rtlopto_model_1073...
        Done timing lt_unsigned_2939_rtlopto_model_1073.
      Timing increment_unsigned_678_1137...
        Done timing increment_unsigned_678_1137.
      Timing increment_unsigned_677_1138...
        Done timing increment_unsigned_677_1138.
      Timing lt_unsigned_2975_rtlopto_model_1139...
        Done timing lt_unsigned_2975_rtlopto_model_1139.
      Timing lt_unsigned_2973_rtlopto_model_1140...
        Done timing lt_unsigned_2973_rtlopto_model_1140.
      Timing lt_unsigned_2971_rtlopto_model_1141...
        Done timing lt_unsigned_2971_rtlopto_model_1141.
      Timing lt_unsigned_2969_rtlopto_model_1142...
        Done timing lt_unsigned_2969_rtlopto_model_1142.
      Timing lt_unsigned_2967_rtlopto_model_1143...
        Done timing lt_unsigned_2967_rtlopto_model_1143.
      Timing lt_unsigned_2965_rtlopto_model_1144...
        Done timing lt_unsigned_2965_rtlopto_model_1144.
      Timing lt_unsigned_2963_rtlopto_model_1145...
        Done timing lt_unsigned_2963_rtlopto_model_1145.
      Timing lt_unsigned_2961_rtlopto_model_1146...
        Done timing lt_unsigned_2961_rtlopto_model_1146.
      Timing lt_unsigned_2959_rtlopto_model_1147...
        Done timing lt_unsigned_2959_rtlopto_model_1147.
      Timing lt_unsigned_2957_rtlopto_model_1148...
        Done timing lt_unsigned_2957_rtlopto_model_1148.
      Timing lt_unsigned_2955_rtlopto_model_1149...
        Done timing lt_unsigned_2955_rtlopto_model_1149.
      Timing lt_unsigned_2953_rtlopto_model_1150...
        Done timing lt_unsigned_2953_rtlopto_model_1150.
      Timing lt_unsigned_2951_rtlopto_model_1151...
        Done timing lt_unsigned_2951_rtlopto_model_1151.
      Timing lt_unsigned_2949_rtlopto_model_1152...
        Done timing lt_unsigned_2949_rtlopto_model_1152.
      Timing lt_unsigned_2947_rtlopto_model_1153...
        Done timing lt_unsigned_2947_rtlopto_model_1153.
      Timing lt_unsigned_2945_rtlopto_model_1154...
        Done timing lt_unsigned_2945_rtlopto_model_1154.
      Timing lt_unsigned_2943_rtlopto_model_1155...
        Done timing lt_unsigned_2943_rtlopto_model_1155.
      Timing lt_unsigned_2939_rtlopto_model_1156...
        Done timing lt_unsigned_2939_rtlopto_model_1156.
      Timing increment_unsigned_678_1220...
        Done timing increment_unsigned_678_1220.
      Timing increment_unsigned_677_1221...
        Done timing increment_unsigned_677_1221.
      Timing lt_unsigned_2975_rtlopto_model_1222...
        Done timing lt_unsigned_2975_rtlopto_model_1222.
      Timing lt_unsigned_2973_rtlopto_model_1223...
        Done timing lt_unsigned_2973_rtlopto_model_1223.
      Timing lt_unsigned_2971_rtlopto_model_1224...
        Done timing lt_unsigned_2971_rtlopto_model_1224.
      Timing lt_unsigned_2969_rtlopto_model_1225...
        Done timing lt_unsigned_2969_rtlopto_model_1225.
      Timing lt_unsigned_2967_rtlopto_model_1226...
        Done timing lt_unsigned_2967_rtlopto_model_1226.
      Timing lt_unsigned_2965_rtlopto_model_1227...
        Done timing lt_unsigned_2965_rtlopto_model_1227.
      Timing lt_unsigned_2963_rtlopto_model_1228...
        Done timing lt_unsigned_2963_rtlopto_model_1228.
      Timing lt_unsigned_2961_rtlopto_model_1229...
        Done timing lt_unsigned_2961_rtlopto_model_1229.
      Timing lt_unsigned_2959_rtlopto_model_1230...
        Done timing lt_unsigned_2959_rtlopto_model_1230.
      Timing lt_unsigned_2957_rtlopto_model_1231...
        Done timing lt_unsigned_2957_rtlopto_model_1231.
      Timing lt_unsigned_2955_rtlopto_model_1232...
        Done timing lt_unsigned_2955_rtlopto_model_1232.
      Timing lt_unsigned_2953_rtlopto_model_1233...
        Done timing lt_unsigned_2953_rtlopto_model_1233.
      Timing lt_unsigned_2951_rtlopto_model_1234...
        Done timing lt_unsigned_2951_rtlopto_model_1234.
      Timing lt_unsigned_2949_rtlopto_model_1235...
        Done timing lt_unsigned_2949_rtlopto_model_1235.
      Timing lt_unsigned_2947_rtlopto_model_1236...
        Done timing lt_unsigned_2947_rtlopto_model_1236.
      Timing lt_unsigned_2945_rtlopto_model_1237...
        Done timing lt_unsigned_2945_rtlopto_model_1237.
      Timing lt_unsigned_2943_rtlopto_model_1238...
        Done timing lt_unsigned_2943_rtlopto_model_1238.
      Timing lt_unsigned_2939_rtlopto_model_1239...
        Done timing lt_unsigned_2939_rtlopto_model_1239.
      Timing increment_unsigned_678_1303...
        Done timing increment_unsigned_678_1303.
      Timing increment_unsigned_677_1304...
        Done timing increment_unsigned_677_1304.
      Timing lt_unsigned_2975_rtlopto_model_1305...
        Done timing lt_unsigned_2975_rtlopto_model_1305.
      Timing lt_unsigned_2973_rtlopto_model_1306...
        Done timing lt_unsigned_2973_rtlopto_model_1306.
      Timing lt_unsigned_2971_rtlopto_model_1307...
        Done timing lt_unsigned_2971_rtlopto_model_1307.
      Timing lt_unsigned_2969_rtlopto_model_1308...
        Done timing lt_unsigned_2969_rtlopto_model_1308.
      Timing lt_unsigned_2967_rtlopto_model_1309...
        Done timing lt_unsigned_2967_rtlopto_model_1309.
      Timing lt_unsigned_2965_rtlopto_model_1310...
        Done timing lt_unsigned_2965_rtlopto_model_1310.
      Timing lt_unsigned_2963_rtlopto_model_1311...
        Done timing lt_unsigned_2963_rtlopto_model_1311.
      Timing lt_unsigned_2961_rtlopto_model_1312...
        Done timing lt_unsigned_2961_rtlopto_model_1312.
      Timing lt_unsigned_2959_rtlopto_model_1313...
        Done timing lt_unsigned_2959_rtlopto_model_1313.
      Timing lt_unsigned_2957_rtlopto_model_1314...
        Done timing lt_unsigned_2957_rtlopto_model_1314.
      Timing lt_unsigned_2955_rtlopto_model_1315...
        Done timing lt_unsigned_2955_rtlopto_model_1315.
      Timing lt_unsigned_2953_rtlopto_model_1316...
        Done timing lt_unsigned_2953_rtlopto_model_1316.
      Timing lt_unsigned_2951_rtlopto_model_1317...
        Done timing lt_unsigned_2951_rtlopto_model_1317.
      Timing lt_unsigned_2949_rtlopto_model_1318...
        Done timing lt_unsigned_2949_rtlopto_model_1318.
      Timing lt_unsigned_2947_rtlopto_model_1319...
        Done timing lt_unsigned_2947_rtlopto_model_1319.
      Timing lt_unsigned_2945_rtlopto_model_1320...
        Done timing lt_unsigned_2945_rtlopto_model_1320.
      Timing lt_unsigned_2943_rtlopto_model_1321...
        Done timing lt_unsigned_2943_rtlopto_model_1321.
      Timing lt_unsigned_2939_rtlopto_model_1322...
        Done timing lt_unsigned_2939_rtlopto_model_1322.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 73761083046 ,dp = 47 mux = 938 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 60043725756 ,dp = 29 mux = 938 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 59918667228 ,dp = 29 mux = 936 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 60043725756 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 60043725756 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in proj_fm: area: 60043725756 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in proj_fm: area: 60043725756 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 57566003670 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_fm: area: 57566003670 ,dp = 29 mux = 938 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 57566003670.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      73761083046        60043725756        59918667228        60043725756        60043725756        60043725756        60043725756        57566003670  
##>            WNS         +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                 40  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  2                  2                  2                  2                 40  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            73761083046 (      )     4843.30 (        )             0 (        )              
##> rewrite                        START            73761083046 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75441557016 ( +2.28)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75441557016 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            77114214828 ( +2.22)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            77114214828 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            78810321114 ( +2.20)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            78810321114 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            80451714294 ( +2.08)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            80451714294 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            82124372106 ( +2.08)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            82124372106 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            83789213760 ( +2.03)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            83789213760 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            85485320046 ( +2.02)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            85485320046 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            87111080910 ( +1.90)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            87111080910 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            88775922564 ( +1.91)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            88775922564 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            90432948060 ( +1.87)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            90432948060 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            92113422030 ( +1.86)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            92113422030 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            93762631368 ( +1.79)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            93762631368 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            95435289180 ( +1.78)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            95435289180 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            97100130834 ( +1.74)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            97100130834 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            98780604804 ( +1.73)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            98780604804 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100328204088 ( +1.57)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100328204088 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100367284878 ( +0.04)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100367284878 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100453262616 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100453262616 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100539240354 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100539240354 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100625218092 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100625218092 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100711195830 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100711195830 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100797173568 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100797173568 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100883151306 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           100883151306 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           100969129044 ( +0.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           132452613468 (+31.18)     4808.10 (  -35.20)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END           132788708262 ( +0.25)     4808.10 (   +0.00)             0 (       0)           0  
##> rewrite                        START           132788708262 ( +0.00)     4808.10 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END           133288942374 ( +0.38)     4808.10 (   +0.00)             0 (       0)           0  
##> rewrite                        START           133288942374 ( +0.00)     4808.10 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END           154470730554 (+15.89)     4808.10 (   +0.00)             0 (       0)           1  
##> rewrite                        START           154470730554 ( +0.00)     4808.10 (   +0.00)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END           233718756516 (+51.30)     4808.10 (   +0.00)             0 (       0)           2  
##>                                  END           195818206374 (+165.48)     4843.30 (   +0.00)             0 (       0)          12  
##>createMaxCarrySave              START           178997834358 ( -8.59)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           178997834358 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           177215750334 ( -1.00)     4843.30 (   +0.00)             0 (       0)           1  
##>                                  END           177215750334 ( -1.00)     4843.30 (   +0.00)             0 (       0)           1  
##>canonicalize_by_names           START           177215750334 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           177215750334 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           177215750334 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> rewrite                        START           177215750334 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           171486506520 ( -3.23)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           171486506520 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           165710365758 ( -3.37)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           165710365758 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           159981121944 ( -3.46)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           159981121944 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           154204981182 ( -3.61)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           154204981182 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           148460105052 ( -3.73)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           148460105052 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           142762125870 ( -3.84)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           142762125870 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           136939088160 ( -4.08)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           136939088160 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           131217660504 ( -4.18)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           131217660504 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           125457152058 ( -4.39)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           125457152058 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           119743540560 ( -4.55)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           119743540560 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           113811076638 ( -4.95)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           113811076638 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           107980222770 ( -5.12)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           107980222770 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           102243162798 ( -5.31)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           102243162798 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            96513918984 ( -5.60)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            96513918984 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            90643984326 ( -6.08)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START            90643984326 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            83820478392 ( -7.53)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            83820478392 (-52.70)     4843.30 (   +0.00)             0 (       0)          11  
##>datapath_csa_factoring_one_gde  START            83820478392 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            83820478392 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            83820478392 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78075602262 ( -6.85)     4843.30 (   +0.00)             0 (       0)           1  
##>datapath_rewrite_post_share     START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            78075602262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            78067786104 ( -0.01)     4843.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            78067786104 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            78067786104 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            78067786104 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 (-16.18)     4843.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 (-16.18)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 (-16.18)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            65436874776 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            57636349092 (-11.92)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            57566003670 ( -0.12)     4843.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            57566003670 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           167343942780 (+190.70)     4843.30 (   +0.00)             0 (       0)           2  
##>dpopt_flatten_critical_muxes_i  START           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           167343942780 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>create_score                    START            57566003670 (-65.60)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            57566003670 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(40), factoring(0), sharing(15), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 252 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing csa_tree_1451...
        Done timing csa_tree_1451.
      Timing lt_unsigned_2939_rtlopto_model_1541...
        Done timing lt_unsigned_2939_rtlopto_model_1541.
      Timing lt_unsigned_2939_rtlopto_model_1543...
        Done timing lt_unsigned_2939_rtlopto_model_1543.
      Timing lt_unsigned_2939_rtlopto_model_1545...
        Done timing lt_unsigned_2939_rtlopto_model_1545.
      Timing lt_unsigned_2939_rtlopto_model_1547...
        Done timing lt_unsigned_2939_rtlopto_model_1547.
      Timing lt_unsigned_2939_rtlopto_model_1549...
        Done timing lt_unsigned_2939_rtlopto_model_1549.
      Timing lt_unsigned_2939_rtlopto_model_1551...
        Done timing lt_unsigned_2939_rtlopto_model_1551.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in proj_fm: area: 750351168 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_fm: area: 961387434 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 562763376.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        750351168          562763376          562763376          562763376          562763376          562763376          562763376          961387434  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              750351168 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              750351168 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 (-25.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 18
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.070s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        70.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.162s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       162.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479    |Info    |   16 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-738    |Info    | 1852 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    | 1852 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                      |
| CDFG-893    |Info    |   32 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-622  |Warning |   64 |Signal or variable has multiple drivers.                                                                                                                                                                   |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                      |
|             |        |      |Some tools may not accept this HDL.                                                                                                                                                                        |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |   17 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                 |
| GB-6        |Info    |   32 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-34      |Info    |   30 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                     |
| RTLOPT-40   |Info    |    1 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_19' of datapath component 'sub_signed_694'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_Y_SUB_TC_OP2041_Y_SUB_TC_OP2044_Y_SUB_TC_OP2047_Y_SUB_TC_OP2050_Y_SUB_TC_OP2053_Y_SUB_TC_OP2056_Y_SUB_TC_OP2059_Y_SUB_TC_OP2062_Y_SUB_TC_OP2065_Y_SUB_TC_OP2068_Y_SUB_TC_OP2071_Y_SUB_TC_OP2074_Y_SUB_TC_OP2077_Y_SUB_TC_OP2080_Y_SUB_TC_OP2083' of datapath component 'sub_signed_297'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2042_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2042_group_785'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2045_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2045_group_787'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2048_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2048_group_788'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2051_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2051_group_790'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2054_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2054_group_792'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2057_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2057_group_793'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2060_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2060_group_795'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2063_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2063_group_796'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2066_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2066_group_797'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2069_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2069_group_798'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2072_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2072_group_800'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2075_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2075_group_802'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2078_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2078_group_803'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2081_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2081_group_804'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP2084_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP2084_group_806'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP_group_783'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_5_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_5_pad_pad_group_814'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_8_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_8_pad_pad_group_816'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         134		100%
Total flip-flops                        134		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_4865...
          Done structuring (delay-based) cb_part_4865
        Mapping component cb_part_4865...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| GB-6   |Info    |   35 |A datapath component has been ungrouped.                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti18236/chg_idx 
  g27434/in_1                                                   
  g27434/z              (u)  unmapped_or2      10 38.0          
  g15820/in_0                                                   
  g15820/z              (u)  unmapped_not       1  4.9          
cb_parti18236/out_wait 
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_74_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4872ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                  
  waddr_reg[1]/q        (u)  unmapped_d_flop      21 79.8           
cb_seqi/g12_in_0 
cb_parti18236/cb_seqi_g12_in_0 
  g27735/in_4                                                       
  g27735/z              (u)  unmapped_nand5        6 22.2           
  g27434/in_0                                                       
  g27434/z              (u)  unmapped_or2         10 37.0           
  g15820/in_0                                                       
  g15820/z              (u)  unmapped_not          1  4.9           
cb_parti18236/out_wait 
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_74_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6484ps.
 
Cost Group 'reg2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        21 79.8           
cb_seqi/g12_in_0 
cb_parti18236/cb_seqi_g12_in_0 
  g27735/in_4                                                               
  g27735/z                    (u)  unmapped_nand5          6 22.2           
  g27434/in_0                                                               
  g27434/z                    (u)  unmapped_or2           10 37.0           
  g25891/in_0                                                               
  g25891/z                    (u)  unmapped_or2            2  7.4           
  g25416/in_0                                                               
  g25416/z                    (u)  unmapped_complex2       1  3.7           
  g25417/in_2                                                               
  g25417/z                    (u)  unmapped_nand3         64 30.4           
cb_parti18236/cb_seqi_g15952_z 
cb_seqi/g15952_z 
  g18236/data1                                                              
  g18236/z                    (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8057ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj.sdc_line_15_3_1)             ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti18236/chg_idx 
  g27434/in_1                                                               
  g27434/z                    (u)  unmapped_or2           10 38.0           
  g25891/in_0                                                               
  g25891/z                    (u)  unmapped_or2            2  7.6           
  g25416/in_0                                                               
  g25416/z                    (u)  unmapped_complex2       1  3.8           
  g25417/in_2                                                               
  g25417/z                    (u)  unmapped_nand3         64 29.6           
cb_parti18236/cb_seqi_g15952_z 
cb_seqi/g15952_z 
  g18237/data1                                                              
  g18237/z                    (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7438ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 95, CPU_Time 90.73874699999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) | 100.0(100.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  98.9(100.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   1.1(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      3573     24620       832
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      6140     27086      1276
##>G:Misc                              95
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       96
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 17:16
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  91.0( 92.2) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   1.0(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   8.0(  7.8) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  91.0( 91.3) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   1.0(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   8.0(  7.7) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  1.0) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_4866...
          Done structuring (delay-based) cb_part_4866
        Mapping component cb_part_4866...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti33363/chg_idx 
  g27434/in_1                                                   
  g27434/z              (u)  unmapped_or2      10 38.0          
cb_parti33363/cb_seqi_g27434_z 
g33364/in_0                                                     
g33364/z                (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_74_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4818ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                  
  waddr_reg[1]/q        (u)  unmapped_d_flop      20 76.0           
cb_seqi/g27735_in_4 
cb_parti33363/cb_seqi_g27735_in_4 
  g42961/in_4                                                       
  g42961/z              (u)  unmapped_nand5        6 22.2           
  g27434/in_0                                                       
  g27434/z              (u)  unmapped_or2         10 37.0           
cb_parti33363/cb_seqi_g27434_z 
g33364/in_0                                                         
g33364/z                (u)  unmapped_not          1  4.9           
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_74_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6445ps.
 
Cost Group 'reg2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        20 76.0           
cb_seqi/g27735_in_4 
cb_parti33363/cb_seqi_g27735_in_4 
  g42961/in_4                                                               
  g42961/z                    (u)  unmapped_nand5          6 22.2           
  g27434/in_0                                                               
  g27434/z                    (u)  unmapped_or2           10 37.0           
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g33363/in_1                                                               
  g33363/z                    (u)  unmapped_complex2       2  7.4           
  g33425/in_1                                                               
  g33425/z                    (u)  unmapped_complex2       1  3.7           
  g33426/in_2                                                               
  g33426/z                    (u)  unmapped_nand3         64 30.4           
  g33640/data1                                                              
  g33640/z                    (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8009ps.
 
Cost Group 'in2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj.sdc_line_15_3_1)             ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti33363/chg_idx 
  g27434/in_1                                                               
  g27434/z                    (u)  unmapped_or2           10 38.0           
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g33363/in_1                                                               
  g33363/z                    (u)  unmapped_complex2       2  7.6           
  g33425/in_1                                                               
  g33425/z                    (u)  unmapped_complex2       1  3.8           
  g33426/in_2                                                               
  g33426/z                    (u)  unmapped_nand3         64 29.6           
  g33641/data1                                                              
  g33641/z                    (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7385ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) cb_part_4866...
          Done restructuring (delay-based) cb_part_4866
        Optimizing component cb_part_4866...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[3]/CK                                                 0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X1M_A9TL       2  10.2  117  +334     334 F 
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                             +0     334   
  g54843/Y                       AND2_X1M_A9TL         1   4.1   65  +158     492 F 
  g54372/D                                                             +0     492   
  g54372/Y                       NAND4_X2A_A9TL        6  14.7  288  +200     692 R 
  g54221/B                                                             +0     692   
  g54221/Y                       OR2_X1P4M_A9TL       10  33.8  324  +335    1027 R 
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34200/B                                                             +0    1027   
  g34200/Y                       NOR2_X1A_A9TL         2   7.5  169  +190    1218 F 
  g34180/A1                                                            +0    1218   
  g34180/Y                       AOI22_X2M_A9TL        1  13.3  259  +236    1453 R 
  g34139/B                                                             +0    1453   
  g34139/Y                       NAND2_X8A_A9TL       64 153.7  328  +282    1735 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X2M_A9TL                        +0    1735   
  FMbuffers_reg[0][0][1]/CK      setup                            0  +233    1968 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7982ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                            0    +0       0 R 
  waddr_reg[3]/Q             DFFRPQ_X1M_A9TL       2 10.5  164  +354     354 R 
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                        +0     354   
  g54843/Y                   AND2_X1M_A9TL         1  4.3   90  +164     519 R 
  g54372/D                                                        +0     519   
  g54372/Y                   NAND4_X2A_A9TL        6 14.8  263  +205     724 F 
  g54221/B                                                        +0     724   
  g54221/Y                   OR2_X1P4M_A9TL       10 32.9  221  +312    1035 F 
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                          +0    1035   
g33365/Y                     INV_X4M_A9TL          1  4.9   68   +74    1109 R 
out_wait                <<<  interconnect                   68    +0    1109 R 
                             out port                             +0    1109 R 
(proj.sdc_line_17_74_1)      ext delay                         +2000    3109 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6841ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

           Pin                       Type        Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
(proj.sdc_line_15_3_1)           ext delay                         +2000    2000 R 
chg_idx                          in port              2   6.6   50   +13    2013 R 
cb_parti33363/chg_idx 
  g54221/A                                                            +0    2013   
  g54221/Y                       OR2_X1P4M_A9TL      10  33.8  324  +249    2262 R 
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34200/B                                                            +0    2262   
  g34200/Y                       NOR2_X1A_A9TL        2   7.5  169  +190    2452 F 
  g34180/A1                                                           +0    2452   
  g34180/Y                       AOI22_X2M_A9TL       1  13.3  259  +236    2688 R 
  g34139/B                                                            +0    2688   
  g34139/Y                       NAND2_X8A_A9TL      64 153.7  328  +282    2970 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X2M_A9TL                       +0    2970   
  FMbuffers_reg[0][0][1]/CK      setup                           0  +233    3203 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6747ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

         Pin                     Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                        +2000    2000 R 
chg_idx                      in port              2  6.6   50   +13    2013 R 
cb_parti33363/chg_idx 
  g54221/A                                                       +0    2013   
  g54221/Y                   OR2_X1P4M_A9TL      10 33.8  324  +249    2262 R 
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                         +0    2262   
g33365/Y                     INV_X4M_A9TL         1  4.9   74   +60    2322 F 
out_wait                <<<  interconnect                  74    +0    2322 F 
                             out port                            +0    2322 F 
(proj.sdc_line_17_74_1)      ext delay                        +2000    4322 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                9000   
                             uncertainty                        -50    8950 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4628ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                17140        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148     4628              9000     (launch clock period: 10000)
        in2reg               235     6747             10000 
       reg2out               178     6841             10000 
       reg2reg               235     7982             10000 

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type        Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                            
chg_idx                      in port              2  6.6          
cb_parti33363/chg_idx 
  g54221/A                                                        
  g54221/Y                   OR2_X1P4M_A9TL      10 33.8          
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                          
g33365/Y                     INV_X4M_A9TL         1  4.9          
out_wait                <<<  interconnect                         
                             out port                             
(proj.sdc_line_17_74_1)      ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                           
                             uncertainty                          
------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 4625ps.
 
Cost Group 'reg2out' target slack:   119 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  waddr_reg[3]/CK                                                   
  waddr_reg[3]/Q             DFFRPQ_X1M_A9TL       2 10.5           
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                          
  g54843/Y                   AND2_X1M_A9TL         1  4.3           
  g54372/D                                                          
  g54372/Y                   NAND4_X2A_A9TL        6 14.8           
  g54221/B                                                          
  g54221/Y                   OR2_X1P4M_A9TL       10 32.9           
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                            
g33365/Y                     INV_X4M_A9TL          1  4.9           
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_74_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5844ps.
 
Cost Group 'in2reg' target slack:   154 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type        Fanout  Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)                  <<<  launch                             0 R 
(proj.sdc_line_15_3_1)            ext delay                              
chg_idx                           in port              2   6.6           
cb_parti33363/chg_idx 
  g54221/A                                                               
  g54221/Y                        OR2_X1P4M_A9TL      10  33.8           
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34200/B                                                               
  g34200/Y                        NOR2_X1A_A9TL        2   7.5           
  g34180/A1                                                              
  g34180/Y                        AOI22_X2M_A9TL       1  13.3           
  g34139/B                                                               
  g34139/Y                        NAND2_X8A_A9TL      64 153.7           
  FMbuffers_reg[1][31][1]/D  <<<  SDFFQ_X2M_A9TL                         
  FMbuffers_reg[1][31][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                        10000 R 
                                  uncertainty                            
-------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/D

The global mapper estimates a slack for this path of 6740ps.
 
Cost Group 'reg2reg' target slack:   154 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type         Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                  <<<  launch                              0 R 
cb_seqi
  waddr_reg[3]/CK                                                         
  waddr_reg[3]/Q                  DFFRPQ_X1M_A9TL       2  10.2           
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                                
  g54843/Y                        AND2_X1M_A9TL         1   4.1           
  g54372/D                                                                
  g54372/Y                        NAND4_X2A_A9TL        6  14.7           
  g54221/B                                                                
  g54221/Y                        OR2_X1P4M_A9TL       10  33.8           
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34200/B                                                                
  g34200/Y                        NOR2_X1A_A9TL         2   7.5           
  g34180/A1                                                               
  g34180/Y                        AOI22_X2M_A9TL        1  13.3           
  g34139/B                                                                
  g34139/Y                        NAND2_X8A_A9TL       64 153.7           
  FMbuffers_reg[1][31][1]/D  <<<  SDFFQ_X2M_A9TL                          
  FMbuffers_reg[1][31][1]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                         10000 R 
                                  uncertainty                             
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/D

The global mapper estimates a slack for this path of 6979ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                                0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X2M_A9TL      13 45.1  314  +432     432 R 
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                            +0     432   
  g54843/Y                       AND2_X1M_A9TL         1  4.3   92  +199     631 R 
  g54372/D                                                            +0     631   
  g54372/Y                       NAND4_X2A_A9TL        6 14.8  266  +206     837 F 
  g54221/B                                                            +0     837   
  g54221/Y                       OR2_X1P4M_A9TL       10 25.7  180  +287    1124 F 
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34201/B                                                            +0    1124   
  g34201/Y                       NOR2_X1A_A9TL         2  6.3  227  +196    1321 R 
  g34177/A1                                                           +0    1321   
  g34177/Y                       AOI22_X1M_A9TL        1  3.4  147  +146    1467 F 
  g2/B                                                                +0    1467   
  g2/Y                           AND2_X1M_A9TL         4 16.0  166  +233    1700 F 
  drc_bufs34245/A                                                     +0    1700   
  drc_bufs34245/Y                INV_X2M_A9TL         16 36.2  255  +209    1910 R 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X1M_A9TL                       +0    1910   
  FMbuffers_reg[0][0][0]/CK      setup                           0  +210    2120 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7830ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj.sdc_line_15_3_1)           ext delay                        +2000    2000 R 
chg_idx                          in port              2  6.7   50   +13    2013 R 
cb_parti33363/chg_idx 
  g54221/A                                                           +0    2013   
  g54221/Y                       OR2_X1P4M_A9TL      10 26.1  255  +211    2225 R 
cb_parti33363/cb_seqi_g27434_z 
cb_seqi/g27434_z 
  g34201/B                                                           +0    2225   
  g34201/Y                       NOR2_X1A_A9TL        2  6.2  137  +158    2382 F 
  g34177/A1                                                          +0    2382   
  g34177/Y                       AOI22_X1M_A9TL       1  3.5  174  +178    2560 R 
  g2/B                                                               +0    2560   
  g2/Y                           AND2_X1M_A9TL        4 16.4  253  +259    2819 R 
  drc_bufs34245/A                                                    +0    2819   
  drc_bufs34245/Y                INV_X2M_A9TL        16 36.2  186  +195    3014 F 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X1M_A9TL                      +0    3014   
  FMbuffers_reg[0][0][0]/CK      setup                          0  +214    3228 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                  10000 R 
                                 uncertainty                        -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6722ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                            0    +0       0 R 
  waddr_reg[3]/Q             DFFRPQ_X2M_A9TL      13 45.1  314  +432     432 R 
cb_seqi/g27735_in_1 
cb_parti33363/cb_seqi_g27735_in_1 
  g54843/B                                                        +0     432   
  g54843/Y                   AND2_X1M_A9TL         1  4.3   92  +199     631 R 
  g54372/D                                                        +0     631   
  g54372/Y                   NAND4_X2A_A9TL        6 14.8  266  +206     837 F 
  g54221/B                                                        +0     837   
  g54221/Y                   OR2_X1P4M_A9TL       10 25.7  180  +287    1124 F 
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                          +0    1124   
g33365/Y                     INV_X1M_A9TL          1  4.9  109  +118    1242 R 
out_wait                <<<  interconnect                  109    +0    1242 R 
                             out port                             +0    1242 R 
(proj.sdc_line_17_74_1)      ext delay                         +2000    3242 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6708ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

         Pin                     Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                        +2000    2000 R 
chg_idx                      in port              2  6.7   50   +13    2013 R 
cb_parti33363/chg_idx 
  g54221/A                                                       +0    2013   
  g54221/Y                   OR2_X1P4M_A9TL      10 26.1  255  +211    2225 R 
cb_parti33363/cb_seqi_g27434_z 
g33365/A                                                         +0    2225   
g33365/Y                     INV_X1M_A9TL         1  4.9  106  +118    2343 F 
out_wait                <<<  interconnect                 106    +0    2343 F 
                             out port                            +0    2343 F 
(proj.sdc_line_17_74_1)      ext delay                        +2000    4343 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                9000   
                             uncertainty                        -50    8950 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4607ps 
Start-point  : chg_idx
End-point    : out_wait

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    6 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               16986        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out                99     4607              9000     (launch clock period: 10000)
        in2reg               154     6722             10000 
       reg2out               119     6708             10000 
       reg2reg               154     7830             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 72, CPU_Time 69.86066199999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  53.5( 54.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.7(  4.5) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  41.2( 40.9) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  52.6( 53.4) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.6(  4.5) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  40.5( 40.4) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:56) |  00:00:03(00:00:02) |   1.7(  1.1) |   17:17:47 (Aug11) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.002949999999998454
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  52.6( 53.1) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.6(  4.5) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  40.5( 40.2) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:56) |  00:00:03(00:00:02) |   1.7(  1.1) |   17:17:47 (Aug11) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:57) |  00:00:00(00:00:01) |  -0.0(  0.6) |   17:17:48 (Aug11) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  52.3( 52.8) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.6(  4.4) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  40.2( 40.0) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:56) |  00:00:03(00:00:02) |   1.7(  1.1) |   17:17:47 (Aug11) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:57) |  00:00:00(00:00:01) |  -0.0(  0.6) |   17:17:48 (Aug11) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:52(00:03:58) |  00:00:01(00:00:01) |   0.6(  0.6) |   17:17:49 (Aug11) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 14657        0         0      1670        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                14657        0         0      1670        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  14657        0         0      1670        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 6.985538999999989
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  50.2( 50.8) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.4(  4.3) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.5) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  38.7( 38.5) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:56) |  00:00:03(00:00:02) |   1.7(  1.1) |   17:17:47 (Aug11) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:57) |  00:00:00(00:00:01) |  -0.0(  0.5) |   17:17:48 (Aug11) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:52(00:03:58) |  00:00:01(00:00:01) |   0.6(  0.5) |   17:17:49 (Aug11) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:04:05) |  00:00:06(00:00:07) |   3.9(  3.7) |   17:17:56 (Aug11) |   1.28 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:14:49 (Aug11) |  832.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:29(00:02:33) |  00:01:30(00:01:35) |  50.2( 50.8) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:30(00:02:33) |  00:00:01(00:00:00) |   0.6(  0.0) |   17:16:24 (Aug11) |   1.28 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:41) |  00:00:08(00:00:08) |   4.4(  4.3) |   17:16:32 (Aug11) |   1.27 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:02:42) |  00:00:00(00:00:01) |   0.0(  0.5) |   17:16:33 (Aug11) |   1.27 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:48(00:03:54) |  00:01:09(00:01:12) |  38.7( 38.5) |   17:17:45 (Aug11) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:56) |  00:00:03(00:00:02) |   1.7(  1.1) |   17:17:47 (Aug11) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:03:57) |  00:00:00(00:00:01) |  -0.0(  0.5) |   17:17:48 (Aug11) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:52(00:03:58) |  00:00:01(00:00:01) |   0.6(  0.5) |   17:17:49 (Aug11) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:04:05) |  00:00:06(00:00:07) |   3.9(  3.7) |   17:17:56 (Aug11) |   1.28 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:04:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:17:56 (Aug11) |   1.28 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      6140     27086      1271
##>M:Pre Cleanup                        0         -         -      6140     27086      1271
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      3342      9027      1279
##>M:Const Prop                         0      4607         0      3342      9027      1279
##>M:Cleanup                            7      4607         0      3320      8966      1279
##>M:MBCI                               0         -         -      3320      8966      1279
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              75
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       84
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 17:17
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 14657        0         0      1670        0        7
-------------------------------------------------------------------------------
 const_prop                14657        0         0      1022        0        7
 simp_cc_inputs            14635        0         0      1022        0        7
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                14635        0         0      1022        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:01 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm                3315   8950.680  5684.200    14634.880 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:01 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                         
        Gate         Instances    Area                        Library                      
-------------------------------------------------------------------------------------------
AND2_X0P7M_A9TL              2     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR              5     9.000    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL                4     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL               17    67.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                4    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TR                3     7.560    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL                1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TR                3    12.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               10    57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P7M_A9TL             1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P5M_A9TL             32    92.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TR                1     2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X3M_A9TL                1     6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL          128   322.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X0P7M_A9TR            1     2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR             2     4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL               1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR          160   518.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL             2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL               2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TL           1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TR           1     2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL              5     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             14    20.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL              2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                10    14.400    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL              3    27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL              1     9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH               3     3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TL               3     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL               1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              15    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               29   167.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               344   371.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                60    86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               144   207.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                 1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                 9    19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                 2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                10    28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL               4    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                 1     4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR           321  1040.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL               2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P5M_A9TR              1     3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TR              3    10.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL               14    95.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR            2     4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL             2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P5M_A9TR             1     1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL           422   607.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL               1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL               5     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL               5     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL               2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL               2     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL               8    31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X0P7M_A9TL          1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL           182   393.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P7M_A9TL             2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL               1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL               1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          64   184.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL               1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL              3     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL             14    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                3     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL                4     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7M_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL                1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X4M_A9TL                1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TR             3     9.720    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL             1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL                2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL            36    77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL               8    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL          422  1367.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL           256   645.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL           2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR           2     5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL           274   690.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL               5     9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                 1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL               2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                 1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                 1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X2M_A9TL                 1     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                15    54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL             128  1244.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X2M_A9TL            1    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X3M_A9TL            1    11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL             4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL             3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL               2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P5M_A9TL              3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL             12    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-------------------------------------------------------------------------------------------
total                     3315  8950.680                                                   


                    Library                    Instances   Area   Instances % 
------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        13   17.640         0.4 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c      2779 7277.040        83.8 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c       523 1656.000        15.8 

                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential           134 1303.200   14.6 
inverter             626  933.480   10.4 
buffer                31   47.520    0.5 
logic               2524 6666.480   74.5 
physical_cells         0    0.000    0.0 
-----------------------------------------
total               3315 8950.680  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:02 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:02 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops          134  100.00                         -  
 Register bank width too small     134  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  134  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     134        134      0 (0.00%)    134 (100.00%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:04 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 1022)
Pin                  Slew           Max     Violation
-------------------------------------------------------
g59034/B              435           350            85
  --> Other violations on net 937
g58116/A              435           350            85
  --> Other violations on net 937
g58112/A              435           350            85
  --> Other violations on net 937
g58110/A              435           350            85
  --> Other violations on net 937
g58109/A              435           350            85
  --> Other violations on net 937
g58108/A              435           350            85
  --> Other violations on net 937
g58107/A              435           350            85
  --> Other violations on net 937
g58102/A              435           350            85
  --> Other violations on net 937
g54657/A              435           350            85
  --> Other violations on net 937
g54224/A              435           350            85
  --> Other violations on net 937
g54371/B              435           350            85
  --> Other violations on net 937
g54789/Y              435           350            85
  --> Other violations on net 937


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 7.000)
Pin                 Fanout           Max     Violation
--------------------------------------------------------
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000
g34214/Y            23.000        16.000         7.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:04 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            8950.68     100.00 
-------------------------------------
total             8950.68     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:18:04 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4608.6   0.0          0 
in2reg       6723.6   0.0          0 
reg2out      6828.3   0.0          0 
reg2reg      7950.6   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             3315 
Physical Instance count            0 
Sequential Instance Count        134 
Combinational Instance Count    3181 
Hierarchical Instance Count        0 

Area
----
Cell Area                          8950.680
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    8950.680
Net Area                           5684.200
Total Area (Cell+Physical+Net)     14634.880

Max Fanout                         134 (clk)
Min Fanout                         0 (n_17)
Average Fanout                     3.6
Terms to net ratio                 4.5761
Terms to instance ratio            4.0543
Runtime                            246.53085899999994 seconds
Elapsed Runtime                    262 seconds
Genus peak memory usage            6883.78 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_fm.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 17:18
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(genus_fm.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm...
%# Begin write_design (08/11 17:18:05, mem=5399.23M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:05, real = 00:11).
.
%# End write_design (08/11 17:18:16, total cpu=08:00:05, real=08:00:11, peak res=1301.70M, current mem=5403.23M)
@file(genus_fm.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 376s, ST: 285s, FG: 285s, CPU: 5.2%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 1.3G, phys peak: 1.3G}, SYS {load: 1.1, cpu: 2, total: 7.5G, free: 2.9G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 377s, ST: 285s, FG: 285s, CPU: 5.2%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 1.3G, phys peak: 1.3G}, SYS {load: 1.1, cpu: 2, total: 7.5G, free: 2.9G}
Abnormal exit.
