// Seed: 2638255888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri id_2;
  output wire id_1;
  assign id_2 = -1;
  wire  id_9 = id_2;
  logic id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd53,
    parameter id_8 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  xnor primCall (id_1, id_2, id_11, id_6, id_13, id_3);
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10,
      id_6,
      id_6,
      id_5,
      id_11,
      id_7
  );
  wire [id_4 : id_8] id_14;
endmodule
