<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86ISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86ISelLowering.h - X86 DAG Lowering Interface ----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that X86 uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  <span class="keyword">class </span>X86Subtarget;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <span class="keyword">class </span>X86TargetMachine;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html">   24</a></span>&#160;  <span class="keyword">namespace </span>X86ISD {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="comment">// X86 Specific DAG Nodes</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">   26</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="comment">// Start the numbering where the builtin ops leave off.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">   28</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">    /// Bit scan forward.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">   31</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">BSF</a>,<span class="comment"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">    /// Bit scan reverse.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">   33</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">BSR</a>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">    /// X86 funnel/double shift i16 instructions. These correspond to</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">    /// X86::SHLDW and X86::SHRDW instructions which have different amt</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">    /// modulo rules to generic funnel shifts.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">    /// NOTE: The operand order matches ISD::FSHL/FSHR not SHLD/SHRD.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafc7ffcf1a4cad7c33343cede072fb0e5">   39</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafc7ffcf1a4cad7c33343cede072fb0e5">FSHL</a>,</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa92ed95813cdeed918027c599d9f3a7fc">   40</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa92ed95813cdeed918027c599d9f3a7fc">FSHR</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">    /// Bitwise logical AND of floating point values. This corresponds</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">    /// to X86::ANDPS or X86::ANDPD.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">   44</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">FAND</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    /// Bitwise logical OR of floating point values. This corresponds</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    /// to X86::ORPS or X86::ORPD.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">   48</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">FOR</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /// Bitwise logical XOR of floating point values. This corresponds</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    /// to X86::XORPS or X86::XORPD.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">   52</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">FXOR</a>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    ///  Bitwise logical ANDNOT of floating point values. This</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// corresponds to X86::ANDNPS or X86::ANDNPD.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">   56</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">FANDN</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /// These operations represent an abstract X86 call</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    /// instruction, which includes a bunch of information.  In particular the</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// operands of these node are:</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    ///     #0 - The incoming token chain</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    ///     #1 - The callee</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    ///     #2 - The number of arg bytes the caller pushes on the stack.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    ///     #3 - The number of arg bytes the callee pops off the stack.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">    ///     #4 - The value to pass in AL/AX/EAX (optional)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    ///     #5 - The value to pass in DL/DX/EDX (optional)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    /// The result values of these nodes are:</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    ///     #0 - The outgoing token chain</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    ///     #1 - The first register result value (optional)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    ///     #2 - The second register result value (optional)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">   75</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">CALL</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    /// Same as call except it adds the NoTrack prefix.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">   78</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">NT_CALL</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">// Pseudo for a OBJC call that gets emitted together with a special</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// marker instruction.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e7673d6e0ca7db6dfaebb83d789bad4">   82</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e7673d6e0ca7db6dfaebb83d789bad4">CALL_RVMARKER</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    /// X86 compare and logical compare instructions.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">   85</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">CMP</a>,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ef50922ad9f8f5c658d0b2206f612f9">   86</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ef50922ad9f8f5c658d0b2206f612f9">FCMP</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478">   87</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478">COMI</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9">   88</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9">UCOMI</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    /// X86 bit-test instructions.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">   91</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">BT</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /// X86 SetCC. Operand 0 is condition code, and operand 1 is the EFLAGS</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    /// operand, usually produced by a CMP instruction.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">   95</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">SETCC</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    /// X86 Select</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">   98</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">SELECTS</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">// Same as SETCC except it&#39;s materialized with a sbb and the value is all</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// one&#39;s or all zero&#39;s.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">  102</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">SETCC_CARRY</a>, <span class="comment">// R = carry_bit ? ~0 : 0</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    /// X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    /// Operands are two FP values to compare; result is a mask of</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    /// 0s or 1s.  Generally DTRT for C/C++ with NaNs.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">  107</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">FSETCC</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    /// X86 FP SETCC, similar to above, but with output as an i1 mask and</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    /// and a version with SAE.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">  111</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">FSETCCM</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b">  112</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b">FSETCCM_SAE</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    /// X86 conditional moves. Operand 0 and operand 1 are the two values</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    /// to select from. Operand 2 is the condition code, and operand 3 is the</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    /// flag operand produced by a CMP or TEST instruction.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">  117</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">CMOV</a>,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">    /// X86 conditional branches. Operand 0 is the chain operand, operand 1</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    /// is the block to branch if condition is true, operand 2 is the</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    /// condition code, and operand 3 is the flag operand produced by a CMP</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    /// or TEST instruction.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">  123</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">BRCOND</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /// BRIND node with NoTrack prefix. Operand 0 is the chain operand and</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// operand 1 is the target address.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">  127</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">NT_BRIND</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// Return with a flag operand. Operand 0 is the chain operand, operand</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    /// 1 is the number of bytes of stack to pop.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">  131</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">RET_FLAG</a>,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// Return from interrupt. Operand 0 is the number of bytes to pop.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">  134</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">IRET</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// Repeat fill, corresponds to X86::REP_STOSx.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">  137</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">REP_STOS</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /// Repeat move, corresponds to X86::REP_MOVSx.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">  140</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">REP_MOVS</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    /// On Darwin, this node represents the result of the popl</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    /// at function entry, used for PIC code.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">  144</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">GlobalBaseReg</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// A wrapper node for TargetConstantPool, TargetJumpTable,</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    /// TargetExternalSymbol, TargetGlobalAddress, TargetGlobalTLSAddress,</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// MCSymbol and TargetBlockAddress.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">  149</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">Wrapper</a>,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    /// Special wrapper used under X86-64 PIC mode for RIP</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    /// relative displacements.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">  153</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">WrapperRIP</a>,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    /// Copies a 64-bit value from an MMX vector to the low word</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">    /// of an XMM vector, with the high word zero filled.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa126e28f14818b0b293da6aef89e11cbe">  157</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa126e28f14818b0b293da6aef89e11cbe">MOVQ2DQ</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">    /// Copies a 64-bit value from the low word of an XMM vector</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    /// to an MMX vector.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">  161</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">MOVDQ2Q</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    /// Copies a 32-bit value from the low word of a MMX</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// vector to a GPR.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">  165</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">MMX_MOVD2W</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    /// Copies a GPR into the low 32-bit word of a MMX vector</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    /// and zero out the high word.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">  169</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">MMX_MOVW2D</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    /// Extract an 8-bit value from a vector and zero extend it to</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    /// i32, corresponds to X86::PEXTRB.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">  173</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">PEXTRB</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    /// Extract a 16-bit value from a vector and zero extend it to</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    /// i32, corresponds to X86::PEXTRW.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">  177</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">PEXTRW</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    /// Insert any element of a 4 x float vector into any element</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    /// of a destination 4 x floatvector.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">  181</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">INSERTPS</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    /// Insert the lower 8-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">    /// corresponds to X86::PINSRB.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">  185</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">PINSRB</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">    /// Insert the lower 16-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">    /// corresponds to X86::PINSRW.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">  189</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">PINSRW</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    /// Shuffle 16 8-bit values within a vector.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">  192</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">PSHUFB</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    /// Compute Sum of Absolute Differences.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">  195</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">PSADBW</a>,<span class="comment"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">    /// Compute Double Block Packed Sum-Absolute-Differences</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">  197</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">DBPSADBW</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    /// Bitwise Logical AND NOT of Packed FP values.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">  200</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">ANDNP</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    /// Blend where the selector is an immediate.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">  203</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">BLENDI</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// Dynamic (non-constant condition) vector blend where only the sign bits</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// of the condition elements are used. This is used to enforce that the</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /// condition mask is not valid for generic VSELECT optimizations. This</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">    /// is also used to implement the intrinsics.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">    /// Operands are in VSELECT order: MASK, TRUE, FALSE</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">  210</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">BLENDV</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">    /// Combined add and sub on an FP vector.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">  213</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">ADDSUB</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">//  FP vector ops with rounding mode.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">  216</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">FADD_RND</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">  217</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">FADDS</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7">  218</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7">FADDS_RND</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">  219</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">FSUB_RND</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c">  220</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c">FSUBS</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877">  221</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877">FSUBS_RND</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">  222</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">FMUL_RND</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">  223</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">FMULS</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26">  224</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26">FMULS_RND</a>,</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">  225</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">FDIV_RND</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57">  226</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57">FDIVS</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41">  227</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41">FDIVS_RND</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">  228</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">FMAX_SAE</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a">  229</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a">FMAXS_SAE</a>,</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">  230</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">FMIN_SAE</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d">  231</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d">FMINS_SAE</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">  232</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">FSQRT_RND</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903">  233</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903">FSQRTS</a>,</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546">  234</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546">FSQRTS_RND</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// FP vector get exponent.</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">  237</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">FGETEXP</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51">  238</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51">FGETEXP_SAE</a>,</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6">  239</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6">FGETEXPS</a>,</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721">  240</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721">FGETEXPS_SAE</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// Extract Normalized Mantissas.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">  242</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">VGETMANT</a>,</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176">  243</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176">VGETMANT_SAE</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485">  244</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485">VGETMANTS</a>,</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082">  245</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082">VGETMANTS_SAE</a>,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// FP Scale.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">  247</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">SCALEF</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d">  248</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d">SCALEF_RND</a>,</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">  249</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">SCALEFS</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f">  250</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f">SCALEFS_RND</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">    /// Integer horizontal add/sub.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">  253</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">HADD</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">  254</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">HSUB</a>,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">    /// Floating point horizontal add/sub.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">  257</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">FHADD</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">  258</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">FHSUB</a>,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// Detect Conflicts Within a Vector</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">  261</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">CONFLICT</a>,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">    /// Floating point max and min.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">  264</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">FMAX</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">  265</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">FMIN</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">    /// Commutative FMIN and FMAX.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">  268</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">FMAXC</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82">  269</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82">FMINC</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">    /// Scalar intrinsic floating point max and min.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">  272</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">FMAXS</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6">  273</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6">FMINS</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">    /// Floating point reciprocal-sqrt and reciprocal approximation.</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">    /// Note that these typically require refinement</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">    /// in order to obtain suitable precision.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088">  278</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088">FRSQRT</a>,</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">  279</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">FRCP</a>,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// AVX-512 reciprocal approximations with a little more precision.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb">  282</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb">RSQRT14</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58">  283</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58">RSQRT14S</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">  284</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">RCP14</a>,</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94">  285</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94">RCP14S</a>,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">// Thread Local Storage.</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">  288</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">TLSADDR</a>,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">// Thread Local Storage. A call to get the start address</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// of the TLS block for the current module.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">  292</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">TLSBASEADDR</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">// Thread Local Storage.  When calling to an OS provided</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// thunk at the address from an earlier relocation.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">  296</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">TLSCALL</a>,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// Exception Handling helpers.</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">  299</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">EH_RETURN</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">  302</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">// SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">  305</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// SjLj exception handling dispatch.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">  308</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">EH_SJLJ_SETUP_DISPATCH</a>,</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">    /// Tail call return. See X86TargetLowering::LowerCall for</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    /// the list of operands.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">  312</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">TC_RETURN</a>,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// Vector move to low scalar and zero higher vector elements.</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">  315</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">VZEXT_MOVL</a>,</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// Vector integer truncate.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">  318</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">VTRUNC</a>,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// Vector integer truncate with unsigned/signed saturation.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0">  320</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0">VTRUNCUS</a>,</div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">  321</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">VTRUNCS</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// Masked version of the above. Used when less than a 128-bit result is</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// produced since the mask only applies to the lower elements and can&#39;t</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// be represented by a select.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">  327</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">VMTRUNC</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8">  328</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8">VMTRUNCUS</a>,</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582">  329</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582">VMTRUNCS</a>,</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// Vector FP extend.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">  332</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">VFPEXT</a>,</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651">  333</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651">VFPEXT_SAE</a>,</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f">  334</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f">VFPEXTS</a>,</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed">  335</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed">VFPEXTS_SAE</a>,</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">// Vector FP round.</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">  338</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">VFPROUND</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a">  339</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a">VFPROUND_RND</a>,</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1">  340</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1">VFPROUNDS</a>,</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c">  341</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c">VFPROUNDS_RND</a>,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// Masked version of above. Used for v2f64-&gt;v4f32.</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">  345</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">VMFPROUND</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="comment">// 128-bit vector logical left / right shift</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">  348</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">VSHLDQ</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab">  349</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab">VSRLDQ</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// Vector shift elements</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">  352</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">VSHL</a>,</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814">  353</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814">VSRL</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510">  354</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510">VSRA</a>,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">// Vector variable shift</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">  357</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">VSHLV</a>,</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf">  358</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf">VSRLV</a>,</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901">  359</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901">VSRAV</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">// Vector shift elements by immediate</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">  362</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">VSHLI</a>,</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517">  363</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517">VSRLI</a>,</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae">  364</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae">VSRAI</a>,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">// Shifts of mask registers.</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">  367</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">KSHIFTL</a>,</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d">  368</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d">KSHIFTR</a>,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// Bit rotate by immediate</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">  371</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">VROTLI</a>,</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17">  372</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17">VROTRI</a>,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">// Vector packed double/float comparison.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">  375</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">CMPP</a>,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// Vector integer comparisons.</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">  378</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">PCMPEQ</a>,</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9">  379</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9">PCMPGT</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// v8i16 Horizontal minimum and position.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">  382</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">PHMINPOS</a>,</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">  384</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">MULTISHIFT</a>,</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">    /// Vector comparison generating mask bits for fp and</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">    /// integer signed and unsigned data types.</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">  388</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">CMPM</a>,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">// Vector mask comparison generating mask bits for FP values.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabce03abccd69ac47244d25f564ff70cc">  390</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabce03abccd69ac47244d25f564ff70cc">CMPMM</a>,</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// Vector mask comparison with SAE for FP values.</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09b3f463b81f42e923f8df942244822f">  392</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09b3f463b81f42e923f8df942244822f">CMPMM_SAE</a>,</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// Arithmetic operations with FLAGS results.</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838">  395</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838">ADD</a>,</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628">  396</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628">SUB</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">  397</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">ADC</a>,</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7">  398</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7">SBB</a>,</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89">  399</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89">SMUL</a>,</div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560">  400</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560">UMUL</a>,</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475">  401</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475">OR</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979">  402</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979">XOR</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">  403</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">AND</a>,</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">// Bit field extract.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">  406</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">BEXTR</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e30dfae5bfdf5db17847036581a181f">  407</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e30dfae5bfdf5db17847036581a181f">BEXTRI</a>,</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">// Zero High Bits Starting with Specified Bit Position.</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">  410</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">BZHI</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="comment">// Parallel extract and deposit.</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa492e5211769c80814cb779b4ba995f23">  413</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa492e5211769c80814cb779b4ba995f23">PDEP</a>,</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5e4a0e6bc60434430bf6a9da9071e894">  414</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5e4a0e6bc60434430bf6a9da9071e894">PEXT</a>,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// X86-specific multiply by immediate.</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">  417</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">MUL_IMM</a>,</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">// Vector sign bit extraction.</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">  420</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">MOVMSK</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// Vector bitwise comparisons.</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">  423</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">PTEST</a>,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// Vector packed fp sign bitwise comparisons.</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">  426</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">TESTP</a>,</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// OR/AND test for masks.</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">  429</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">KORTEST</a>,</div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">  430</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">KTEST</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// ADD for masks.</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">  433</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">KADD</a>,</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">// Several flavors of instructions with vector shuffle behaviors.</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="comment">// Saturated signed/unnsigned packing.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">  437</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">PACKSS</a>,</div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">  438</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">PACKUS</a>,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">// Intra-lane alignr.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">  440</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">PALIGNR</a>,</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">// AVX512 inter-lane alignr.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">  442</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">VALIGN</a>,</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">  443</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">PSHUFD</a>,</div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">  444</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">PSHUFHW</a>,</div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">  445</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">PSHUFLW</a>,</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">  446</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">SHUFP</a>,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">// VBMI2 Concat &amp; Shift.</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">  448</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">VSHLD</a>,</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">  449</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">VSHRD</a>,</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">  450</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">VSHLDV</a>,</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">  451</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">VSHRDV</a>,</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="comment">// Shuffle Packed Values at 128-bit granularity.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">  453</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">SHUF128</a>,</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">  454</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">MOVDDUP</a>,</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">  455</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">MOVSHDUP</a>,</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">  456</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">MOVSLDUP</a>,</div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">  457</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">MOVLHPS</a>,</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">  458</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">MOVHLPS</a>,</div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">  459</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">MOVSD</a>,</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">  460</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">MOVSS</a>,</div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa341f5831cc328c89d5082a91b9c6b1e5">  461</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa341f5831cc328c89d5082a91b9c6b1e5">MOVSH</a>,</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">  462</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">UNPCKL</a>,</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">  463</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">UNPCKH</a>,</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">  464</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">VPERMILPV</a>,</div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">  465</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">VPERMILPI</a>,</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">  466</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">VPERMI</a>,</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">  467</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">VPERM2X128</a>,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">// Variable Permute (VPERM).</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">// Res = VPERMV MaskV, V0</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">  471</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">VPERMV</a>,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">// 3-op Variable Permute (VPERMT2).</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">// Res = VPERMV3 V0, MaskV, V1</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">  475</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">VPERMV3</a>,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// Bitwise ternary logic.</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">  478</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">VPTERNLOG</a>,</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// Fix Up Special Packed Float32/64 values.</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">  480</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">VFIXUPIMM</a>,</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51">  481</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51">VFIXUPIMM_SAE</a>,</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">  482</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">VFIXUPIMMS</a>,</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4">  483</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4">VFIXUPIMMS_SAE</a>,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// Range Restriction Calculation For Packed Pairs of Float32/64 values.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">  485</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">VRANGE</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6">  486</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6">VRANGE_SAE</a>,</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481">  487</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481">VRANGES</a>,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f">  488</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f">VRANGES_SAE</a>,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">// Reduce - Perform Reduction Transformation on scalar\packed FP.</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">  490</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">VREDUCE</a>,</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb">  491</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb">VREDUCE_SAE</a>,</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a">  492</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a">VREDUCES</a>,</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534">  493</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534">VREDUCES_SAE</a>,</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// RndScale - Round FP Values To Include A Given Number Of Fraction Bits.</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">// Also used by the legacy (V)ROUND intrinsics where we mask out the</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// scaling part of the immediate.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">  497</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">VRNDSCALE</a>,</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5">  498</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5">VRNDSCALE_SAE</a>,</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59">  499</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59">VRNDSCALES</a>,</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee">  500</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee">VRNDSCALES_SAE</a>,</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">// Tests Types Of a FP Values for packed types.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">  502</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">VFPCLASS</a>,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// Tests Types Of a FP Values for scalar types.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">  504</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">VFPCLASSS</a>,</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="comment">// Broadcast (splat) scalar or element 0 of a vector. If the operand is</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">// a vector, this node may change the vector length as part of the splat.</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">  508</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">VBROADCAST</a>,</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// Broadcast mask to vector.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">  510</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">VBROADCASTM</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /// SSE4A Extraction and Insertion.</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">  513</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">EXTRQI</a>,</div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b">  514</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b">INSERTQI</a>,</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// XOP arithmetic/logical shifts.</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">  517</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">VPSHA</a>,</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660">  518</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660">VPSHL</a>,</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// XOP signed/unsigned integer comparisons.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">  520</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">VPCOM</a>,</div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558">  521</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558">VPCOMU</a>,</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// XOP packed permute bytes.</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">  523</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">VPPERM</a>,</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">// XOP two source permutation.</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">  525</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">VPERMIL2</a>,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="comment">// Vector multiply packed unsigned doubleword integers.</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">  528</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">PMULUDQ</a>,</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">// Vector multiply packed signed doubleword integers.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">  530</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">PMULDQ</a>,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">// Vector Multiply Packed UnsignedIntegers with Round and Scale.</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">  532</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">MULHRS</a>,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// Multiply and Add Packed Integers.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">  535</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">VPMADDUBSW</a>,</div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3">  536</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3">VPMADDWD</a>,</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="comment">// AVX512IFMA multiply and add.</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">// NOTE: These are different than the instruction and perform</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// op0 x op1 + op2.</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e">  541</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e">VPMADD52L</a>,</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">  542</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">VPMADD52H</a>,</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">// VNNI</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">  545</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">VPDPBUSD</a>,</div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">  546</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">VPDPBUSDS</a>,</div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">  547</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">VPDPWSSD</a>,</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">  548</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">VPDPWSSDS</a>,</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// FMA nodes.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">// We use the target independent ISD::FMA for the non-inverted case.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">  552</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">FNMADD</a>,</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">  553</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">FMSUB</a>,</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">  554</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">FNMSUB</a>,</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">  555</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">FMADDSUB</a>,</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">  556</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">FMSUBADD</a>,</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="comment">// FMA with rounding mode.</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">  559</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">FMADD_RND</a>,</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">  560</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">FNMADD_RND</a>,</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">  561</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">FMSUB_RND</a>,</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">  562</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">FNMSUB_RND</a>,</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">  563</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">FMADDSUB_RND</a>,</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">  564</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">FMSUBADD_RND</a>,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// AVX512-FP16 complex addition and multiplication.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa68a04a27d499f804cd5d667ced552e43">  567</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa68a04a27d499f804cd5d667ced552e43">VFMADDC</a>,</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd8bbe7b440f3040ac125b08a688a668">  568</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd8bbe7b440f3040ac125b08a688a668">VFMADDC_RND</a>,</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa507577f8af9912aa2336e0f05196d536">  569</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa507577f8af9912aa2336e0f05196d536">VFCMADDC</a>,</div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0588e11908989553cfd28a2077cb3df3">  570</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0588e11908989553cfd28a2077cb3df3">VFCMADDC_RND</a>,</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5f29e5c0f677a84a777ab70e00bcb637">  572</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5f29e5c0f677a84a777ab70e00bcb637">VFMULC</a>,</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9cf8bcd4a1f6c1d6b710ac38098a8cf1">  573</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9cf8bcd4a1f6c1d6b710ac38098a8cf1">VFMULC_RND</a>,</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa0b3bd02ac22b665f1abc59f4966d465">  574</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa0b3bd02ac22b665f1abc59f4966d465">VFCMULC</a>,</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47b02bca89898c97abdebf2f35c564aa">  575</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47b02bca89898c97abdebf2f35c564aa">VFCMULC_RND</a>,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c3eb4e85b19ea59ab331bbf8436eab">  577</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c3eb4e85b19ea59ab331bbf8436eab">VFMADDCSH</a>,</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa84f6160970111fabf12254b001730002">  578</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa84f6160970111fabf12254b001730002">VFMADDCSH_RND</a>,</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4b90d4862d20b8215cb5fc10c9a59579">  579</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4b90d4862d20b8215cb5fc10c9a59579">VFCMADDCSH</a>,</div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa207b1c29bc248c99b8520e1b81498c68">  580</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa207b1c29bc248c99b8520e1b81498c68">VFCMADDCSH_RND</a>,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac55abce289a45c173d09c4715cb8e524">  582</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac55abce289a45c173d09c4715cb8e524">VFMULCSH</a>,</div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a042006693dd82dc4171f8bc47b0652">  583</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a042006693dd82dc4171f8bc47b0652">VFMULCSH_RND</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab07cbd44f29994e55842e61cf8d6d376">  584</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab07cbd44f29994e55842e61cf8d6d376">VFCMULCSH</a>,</div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa20924153d8178ee60aa7c91e6f030ab8">  585</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa20924153d8178ee60aa7c91e6f030ab8">VFCMULCSH_RND</a>,</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9e6a01310ea9f8d99513efc450a5d6d9">  587</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9e6a01310ea9f8d99513efc450a5d6d9">VPDPBSUD</a>,</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c2d5b0e33a1b0c141520f67f59ca957">  588</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c2d5b0e33a1b0c141520f67f59ca957">VPDPBSUDS</a>,</div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa078890f5f92b98d46137ca3258e7b1cd">  589</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa078890f5f92b98d46137ca3258e7b1cd">VPDPBUUD</a>,</div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9c43005ad46f3b790001d6643758210">  590</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9c43005ad46f3b790001d6643758210">VPDPBUUDS</a>,</div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa67f80b3c93f172aa617efbec9d9a8fdc">  591</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa67f80b3c93f172aa617efbec9d9a8fdc">VPDPBSSD</a>,</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa173fe6a5c99e98e0ee8be4f6fc2fd297">  592</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa173fe6a5c99e98e0ee8be4f6fc2fd297">VPDPBSSDS</a>,</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="comment">// Compress and expand.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">  595</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">COMPRESS</a>,</div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">  596</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">EXPAND</a>,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="comment">// Bits shuffle</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">  599</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">VPSHUFBITQMB</a>,</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">// Convert Unsigned/Integer to Floating-Point Value with rounding mode.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">  602</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">SINT_TO_FP_RND</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691">  603</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691">UINT_TO_FP_RND</a>,</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">  604</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">SCALAR_SINT_TO_FP</a>,</div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3">  605</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3">SCALAR_UINT_TO_FP</a>,</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">  606</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">SCALAR_SINT_TO_FP_RND</a>,</div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3">  607</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3">SCALAR_UINT_TO_FP_RND</a>,</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">// Vector float/double to signed/unsigned integer.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">  610</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">CVTP2SI</a>,</div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d">  611</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d">CVTP2UI</a>,</div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1">  612</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1">CVTP2SI_RND</a>,</div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083">  613</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083">CVTP2UI_RND</a>,</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">// Scalar float/double to signed/unsigned integer.</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">  615</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">CVTS2SI</a>,</div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021">  616</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021">CVTS2UI</a>,</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014">  617</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014">CVTS2SI_RND</a>,</div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711">  618</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711">CVTS2UI_RND</a>,</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">// Vector float/double to signed/unsigned integer with truncation.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">  621</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">CVTTP2SI</a>,</div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8">  622</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8">CVTTP2UI</a>,</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353">  623</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353">CVTTP2SI_SAE</a>,</div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d">  624</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d">CVTTP2UI_SAE</a>,</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// Scalar float/double to signed/unsigned integer with truncation.</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">  626</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">CVTTS2SI</a>,</div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22">  627</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22">CVTTS2UI</a>,</div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e">  628</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e">CVTTS2SI_SAE</a>,</div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716">  629</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716">CVTTS2UI_SAE</a>,</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">// Vector signed/unsigned integer to float/double.</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">  632</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">CVTSI2P</a>,</div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53">  633</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53">CVTUI2P</a>,</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="comment">// Masked versions of above. Used for v2f64-&gt;v4f32.</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">  637</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">MCVTP2SI</a>,</div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4">  638</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4">MCVTP2UI</a>,</div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc">  639</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc">MCVTTP2SI</a>,</div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609">  640</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609">MCVTTP2UI</a>,</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">  641</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">MCVTSI2P</a>,</div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f">  642</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f">MCVTUI2P</a>,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">// Vector float to bfloat16.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">// Convert TWO packed single data to one packed BF16 data</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">  646</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">CVTNE2PS2BF16</a>,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="comment">// Convert packed single data to packed BF16 data</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">  648</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">CVTNEPS2BF16</a>,</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="comment">// Masked version of above.</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">  651</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">MCVTNEPS2BF16</a>,</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">// Dot product of BF16 pairs to accumulated into</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="comment">// packed single precision.</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">  655</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">DPBF16PS</a>,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// A stack checking function call. On Windows it&#39;s _chkstk call.</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa694c09be9924a5ebc16d55f9c8d4bfa9">  658</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa694c09be9924a5ebc16d55f9c8d4bfa9">DYN_ALLOCA</a>,</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">// For allocating variable amounts of stack space when using</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">// segmented stacks. Check if the current stacklet has enough space, and</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="comment">// falls back to heap allocation if not.</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">  663</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">SEG_ALLOCA</a>,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">// For allocating stack space when using stack clash protector.</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">// Allocation is performed by block, and each block is probed.</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9000b99495c93d338d9a273e1b295629">  667</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9000b99495c93d338d9a273e1b295629">PROBED_ALLOCA</a>,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="comment">// Memory barriers.</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">  670</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">MFENCE</a>,</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="comment">// Get a random integer and indicate whether it is valid in CF.</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">  673</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">RDRAND</a>,</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="comment">// Get a NIST SP800-90B &amp; C compliant random integer and</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">// indicate whether it is valid in CF.</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">  677</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">RDSEED</a>,</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="comment">// Protection keys</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">// RDPKRU - Operand 0 is chain. Operand 1 is value for ECX.</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="comment">// WRPKRU - Operand 0 is chain. Operand 1 is value for EDX. Operand 2 is</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">// value for ECX.</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">  683</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">RDPKRU</a>,</div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a">  684</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a">WRPKRU</a>,</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="comment">// SSE42 string comparisons.</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="comment">// These nodes produce 3 results, index, mask, and flags. X86ISelDAGToDAG</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// will emit one or two instructions based on which results are used. If</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="comment">// flags and index/mask this allows us to use a single instruction since</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// we won&#39;t have to pick and opcode for flags. Instead we can rely on the</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="comment">// DAG to CSE everything and decide at isel.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">  692</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">PCMPISTR</a>,</div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">  693</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">PCMPESTR</a>,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// Test if in transactional execution.</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">  696</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">XTEST</a>,</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">// ERI instructions.</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">  699</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">RSQRT28</a>,</div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6">  700</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6">RSQRT28_SAE</a>,</div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51">  701</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51">RSQRT28S</a>,</div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403">  702</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403">RSQRT28S_SAE</a>,</div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472">  703</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472">RCP28</a>,</div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9">  704</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9">RCP28_SAE</a>,</div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c">  705</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c">RCP28S</a>,</div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e">  706</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e">RCP28S_SAE</a>,</div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">  707</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">EXP2</a>,</div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843">  708</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843">EXP2_SAE</a>,</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">// Conversions between float and half-float.</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012">  711</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012">CVTPS2PH</a>,</div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9b4c6ab2c63cb94042b8fc8b6e85992">  712</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9b4c6ab2c63cb94042b8fc8b6e85992">CVTPS2PH_SAE</a>,</div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">  713</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">CVTPH2PS</a>,</div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7">  714</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7">CVTPH2PS_SAE</a>,</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">// Masked version of above.</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">// SRC, RND, PASSTHRU, MASK</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">  718</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">MCVTPS2PH</a>,</div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15072c0b21bdf25d9d5bfbde511ee443">  719</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15072c0b21bdf25d9d5bfbde511ee443">MCVTPS2PH_SAE</a>,</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">// Galois Field Arithmetic Instructions</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">  722</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">GF2P8AFFINEINVQB</a>,</div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d">  723</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d">GF2P8AFFINEQB</a>,</div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43">  724</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43">GF2P8MULB</a>,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">// LWP insert record.</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">  727</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">LWPINS</a>,</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// User level wait</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9">  730</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9">UMWAIT</a>,</div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">  731</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">TPAUSE</a>,</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="comment">// Enqueue Stores Instructions</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">  734</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">ENQCMD</a>,</div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c">  735</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c">ENQCMDS</a>,</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="comment">// For avx512-vp2intersect</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">  738</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">VP2INTERSECT</a>,</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">// User level interrupts - testui</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86aa3ff6cdfd3b7be47bdc260a7394e">  741</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86aa3ff6cdfd3b7be47bdc260a7394e">TESTUI</a>,</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">// Perform an FP80 add after changing precision control in FPCW.</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadea760a47453a56bf9cbcf4a1055f861">  744</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadea760a47453a56bf9cbcf4a1055f861">FP80_ADD</a>,</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">    /// X86 strict FP compare instructions.</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2fd2f346e29cc62fa712e56beba83b38">  747</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2fd2f346e29cc62fa712e56beba83b38">STRICT_FCMP</a> = <a class="code" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae070a3a7c9ae6080d68cddd5746d65c1">  748</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae070a3a7c9ae6080d68cddd5746d65c1">STRICT_FCMPS</a>,</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="comment">// Vector packed double/float comparison.</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0c37c93f4be0b73fca737169759f1b47">  751</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0c37c93f4be0b73fca737169759f1b47">STRICT_CMPP</a>,</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">    /// Vector comparison generating mask bits for fp and</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">    /// integer signed and unsigned data types.</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34f5dcfb89d057728020ae6a1751c3ee">  755</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34f5dcfb89d057728020ae6a1751c3ee">STRICT_CMPM</a>,</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">// Vector float/double to signed/unsigned integer with truncation.</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa64a6fc099c65248a3deba44a57f1d99f">  758</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa64a6fc099c65248a3deba44a57f1d99f">STRICT_CVTTP2SI</a>,</div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa40f22ea742439c6dddbfe08b02d48331">  759</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa40f22ea742439c6dddbfe08b02d48331">STRICT_CVTTP2UI</a>,</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160; </div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="comment">// Vector FP extend.</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99c9fe64240a4efa15100581791f7f36">  762</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99c9fe64240a4efa15100581791f7f36">STRICT_VFPEXT</a>,</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">// Vector FP round.</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab12f350653f681354125c5f9a97c6bab">  765</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab12f350653f681354125c5f9a97c6bab">STRICT_VFPROUND</a>,</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="comment">// RndScale - Round FP Values To Include A Given Number Of Fraction Bits.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">// Also used by the legacy (V)ROUND intrinsics where we mask out the</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="comment">// scaling part of the immediate.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53be739a3b69a5d27e1a521ebcad8029">  770</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53be739a3b69a5d27e1a521ebcad8029">STRICT_VRNDSCALE</a>,</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="comment">// Vector signed/unsigned integer to float/double.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73a98d37d002eedda0f99b15e04462a3">  773</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73a98d37d002eedda0f99b15e04462a3">STRICT_CVTSI2P</a>,</div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b06c0682b59b924440540643e5c3262">  774</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b06c0682b59b924440540643e5c3262">STRICT_CVTUI2P</a>,</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="comment">// Strict FMA nodes.</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d273a921f347c6711b85b0da9bbae43">  777</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d273a921f347c6711b85b0da9bbae43">STRICT_FNMADD</a>,</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa74732dc3358e5cf49d56f725cc9b1946">  778</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa74732dc3358e5cf49d56f725cc9b1946">STRICT_FMSUB</a>,</div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf58da512c0b7a4f83134b838525d4340">  779</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf58da512c0b7a4f83134b838525d4340">STRICT_FNMSUB</a>,</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="comment">// Conversions between float and half-float.</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafa37e128cf1dbc7b4b4825400f999e83">  782</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafa37e128cf1dbc7b4b4825400f999e83">STRICT_CVTPS2PH</a>,</div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa711d4a7af7fc515982a14698747aa12f">  783</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa711d4a7af7fc515982a14698747aa12f">STRICT_CVTPH2PS</a>,</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">// Perform an FP80 add after changing precision control in FPCW.</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf23db64fbd4fbbd52b562bbb31924c8e">  786</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf23db64fbd4fbbd52b562bbb31924c8e">STRICT_FP80_ADD</a>,</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// WARNING: Only add nodes here if they are strict FP nodes. Non-memory and</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// non-strict FP nodes should be above FIRST_TARGET_STRICTFP_OPCODE.</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">// Compare and swap.</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">  792</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">LCMPXCHG_DAG</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">  793</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">LCMPXCHG8_DAG</a>,</div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">  794</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">LCMPXCHG16_DAG</a>,</div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">  795</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">LCMPXCHG16_SAVE_RBX_DAG</a>,</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">    /// LOCK-prefixed arithmetic read-modify-write instructions.</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">    /// EFLAGS, OUTCHAIN = LADD(INCHAIN, PTR, RHS)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">  799</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">LADD</a>,</div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390">  800</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390">LSUB</a>,</div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27">  801</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27">LOR</a>,</div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980">  802</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980">LXOR</a>,</div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03">  803</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03">LAND</a>,</div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2b92203536550d0cd9b1bfdda5b8de">  804</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2b92203536550d0cd9b1bfdda5b8de">LBTS</a>,</div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86ab6a5c6817ef12f4d98b3efd9d748">  805</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86ab6a5c6817ef12f4d98b3efd9d748">LBTC</a>,</div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccc3a8ee74010b9d94abd5970985d377">  806</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccc3a8ee74010b9d94abd5970985d377">LBTR</a>,</div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafba77fe59c23c7445e2529d8462d3adc">  807</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafba77fe59c23c7445e2529d8462d3adc">LBTS_RM</a>,</div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2bf5e9177616f57af5fed8b59ee48bcf">  808</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2bf5e9177616f57af5fed8b59ee48bcf">LBTC_RM</a>,</div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a90980a18e57ac4c628653200184046">  809</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a90980a18e57ac4c628653200184046">LBTR_RM</a>,</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">    /// RAO arithmetic instructions.</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">    /// OUTCHAIN = AADD(INCHAIN, PTR, RHS)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9158e93d3c4e93b340095aac79715583">  813</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9158e93d3c4e93b340095aac79715583">AADD</a>,</div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9439e0bd5b70780559323950b62213c8">  814</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9439e0bd5b70780559323950b62213c8">AOR</a>,</div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1d5477039b32f39431063a37317cd88e">  815</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1d5477039b32f39431063a37317cd88e">AXOR</a>,</div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa29c8cde3a962314115f5b9408dcc6fc5">  816</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa29c8cde3a962314115f5b9408dcc6fc5">AAND</a>,</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="comment">// Load, scalar_to_vector, and zero extend.</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">  819</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">VZEXT_LOAD</a>,</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// extract_vector_elt, store.</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">  822</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">VEXTRACT_STORE</a>,</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="comment">// scalar broadcast from memory.</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa78f74c46439b34ecc3b826e4bb5f1fc2">  825</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa78f74c46439b34ecc3b826e4bb5f1fc2">VBROADCAST_LOAD</a>,</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">// subvector broadcast from memory.</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa17d58dbb94911cf1630e9c523cfe1911">  828</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa17d58dbb94911cf1630e9c523cfe1911">SUBV_BROADCAST_LOAD</a>,</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// Store FP control word into i16 memory.</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">  831</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">FNSTCW16m</a>,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160; </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="comment">// Load FP control word from i16 memory.</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac5eb385c9c674672b8de9664ee92c1c9">  834</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac5eb385c9c674672b8de9664ee92c1c9">FLDCW16m</a>,</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">    /// This instruction implements FP_TO_SINT with the</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">    /// integer destination in memory and a FP reg source.  This corresponds</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">    /// to the X86::FIST*m instructions and the rounding mode change stuff. It</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">    /// has two inputs (token chain and address) and two outputs (int value</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">    /// and token chain). Memory VT specifies the type to store to.</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">  841</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">FP_TO_INT_IN_MEM</a>,</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">    /// This instruction implements SINT_TO_FP with the</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">    /// integer source in memory and FP reg result.  This corresponds to the</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">    /// X86::FILD*m instructions. It has two inputs (token chain and address)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">    /// and two outputs (FP value and token chain). The integer source type is</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">    /// specified by the memory VT.</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">  848</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">FILD</a>,</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">    /// This instruction implements a fp-&gt;int store from FP stack</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /// slots. This corresponds to the fist instruction. It takes a</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">    /// chain operand, value to store, address, and glue. The memory VT</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">    /// specifies the type to store as.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">  854</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">FIST</a>,</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">    /// This instruction implements an extending load to FP stack slots.</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">    /// This corresponds to the X86::FLD32m / X86::FLD64m. It takes a chain</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">    /// operand, and ptr to load from. The memory VT specifies the type to</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">    /// load from.</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">  860</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">FLD</a>,</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">    /// This instruction implements a truncating store from FP stack</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">    /// slots. This corresponds to the X86::FST32m / X86::FST64m. It takes a</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">    /// chain operand, value to store, address, and glue. The memory VT</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">    /// specifies the type to store as.</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">  866</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">FST</a>,</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">    /// These instructions grab the address of the next argument</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">    /// from a va_list. (reads and modifies the va_list in memory)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">  870</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">VAARG_64</a>,</div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05fff877311a353768a3795e99a28bfe">  871</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05fff877311a353768a3795e99a28bfe">VAARG_X32</a>,</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">// Vector truncating store with unsigned/signed saturation</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">  874</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">VTRUNCSTOREUS</a>,</div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">  875</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">VTRUNCSTORES</a>,</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">// Vector truncating masked store with unsigned/signed saturation</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">  877</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">VMTRUNCSTOREUS</a>,</div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">  878</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">VMTRUNCSTORES</a>,</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="comment">// X86 specific gather and scatter</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">  881</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">MGATHER</a>,</div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">  882</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">MSCATTER</a>,</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="comment">// Key locker nodes that produce flags.</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa33fcd967dbc97acf0f12c49847942536">  885</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa33fcd967dbc97acf0f12c49847942536">AESENC128KL</a>,</div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa27c1071edae41c208c483ae11588246">  886</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa27c1071edae41c208c483ae11588246">AESDEC128KL</a>,</div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644ab8ad04ed5b3f23c3fad56501c716">  887</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644ab8ad04ed5b3f23c3fad56501c716">AESENC256KL</a>,</div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99dc9b1f7c6dac11c969df3a293e3a2f">  888</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99dc9b1f7c6dac11c969df3a293e3a2f">AESDEC256KL</a>,</div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae309ef23b118357ddb2ebde54fd2d5bc">  889</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae309ef23b118357ddb2ebde54fd2d5bc">AESENCWIDE128KL</a>,</div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0063c59cc2e72b7624e64b2c1be3994e">  890</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0063c59cc2e72b7624e64b2c1be3994e">AESDECWIDE128KL</a>,</div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82b827caf756179657650adf332b677b">  891</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82b827caf756179657650adf332b677b">AESENCWIDE256KL</a>,</div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9374d451b8bdb7a3b81b36d232025dfd">  892</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9374d451b8bdb7a3b81b36d232025dfd">AESDECWIDE256KL</a>,</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">    /// Compare and Add if Condition is Met. Compare value in operand 2 with</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">    /// value in memory of operand 1. If condition of operand 4 is met, add</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">    /// value operand 3 to m32 and write new value in operand 1. Operand 2 is</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">    /// always updated with the original value from operand 1.</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca2c3acd9376753cf352cc5c8c64f199">  898</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca2c3acd9376753cf352cc5c8c64f199">CMPCCXADD</a>,</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">// Save xmm argument registers to the stack, according to %al. An operator</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// is needed so that this can be expanded with control flow.</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">  902</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">VASTART_SAVE_XMM_REGS</a>,</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">// WARNING: Do not add anything in the end unless you want the node to</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">// have memop! In fact, starting from FIRST_TARGET_MEMORY_OPCODE all</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="comment">// opcodes will be thought as target memory ops!</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  };</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  } <span class="comment">// end namespace X86ISD</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keyword">namespace </span><a class="code" href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {<span class="comment"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">    /// Current rounding mode is represented in bits 11:10 of FPSR. These</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">    /// values are same as corresponding constants for rounding mode used</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">    /// in glibc.</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0">  914</a></span>&#160;<span class="comment"></span>    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0">RoundingMode</a> {</div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a6d605619a48c41db01c31057483896d9">  915</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a6d605619a48c41db01c31057483896d9">rmToNearest</a>   = 0,        <span class="comment">// FE_TONEAREST</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a8e1b23b37b2a7543d850424b17bf71cf">  916</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a8e1b23b37b2a7543d850424b17bf71cf">rmDownward</a>    = 1 &lt;&lt; 10,  <span class="comment">// FE_DOWNWARD</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0ae009d26d961ae327339ab4684c69563d">  917</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0ae009d26d961ae327339ab4684c69563d">rmUpward</a>      = 2 &lt;&lt; 10,  <span class="comment">// FE_UPWARD</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a62bb5b98e004748fa06dbf0ce64662d8">  918</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a62bb5b98e004748fa06dbf0ce64662d8">rmTowardZero</a>  = 3 &lt;&lt; 10,  <span class="comment">// FE_TOWARDZERO</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a574b896c88d746f57a4918bc9ca5437e">  919</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a574b896c88d746f57a4918bc9ca5437e">rmMask</a>        = 3 &lt;&lt; 10   <span class="comment">// Bit mask selecting rounding mode</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    };</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  }</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span><a class="code" href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {<span class="comment"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">    /// Returns true if Elt is a constant zero or floating point constant +0.0.</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">isZeroNode</a>(SDValue Elt);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">    /// Returns true of the given offset can be</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">    /// fit into displacement field of the instruction.</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#ac5d9870049dd4eaa5938dd4e920d354a">isOffsetSuitableForCodeModel</a>(int64_t Offset, <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">CodeModel::Model</a> <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>,</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                      <span class="keywordtype">bool</span> hasSymbolicDisplacement);</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">    /// Determines whether the callee is required to pop its</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">    /// own arguments. Callee pop is necessary to support tail calls.</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a98bec313edd88412de74ae369ce47005">isCalleePop</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="namespacellvm_1_1ms__demangle.html#a1c7534e329bd2e3760c37d8123909e63">CallingConv</a>,</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                     <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <span class="keywordtype">bool</span> IsVarArg, <span class="keywordtype">bool</span> GuaranteeTCO);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">    /// If Op is a constant whose elements are all the same constant or</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">    /// undefined, return true and return the constant value in \p SplatVal.</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">    /// If we have undef bits that don&#39;t cover an entire element, we treat these</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">    /// as zero if AllowPartialUndefs is set, else we fail and return false.</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">isConstantSplat</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, APInt &amp;SplatVal,</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                         <span class="keywordtype">bool</span> AllowPartialUndefs = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">    /// Check if Op is a load operation that could be folded into some other x86</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">    /// instruction as a memory operand. Example: vpaddd (%rdi), %xmm0, %xmm0.</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#aafd16108bb2bfb19eed47e23dcbee3dd">mayFoldLoad</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> X86Subtarget &amp;Subtarget,</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                     <span class="keywordtype">bool</span> AssumeSingleUse = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">    /// Check if Op is a load operation that could be folded into a vector splat</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">    /// instruction as a memory operand. Example: vbroadcastss 16(%rdi), %xmm2.</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a316352587c836a0388b90aec4531450a">mayFoldLoadIntoBroadcastFromMem</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, MVT EltVT,</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                         <span class="keyword">const</span> X86Subtarget &amp;Subtarget,</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                                         <span class="keywordtype">bool</span> AssumeSingleUse = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">    /// Check if Op is a value that could be used to fold a store into some</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">    /// other x86 instruction as a memory operand. Ex: pextrb $0, %xmm0, (%rdi).</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a670aa0012e26bf3d40dfa5068743ac48">mayFoldIntoStore</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">    /// Check if Op is an operation that could be folded into a zero extend x86</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">    /// instruction.</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a60cb51706fb77e669933216aaf2c1e1f">mayFoldIntoZeroExtend</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  } <span class="comment">// end namespace X86</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160; </div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">//  X86 Implementation of the TargetLowering interface</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html">  967</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae9e81fca4b22706c50ad62e3241b6286">X86TargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3a2c182f696ccea7f69622fb51c70a3f">useSoftFloat</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; </div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aa7fcaa7855f4688864e1315a38ab3694">markLibCallAttributes</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <span class="keywordtype">unsigned</span> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                               <a class="code" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160; </div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">  978</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    }</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160; </div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">LowerCustomJumpTableEntry</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI,</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> uid,</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">    /// Returns relocation base for the given PIC jumptable.</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">getPICJumpTableRelocBase</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">getPICJumpTableRelocBaseExpr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                 <span class="keywordtype">unsigned</span> JTI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">    /// Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">    /// function arguments in the caller parameter area. For X86, aggregates</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">    /// that contains are placed at 16-byte boundaries while the rest are at</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">    /// 4-byte boundaries.</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span>    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a96f63b33c030e66a5f18f9b000ecd627">getByValTypeAlignment</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a53dee73973a09e035447943bb5bde29e">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">    /// Returns true if it&#39;s safe to use load / store of the</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">    /// specified type to expand memcpy / memset inline. This is mostly true</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">    /// for all types except for some special cases. For example, on X86</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">    /// targets without SSE2 f64 load / store are done with fldl / fstpl which</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">    /// also does type conversion. Note the specified type doesn&#39;t have to be</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">    /// legal as the hook is used before type legalization.</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">isSafeMemOpType</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1a78b1cfe835bfe405897b9b75cf17fb">isMemoryAccessFast</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">    /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">    /// specified type. Returns whether it is &quot;fast&quot; in the last argument.</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a7fdb4a73925c17adcb4eaeafda02978d">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AS, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                        <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">    /// This function returns true if the memory access is aligned or if the</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">    /// target allows this specific unaligned memory access. If the access is</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">    /// allowed, the optional final parameter returns a relative speed of the</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">    /// access (as defined by the target).</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acca525d32f859c8c653921b5fff62ed3">allowsMemoryAccess</a>(</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        <span class="keywordtype">unsigned</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a76385ca67c48554c408107c686ed0c68"> 1030</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a76385ca67c48554c408107c686ed0c68">allowsMemoryAccess</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO,</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                            <span class="keywordtype">unsigned</span> *Fast)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acca525d32f859c8c653921b5fff62ed3">allowsMemoryAccess</a>(<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, VT, MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>(),</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;                                MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>(), MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(), Fast);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    }</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">    /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">    /// Replace the results of node with an illegal result</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">    /// Return true if the target has native support for</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">    /// the specified value type and it is &#39;desirable&#39; to use the type for the</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">    /// given node type. e.g. On x86 i16 is legal, but undesirable since i16</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">    /// instruction encodings are longer and some i16 instructions are slow.</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">isTypeDesirableForOp</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">    /// Return true if the target has native support for the</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">    /// specified value type and it is &#39;desirable&#39; to use the type. e.g. On x86</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">    /// i16 is legal, but undesirable since i16 instruction encodings are longer</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">    /// and some i16 instructions are slow.</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">IsDesirableToPromoteOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;PVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">    /// Return prefered fold type, Abs if this is a vector, AddAnd if its an</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">    /// integer, None otherwise.</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLoweringBase.html#adf0596f320e597cf03d5d6b2d537716e">TargetLowering::AndOrSETCCFoldKind</a></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#ad952c5828f21002a545e9de9f64cc4aa">isDesirableToCombineLogicOpOfSETCC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *LogicOp,</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SETCC0,</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SETCC1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">    /// Return the newly negated expression if the cost is not expensive and</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">    /// set the cost in \p Cost to indicate that if it is cheaper or neutral to</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">    /// do the negation.</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a402c372a2886c19770de2cc65b41a7e0">getNegatedExpression</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                                 <span class="keywordtype">bool</span> LegalOperations, <span class="keywordtype">bool</span> ForCodeSize,</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                 <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp;Cost,</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a5fd231b7f6dc1db67a2bb2f48bf5f342">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">    /// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">    /// Do not merge vector stores after legalization because that may conflict</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">    /// with x86-specific store splitting optimizations.</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808"> 1085</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808">mergeStoresAfterLegalization</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="keywordflow">return</span> !MemVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>();</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    }</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a66a0f33d36e31ddfbd254a77524f9192">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160; </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a504396336fa994725f3d8c3265e38ead">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a10629e54ed902429f3c4c53e0073a198">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4252a7b10bf920be7bc1da185d9c43b8">isCtlzFast</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422"> 1098</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422">isMultiStoresCheaperThanBitsMerge</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="code" href="structllvm_1_1EVT.html">EVT</a> HTy)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="comment">// If the pair to store is a mixture of float and int values, we will</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <span class="comment">// save two bitwise instructions and one float-to-int instruction and</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <span class="comment">// increase one store instruction. There is potentially a more</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <span class="comment">// significant benefit because it avoids the float-&gt;int domain switch</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="comment">// for input value. So It is more likely a win.</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <span class="keywordflow">if</span> ((LTy.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>() &amp;&amp; HTy.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) ||</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;          (LTy.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; HTy.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()))</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="comment">// If the pair only contains int values, we will save two bitwise</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <span class="comment">// instructions and increase one store instruction (costing one more</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <span class="comment">// store buffer). Since the benefit is more blurred so we leave</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="comment">// such pair out until we get testcase to prove it is a win.</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    }</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af88464d58b1b70362b8ab991b0db2dbb">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8e8d15fa57104d892b14366c39fafa77">hasAndNotCompare</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160; </div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a69fbe6a7969fadd37ebea537ba3041e3">hasAndNot</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160; </div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a97eec348be19ac2d04575b281d2456b7">hasBitTest</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a45b5bd9592a350b3994804b65f1eeaaf">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>,</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <span class="keywordtype">unsigned</span> OldShiftOpcode, <span class="keywordtype">unsigned</span> NewShiftOpcode,</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160; </div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9ff3f69c4a6be265c139a682cca6522b">preferScalarizeSplat</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160; </div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a85fb0d7e000c96b972014b0405aa9c88">shouldFoldConstantShiftPairToMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                                           <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160; </div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#adaff89efc72db02240bc69c44c8f0691">shouldFoldMaskToVariableShiftPair</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160; </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c"> 1135</a></span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c">shouldTransformSignedTruncationCheck</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> XVT,</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                                         <span class="keywordtype">unsigned</span> KeptBits)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      <span class="comment">// For vectors, we don&#39;t have a preference..</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      <span class="keywordflow">if</span> (XVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      <span class="keyword">auto</span> VTIsOk = [](<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;        <span class="keywordflow">return</span> VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;               VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;      };</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <span class="comment">// We are ok with KeptBitsVT being byte/word/dword, what MOVS supports.</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="comment">// XVT will be larger than KeptBitsVT.</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> KeptBitsVT = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(KeptBits);</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="keywordflow">return</span> VTIsOk(XVT) &amp;&amp; VTIsOk(KeptBitsVT);</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    }</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160; </div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a3bcf75579cf117a1b83a27dbe4d775d6">preferredShiftLegalizationStrategy</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                       <span class="keywordtype">unsigned</span> ExpansionFactor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160; </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a51cb60d8c2758ff018c35468453c7eeb">shouldSplatInsEltVarIndex</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160; </div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a7a2c1154fe3e12011cb42fa9bfdc4387"> 1158</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a7a2c1154fe3e12011cb42fa9bfdc4387">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      <span class="comment">// Converting to sat variants holds little benefit on X86 as we will just</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="comment">// need to saturate the value back using fp arithmatic.</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a98661814400e72a77f5ed4e088c06937">ISD::FP_TO_UINT_SAT</a> &amp;&amp; <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa93fbbc66d52a51d178af8ac4398ec05">isOperationLegalOrCustom</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, VT);</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    }</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24"> 1164</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24">convertSetCCLogicToBitwiseLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    }</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">    /// Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a52fdaa4464a4080f3b2883856462f6a7">hasFastEqualityCompare</a>(<span class="keywordtype">unsigned</span> NumBits) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">    /// Return the value type to use for ISD::SETCC.</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae93a1ba51c086441ec1b9ea4cdca853a">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#adc96b14a52d48d045a0a9d2cc9459a62">targetShrinkDemandedConstant</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                                      TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">    /// Determine which of the bits specified in Mask are known to be either</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">    /// zero or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae0caaab3a18e77b9f48dc88b3b757dd6">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                                       <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">    /// Determine the number of bits in the operation that are sign bits.</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aa734719767b4f7faea1f7b40554f30be">ComputeNumSignBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                             <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1a1dd27d36e829a2de3225991dac9c3e">SimplifyDemandedVectorEltsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                                 <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef,</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                                 <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                                                 TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5681faab09fa140f67d47577193f2665">SimplifyDemandedVectorEltsForTargetShuffle</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                                    <span class="keywordtype">unsigned</span> MaskIndex,</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                                                    TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160; </div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a6fafb0a04f81d44e034566f1a758ea39">SimplifyDemandedBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                                           <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                                           TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160; </div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a30ea9932827054448251050d576b4874">SimplifyMultipleUseDemandedBitsForTargetNode</a>(</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160; </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae2cb6bf0817b8dbe415405c7498b8ce7">isGuaranteedNotToBeUndefOrPoisonForTargetNode</a>(</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <span class="keywordtype">bool</span> PoisonOnly, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af2d807474cb0bf45eccd77f335159b8f">canCreateUndefOrPoisonForTargetNode</a>(</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;        <span class="keywordtype">bool</span> PoisonOnly, <span class="keywordtype">bool</span> ConsiderFlags, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a34faa94759387be0a4881a7e227f6caf">isSplatValueForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                   <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                   <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160; </div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad0914ba5d0ef25eca489b81cbf981517"> 1229</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad0914ba5d0ef25eca489b81cbf981517">isTargetCanonicalConstantNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;      <span class="comment">// Peek through bitcasts/extracts/inserts to see if we have a broadcast</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;      <span class="comment">// vector from memory.</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      <span class="keywordflow">while</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> ||</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;             <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a> ||</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;             (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a> &amp;&amp;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;              <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(0).isUndef()))</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a> ? 1 : 0);</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa78f74c46439b34ecc3b826e4bb5f1fc2">X86ISD::VBROADCAST_LOAD</a> ||</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;             <a class="code" href="classllvm_1_1TargetLowering.html#a4568c6fee399b92f6971aa10266a89b0">TargetLowering::isTargetCanonicalConstantNode</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    }</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#af23897e28e2e84966892e512317b6acc">getTargetConstantFromLoad</a>(<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; </div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae6da32121a396476129bc7577db0aad2">unwrapAddress</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#adc0b03138cc7b455d625146b7091345d">getReturnAddressFrameIndex</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">ExpandInlineAsm</a>(<a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a370d811aff2e392f420421995d439701">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      <a class="code" href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">getSingleConstraintMatchWeight</a>(AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">LowerXConstraint</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">    /// Lower the specified operand into the Ops vector. If it is invalid, don&#39;t</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">    /// add anything to Ops. If hasMemory is true it means one of the asm</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">    /// constraint of the inline asm instruction being processed is &#39;m&#39;.</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                                      std::string &amp;Constraint,</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c"> 1269</a></span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;v&quot;</span>)</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa1a9eab8705881de7137058a34888046f">InlineAsm::Constraint_v</a>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    }</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">    /// Handle Lowering flag assembly outputs.</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1b67b537250936a616694b1bab0816dc">LowerAsmOutputForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>,</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                        <span class="keyword">const</span> AsmOperandInfo &amp;Constraint,</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">    /// Given a physical register constraint</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">    /// (e.g. {edx}), return the register number and the register class for the</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">    /// register.  This should only be used for C_Register constraints.  On</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">    /// error, this returns a register number of 0.</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span>    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a7a7237cd5cb35f9159b32a96f4b14541">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">    /// Return true if the addressing mode represented</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad1a79970217e7be886648d06d5fded3c">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;                               <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                               <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">isLegalICmpImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">isLegalAddImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160; </div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3e4a60b1f1249061764cf8d334c8e162">isLegalStoreImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">    /// This is used to enable splatted operand transforms for vector shifts</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">    /// and vector funnel shifts.</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">isVectorShiftByScalarCheap</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">    /// Add x86-specific opcodes to the default list.</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae174548699928fd09f1b90077dfc2a48">isBinOp</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">    /// Returns true if the opcode is a commutative binary operation.</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">isCommutativeBinOp</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">    /// Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">    /// type Ty1 to type Ty2. e.g. On x86 it&#39;s free to truncate a i32 value in</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">    /// register EAX to i16 by referencing its sub-register AX.</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160; </div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">allowTruncateForTailCall</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">    /// Return true if any actual instruction that defines a</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">    /// value of type Ty1 implicit zero-extends the value to Ty2 in the result</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">    /// register. This does not necessarily include registers defined in</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">    /// unknown ways, such as incoming arguments, or copies from unknown</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">    /// virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">    /// does not necessarily apply to truncate instructions. e.g. on x86-64,</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">    /// all instructions that define 32-bit values implicit zero-extend the</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">    /// result out to 64 bits.</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a52147cd726c56b0daf7ec7baae183191">shouldSinkOperands</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac8605b738411a9018ae4e3ba5de54026">shouldConvertPhiType</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *To) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">    /// Return true if folding a vector load into ExtVal (a sign, zero, or any</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">    /// extend node) is profitable.</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aec5602ebffe4f185bb771a7ea328ad31">isVectorLoadExtDesirable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">    /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">    /// instructions. fmuladd intrinsics will be expanded to FMAs when this</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">    /// method returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab5a3a214752cd4c83a68f99de65ad908">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">    /// Return true if it&#39;s profitable to narrow</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">    /// operations of type VT1 to VT2. e.g. on x86, it&#39;s profitable to narrow</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">    /// from i32 to i8 but not from i32 to i16.</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">isNarrowingProfitable</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5cd2ddff46dc5822bcc7666e336da52b">shouldFoldSelectWithIdentityConstant</a>(<span class="keywordtype">unsigned</span> BinOpcode,</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                              <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">    /// Given an intrinsic, checks if on the target the intrinsic will need to map</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">    /// to a MemIntrinsicNode (touches memory). If this is the case, it returns</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">    /// true and stores the intrinsic information into the IntrinsicInfo that was</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">    /// passed to the function.</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aed6a89a13d6da0fb09c283664b86ccd0">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">    /// Returns true if the target can instruction select the</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">    /// specified FP immediate natively. If false, the legalizer will</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">    /// materialize the FP immediate as a load from a constant pool.</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8394d225b325663032c0b724ce2e43bf">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                      <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">    /// Targets can use this to indicate that they only support *some*</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">    /// VECTOR_SHUFFLE operations, those with specific masks. By default, if a</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">    /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">    /// be legal.</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9fdafe65d9378c70d936af1019040b0f">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">    /// Similar to isShuffleMaskLegal. Targets can use this to indicate if there</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">    /// is a suitable VECTOR_SHUFFLE that can be used to replace a VAND with a</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">    /// constant pool entry.</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#abf24a843e4c14485213d45230de71898">isVectorClearMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">    /// Returns true if lowering to a jump table is allowed.</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aaf07f4afc0dc648abf4f548e2db2b7c8">areJTsAllowed</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160; </div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab40e47d665eb61ef848654a1d6526f7d">getPreferredSwitchConditionType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                                        <a class="code" href="structllvm_1_1EVT.html">EVT</a> ConditionVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">    /// If true, then instruction selection should</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">    /// seek to shrink the FP constant of the specified type to a smaller type</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">    /// in order to save space and / or reduce runtime.</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af67a690870634cfabaefd978dc3dd2e8">ShouldShrinkFPConstant</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">    /// Return true if we believe it is correct and profitable to reduce the</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">    /// load node to a smaller type.</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">    /// Return true if the specified scalar FP type is computed in an SSE</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">    /// register, not on the X87 floating point stack.</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab32d538e8058be86b0efc0d970b35735">isScalarFPTypeInSSEReg</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160; </div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a90cebf16a00cfcbf593595502bd34be9">reduceSelectOfFPConstantLoads</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpOpVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160; </div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a35f30c99560e45f1031fe1855c73b02c">convertSelectOfConstantsToMath</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160; </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aaef16aaed0ce790c381e75d7c9253f1e">decomposeMulByConstant</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">    /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">    /// with this index.</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab75bfa0d750449f745ed10dba2f81e31">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">    /// Scalar ops always have equal or better analysis/performance/power than</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">    /// the vector equivalent, so this always makes sense if the scalar op is</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">    /// supported.</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aa74ba35350fae122acd7284555740ba5">shouldScalarizeBinop</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">    /// Extract of a scalar FP value from index 0 of a vector is free.</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5"> 1429</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5">isExtractVecEltCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="keywordflow">return</span> (EltVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || EltVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) &amp;&amp; <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> == 0;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    }</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">    /// Overflow nodes should get combined/lowered to optimal instructions</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">    /// (they should allow eliminating explicit compares by getting flags from</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">    /// math ops).</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0023312f4ffae5c8a127a8da0c812dba">shouldFormOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                              <span class="keywordtype">bool</span> MathUsed) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160; </div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417"> 1440</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417">storeOfVectorConstantIsCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT, <span class="keywordtype">unsigned</span> NumElem,</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                                      <span class="keywordtype">unsigned</span> AddrSpace)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="comment">// If we can replace more than 2 scalar stores, there will be a reduction</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <span class="comment">// in instructions even after we add a vector constant load.</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      <span class="keywordflow">return</span> NumElem &gt; 2;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    }</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8ab3eaadf7f52ab7ca677e6c545e6508">isLoadBitCastBeneficial</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> BitcastVT,</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">    /// Intel processors have a unified instruction and data cache</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247"> 1452</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> * <a class="code" href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247">getClearCacheBuiltinName</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; <span class="comment">// nothing to do, move along.</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    }</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160; </div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a42f7160579c4a68a75447d21da859821">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">    /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#adcc17da43772e9fa8d8aeb458a8f2d98">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">    /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a3968afa27f1e806f9448f94527d61d53">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#afb9746b385314bc07403f471b1931a61">needsFixedCatchObjects</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">    /// This method returns a target specific FastISel object,</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">    /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">    /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#a4cb54e7d62530f9e973ff35f6301de6a">getIRStackGuard</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aa25a7920eb37572630745203c9c50731">useStackGuardXorFP</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af30042e4c09138928b477e3834f0a13e">insertSSPDeclarations</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#a8f631e7cc44c1035e858c667b345ec78">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#a79b927c27465f57caae75ac35b49409f">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad4b65d0fe3e7a2dd0eed89a2c22d23bd">emitStackGuardXorFP</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; </div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">    /// Return true if the target stores SafeStack pointer at a fixed offset in</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">    /// some non-standard address space, and populates the address space and</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">    /// offset as appropriate.</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#aae8b0683e3e2b366aaac8bca13553f42">getSafeStackPointerLocation</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160; </div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    std::pair&lt;SDValue, SDValue&gt; <a class="code" href="classllvm_1_1X86TargetLowering.html#a168f3532cb1605bbc91fcc079892e357">BuildFILD</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pointer,</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                                          <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo,</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                                          <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">    /// Customize the preferred legalization strategy for certain types.</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac812947e59d1a47c994bc61bb372c743">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160; </div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad34d40f5d0a64179484587b5012244b0"> 1503</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad34d40f5d0a64179484587b5012244b0">softPromoteHalfType</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a7c19f0fe8ae2a12ed0c5cf142a520522">getRegisterTypeForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;                                      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160; </div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aba30f84d7fd0dd3361ff92fe1e53d9ca">getNumRegistersForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;                                           <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160; </div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9f81a81b890192ac2e40f2995080feaa">getVectorTypeBreakdownForCallingConv</a>(</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;        <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT,</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;        <span class="keywordtype">unsigned</span> &amp;NumIntermediates, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160; </div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac7a7243ff0d08f8e17239f3fab12a20f">isIntDivCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160; </div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a212993bd851420cf4319ce3a0291578b"> 1520</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a212993bd851420cf4319ce3a0291578b">supportKCFIBundles</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160; </div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac9c3c65b113996cabc72bd6223410369">hasStackProbeSymbol</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5cf46104ca48a9577dc4a61cf080003a">hasInlineStackProbe</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a92e17e524fe1c82a26b5433b6e9715e3">getStackProbeSymbolName</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160; </div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af64132885aa4151887699b689283e850">getStackProbeSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160; </div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863"> 1528</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863">hasVectorBlend</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160; </div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6"> 1530</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6">getMaxSupportedInterleaveFactor</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160; </div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a528ccfe220ae477b22431f3328d0b90e">isInlineAsmTargetBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;StringRef&gt;</a> &amp;AsmStrs,</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                                 <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">    /// Lower interleaved load(s) into target specific</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">    /// instructions/intrinsics.</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9157e4aca11eca217c5c6d2c6a2eadbf">lowerInterleavedLoad</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                              <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">    /// Lower interleaved store(s) into target specific</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">    /// instructions/intrinsics.</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ab5881269962ffb5a6c2d4c5be45efbce">lowerInterleavedStore</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>, <a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                               <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160; </div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a956dea3cd0d545cdafcbc765a28f6c87">expandIndirectJTBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>&amp; dl, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                                   <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a010c17359b18d005263da7a193fe2872">getPrefLoopAlignment</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160; </div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#af23e95d85be78026c607fa689dda4cd1"> 1553</a></span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#af23e95d85be78026c607fa689dda4cd1">getTypeToTransformTo</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>)</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">EVT::getIntegerVT</a>(<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, 96);</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a77f7add8733417370a56154e8b560617">TargetLoweringBase::getTypeToTransformTo</a>(<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, VT);</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    }</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160; </div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    std::pair&lt;const TargetRegisterClass *, uint8_t&gt;</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a08569892769aa5e49c2bf954082e9be5">findRepresentativeClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                            <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">    /// Keep a reference to the X86Subtarget around so that we can</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">    /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">    /// A list of legal FP immediates.</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"></span>    std::vector&lt;APFloat&gt; LegalFPImmediates;</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">    /// Indicate that this x86 target can instruction</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">    /// select the specified FP immediate natively.</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> addLegalFPImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a>&amp; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      LegalFPImmediates.push_back(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    }</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                            <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    SDValue LowerMemArgument(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;ArgInfo,</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                             <span class="keyword">const</span> CCValAssign &amp;VA, MachineFrameInfo &amp;MFI,</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                             <span class="keyword">const</span> CCValAssign &amp;VA,</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                             ISD::ArgFlagsTy Flags, <span class="keywordtype">bool</span> isByval) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160; </div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="comment">// Call lowering helpers.</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">    /// Check whether the call is eligible for tail call optimization. Targets</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">    /// that want to do tail call optimization should implement this function.</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization(</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;        SDValue Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> IsCalleeStackStructRet,</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;        <span class="keywordtype">bool</span> isVarArg, Type *RetTy, <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    SDValue EmitTailCallLoadRetAddr(SelectionDAG &amp;DAG, SDValue &amp;OutRetAddr,</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                                    SDValue Chain, <span class="keywordtype">bool</span> IsTailCall,</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                                    <span class="keywordtype">bool</span> Is64Bit, <span class="keywordtype">int</span> FPDiff,</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                                    <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordtype">unsigned</span> GetAlignedArgumentStackSize(<span class="keywordtype">unsigned</span> StackSize,</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keywordtype">unsigned</span> getAddressSpace() <span class="keyword">const</span>;</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160; </div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    SDValue FP_TO_INTHelper(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG, <span class="keywordtype">bool</span> IsSigned,</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                            SDValue &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    SDValue LRINT_LLRINTHelper(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160; </div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    SDValue LowerBUILD_VECTOR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    SDValue LowerVSELECT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    SDValue LowerEXTRACT_VECTOR_ELT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    SDValue LowerINSERT_VECTOR_ELT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; </div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keywordtype">unsigned</span> getGlobalWrapperKind(<span class="keyword">const</span> GlobalValue *GV = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;                                  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> OpFlags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    SDValue LowerConstantPool(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    SDValue LowerBlockAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    SDValue LowerGlobalAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    SDValue LowerGlobalTLSAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    SDValue LowerExternalSymbol(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">    /// Creates target global address or external symbol nodes for calls or</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">    /// other uses.</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"></span>    SDValue LowerGlobalOrExternal(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                                  <span class="keywordtype">bool</span> ForCall) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160; </div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    SDValue LowerSINT_TO_FP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    SDValue LowerUINT_TO_FP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    SDValue LowerTRUNCATE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    SDValue LowerFP_TO_INT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    SDValue LowerFP_TO_INT_SAT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    SDValue LowerLRINT_LLRINT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    SDValue LowerSETCC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    SDValue LowerSETCCCARRY(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    SDValue LowerSELECT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    SDValue LowerBRCOND(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    SDValue LowerJumpTable(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    SDValue LowerDYNAMIC_STACKALLOC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    SDValue LowerVASTART(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    SDValue LowerVAARG(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    SDValue LowerRETURNADDR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    SDValue LowerADDROFRETURNADDR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    SDValue LowerFRAMEADDR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    SDValue LowerFRAME_TO_ARGS_OFFSET(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    SDValue LowerEH_RETURN(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    SDValue lowerEH_SJLJ_SETJMP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    SDValue lowerEH_SJLJ_LONGJMP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    SDValue lowerEH_SJLJ_SETUP_DISPATCH(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    SDValue LowerINIT_TRAMPOLINE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    SDValue LowerGET_ROUNDING(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    SDValue LowerSET_ROUNDING(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    SDValue LowerWin64_i128OP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    SDValue LowerWin64_FP_TO_INT128(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;                                    SDValue &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    SDValue LowerWin64_INT128_TO_FP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    SDValue LowerGC_TRANSITION(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    SDValue LowerINTRINSIC_WO_CHAIN(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    SDValue lowerFaddFsub(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    SDValue LowerFP_EXTEND(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    SDValue LowerFP_ROUND(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    SDValue LowerFP_TO_BF16(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160; </div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    SDValue</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    LowerFormalArguments(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;                         <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                         <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    SDValue LowerCall(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160; </div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    SDValue LowerReturn(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                        <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160; </div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keywordtype">bool</span> supportSplitCSR(MachineFunction *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      <span class="keywordflow">return</span> MF-&gt;getFunction().getCallingConv() == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;          MF-&gt;getFunction().hasFnAttribute(Attribute::NoUnwind);</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    }</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    <span class="keywordtype">void</span> initializeSplitCSR(MachineBasicBlock *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordtype">void</span> insertCopiesSplitCSR(</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      MachineBasicBlock *Entry,</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      <span class="keyword">const</span> SmallVectorImpl&lt;MachineBasicBlock *&gt; &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160; </div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordtype">bool</span> splitValueIntoRegisterParts(</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;        SelectionDAG &amp; DAG, <span class="keyword">const</span> SDLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, SDValue Val, SDValue *Parts,</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;        <span class="keywordtype">unsigned</span> NumParts, MVT PartVT, std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;        <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160; </div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    SDValue joinRegisterPartsIntoValue(</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;        SelectionDAG &amp; DAG, <span class="keyword">const</span> SDLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> SDValue *Parts,</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;        <span class="keywordtype">unsigned</span> NumParts, MVT PartVT, EVT ValueVT,</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;        std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160; </div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160; </div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    EVT getTypeForExtReturn(LLVMContext &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, EVT VT,</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                            <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> ExtendKind) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160; </div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                        <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                        LLVMContext &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160; </div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *getScratchRegisters(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    ArrayRef&lt;MCPhysReg&gt; getRoundingControlRegisters() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; </div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    shouldExpandAtomicLoadInIR(LoadInst *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    shouldExpandAtomicStoreInIR(StoreInst *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    shouldExpandLogicAtomicRMWInIR(AtomicRMWInst *AI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordtype">void</span> emitBitTestAtomicRMWIntrinsic(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordtype">void</span> emitCmpArithAtomicRMWIntrinsic(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    LoadInst *</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    lowerIdempotentRMWIntoFencedLoad(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordtype">bool</span> lowerAtomicStoreAsStoreSDNode(<span class="keyword">const</span> StoreInst &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordtype">bool</span> lowerAtomicLoadAsLoadSDNode(<span class="keyword">const</span> LoadInst &amp;LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160; </div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordtype">bool</span> needsCmpXchgNb(Type *MemType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160; </div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt; <span class="keywordtype">bool</span> isSoftFP16(T VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="keywordtype">void</span> SetupEntryBlockForSjLj(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                                MachineBasicBlock *DispatchBB, <span class="keywordtype">int</span> FI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="comment">// Utility function to emit the low-level va_arg code for X86-64.</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    MachineBasicBlock *</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    EmitVAARGWithCustomInserter(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">    /// Utility function to emit the xmm reg save portion of va_start.</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment"></span>    MachineBasicBlock *EmitLoweredCascadedSelect(MachineInstr &amp;MI1,</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                                                 MachineInstr &amp;MI2,</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                                                 MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; </div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    MachineBasicBlock *EmitLoweredSelect(MachineInstr &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;                                         MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    MachineBasicBlock *EmitLoweredCatchRet(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;                                           MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160; </div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    MachineBasicBlock *EmitLoweredSegAlloca(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;                                            MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    MachineBasicBlock *EmitLoweredProbedAlloca(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;                                               MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160; </div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    MachineBasicBlock *EmitLoweredTLSAddr(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                                          MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160; </div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    MachineBasicBlock *EmitLoweredTLSCall(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                                          MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160; </div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    MachineBasicBlock *EmitLoweredIndirectThunk(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                                                MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160; </div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    MachineBasicBlock *emitEHSjLjSetJmp(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                                        MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160; </div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keywordtype">void</span> emitSetJmpShadowStackFix(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                                  MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160; </div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    MachineBasicBlock *emitEHSjLjLongJmp(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                                         MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160; </div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    MachineBasicBlock *emitLongJmpShadowStackFix(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                                                 MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    MachineBasicBlock *EmitSjLjDispatchBlock(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                                             MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">    /// Emit flags for the given setcc condition and operands. Also returns the</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">    /// corresponding X86 condition code constant in X86CC.</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"></span>    SDValue emitFlagsForSetcc(SDValue Op0, SDValue Op1, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                              <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                              SDValue &amp;X86CC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">    /// Check if replacement of SQRT with RSQRT should be disabled.</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> isFsqrtCheap(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">    /// Use rsqrt* to speed up sqrt calculations.</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment"></span>    SDValue getSqrtEstimate(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                            <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;                            <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">    /// Use rcp* to speed up fdiv calculations.</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"></span>    SDValue getRecipEstimate(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                             <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">    /// Reassociate floating point divisions into multiply by reciprocal.</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160; </div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    SDValue BuildSDIVPow2(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> APInt &amp;Divisor, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                          SmallVectorImpl&lt;SDNode *&gt; &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  };</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160; </div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keyword">namespace </span><a class="code" href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    FastISel *<a class="code" href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                             <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  } <span class="comment">// end namespace X86</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="comment">// X86 specific Gather/Scatter nodes.</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="comment">// The class has the same order of operands as MaskedGatherScatterSDNode for</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="comment">// convenience.</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html"> 1820</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MemIntrinsicSDNode.html">MemIntrinsicSDNode</a> {</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="comment">// This is a intended as a utility and should never be directly created.</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a102b6177c13dc9cecc069282f3024adb">X86MaskedGatherScatterSDNode</a>() = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a872a0fac669dc0c1a344ba4640a85ddc">~X86MaskedGatherScatterSDNode</a>() = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160; </div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f07edeb53e575381a1fe758bccb5f"> 1826</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f07edeb53e575381a1fe758bccb5f">getBasePtr</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3); }</div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a6c2d5876231e1de766215bf29fbf0780"> 1827</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a6c2d5876231e1de766215bf29fbf0780">getIndex</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4); }</div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a823dad2c8e8ab7299c2cde2b8422b6da"> 1828</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a823dad2c8e8ab7299c2cde2b8422b6da">getMask</a>()<span class="keyword">    const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2); }</div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#ac5b4f6dfb990cc8bde594ff7b4d5661a"> 1829</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#ac5b4f6dfb990cc8bde594ff7b4d5661a">getScale</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(5); }</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; </div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977"> 1831</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">X86ISD::MGATHER</a> ||</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;             <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">X86ISD::MSCATTER</a>;</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    }</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  };</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160; </div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html"> 1837</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1X86MaskedGatherSDNode.html">X86MaskedGatherSDNode</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> {</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html#a410058ea47942db1eda07af0c7e5c4b8"> 1839</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedGatherSDNode.html#a410058ea47942db1eda07af0c7e5c4b8">getPassThru</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1); }</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39"> 1841</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">X86ISD::MGATHER</a>;</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    }</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  };</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; </div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html"> 1846</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1X86MaskedScatterSDNode.html">X86MaskedScatterSDNode</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> {</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html#a9f0fe1a6c995400a98ab6512ad10645c"> 1848</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1X86MaskedScatterSDNode.html#a9f0fe1a6c995400a98ab6512ad10645c">getValue</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1); }</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160; </div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150"> 1850</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">X86ISD::MSCATTER</a>;</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    }</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  };</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">  /// Generate unpacklo/unpackhi shuffle mask.</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a79354a2324d1cc1c1fd42e5d8a771479">createUnpackShuffleMask</a>(EVT VT, SmallVectorImpl&lt;int&gt; &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <span class="keywordtype">bool</span> Lo,</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;                               <span class="keywordtype">bool</span> Unary);</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">  /// Similar to unpacklo/unpackhi, but without the 128-bit lane limitation</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">  /// imposed by AVX and specific to the unary pattern. Example:</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">  /// v8iX Lo --&gt; &lt;0, 0, 1, 1, 2, 2, 3, 3&gt;</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">  /// v8iX Hi --&gt; &lt;4, 4, 5, 5, 6, 6, 7, 7&gt;</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a9e323bb37fd1285ab0ce08a4158cba2a">createSplat2ShuffleMask</a>(MVT VT, SmallVectorImpl&lt;int&gt; &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <span class="keywordtype">bool</span> Lo);</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160; </div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160; </div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57">llvm::X86ISD::FDIVS</a></div><div class="ttdeci">@ FDIVS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00226">X86ISelLowering.h:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691">llvm::X86ISD::UINT_TO_FP_RND</a></div><div class="ttdeci">@ UINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00603">X86ISelLowering.h:603</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">llvm::X86ISD::VFPROUND</a></div><div class="ttdeci">@ VFPROUND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e">llvm::X86ISD::RCP28S_SAE</a></div><div class="ttdeci">@ RCP28S_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00706">X86ISelLowering.h:706</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">llvm::X86ISD::EXPAND</a></div><div class="ttdeci">@ EXPAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00596">X86ISelLowering.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082">llvm::X86ISD::VGETMANTS_SAE</a></div><div class="ttdeci">@ VGETMANTS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00245">X86ISelLowering.h:245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae070a3a7c9ae6080d68cddd5746d65c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae070a3a7c9ae6080d68cddd5746d65c1">llvm::X86ISD::STRICT_FCMPS</a></div><div class="ttdeci">@ STRICT_FCMPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00748">X86ISelLowering.h:748</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaca2c3acd9376753cf352cc5c8c64f199"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca2c3acd9376753cf352cc5c8c64f199">llvm::X86ISD::CMPCCXADD</a></div><div class="ttdeci">@ CMPCCXADD</div><div class="ttdoc">Compare and Add if Condition is Met.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00898">X86ISelLowering.h:898</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa99c9fe64240a4efa15100581791f7f36"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99c9fe64240a4efa15100581791f7f36">llvm::X86ISD::STRICT_VFPEXT</a></div><div class="ttdeci">@ STRICT_VFPEXT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00762">X86ISelLowering.h:762</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">llvm::X86ISD::FMUL_RND</a></div><div class="ttdeci">@ FMUL_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00222">X86ISelLowering.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7a7237cd5cb35f9159b32a96f4b14541"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7a7237cd5cb35f9159b32a96f4b14541">llvm::X86TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57739">X86ISelLowering.cpp:57739</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4252a7b10bf920be7bc1da185d9c43b8"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4252a7b10bf920be7bc1da185d9c43b8">llvm::X86TargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06052">X86ISelLowering.cpp:6052</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae2cb6bf0817b8dbe415405c7498b8ce7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae2cb6bf0817b8dbe415405c7498b8ce7">llvm::X86TargetLowering::isGuaranteedNotToBeUndefOrPoisonForTargetNode</a></div><div class="ttdeci">bool isGuaranteedNotToBeUndefOrPoisonForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, unsigned Depth) const override</div><div class="ttdoc">Return true if this function can prove that Op is never poison and, if PoisonOnly is false,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l43418">X86ISelLowering.cpp:43418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9">llvm::X86ISD::UMWAIT</a></div><div class="ttdeci">@ UMWAIT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00730">X86ISelLowering.h:730</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa53be739a3b69a5d27e1a521ebcad8029"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53be739a3b69a5d27e1a521ebcad8029">llvm::X86ISD::STRICT_VRNDSCALE</a></div><div class="ttdeci">@ STRICT_VRNDSCALE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00770">X86ISelLowering.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a42f7160579c4a68a75447d21da859821"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a42f7160579c4a68a75447d21da859821">llvm::X86TargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28878">X86ISelLowering.cpp:28878</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">llvm::X86ISD::PCMPESTR</a></div><div class="ttdeci">@ PCMPESTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00693">X86ISelLowering.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a74c09385a35d121b167e4941bf3e6a77"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">llvm::X86TargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57377">X86ISelLowering.cpp:57377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">llvm::X86ISD::TLSADDR</a></div><div class="ttdeci">@ TLSADDR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00288">X86ISelLowering.h:288</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa20924153d8178ee60aa7c91e6f030ab8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa20924153d8178ee60aa7c91e6f030ab8">llvm::X86ISD::VFCMULCSH_RND</a></div><div class="ttdeci">@ VFCMULCSH_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00585">X86ISelLowering.h:585</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa27c1071edae41c208c483ae11588246"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa27c1071edae41c208c483ae11588246">llvm::X86ISD::AESDEC128KL</a></div><div class="ttdeci">@ AESDEC128KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00886">X86ISelLowering.h:886</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">llvm::X86ISD::FADD_RND</a></div><div class="ttdeci">@ FADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00216">X86ISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6">llvm::X86ISD::FMINS</a></div><div class="ttdeci">@ FMINS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00273">X86ISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a">llvm::X86ISD::FMAXS_SAE</a></div><div class="ttdeci">@ FMAXS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00229">X86ISelLowering.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5c2d5b0e33a1b0c141520f67f59ca957"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c2d5b0e33a1b0c141520f67f59ca957">llvm::X86ISD::VPDPBSUDS</a></div><div class="ttdeci">@ VPDPBSUDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00588">X86ISelLowering.h:588</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_abba0e811da8d1436a96fda0e356a6d24"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24">llvm::X86TargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01164">X86ISelLowering.h:1164</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a6c2d5876231e1de766215bf29fbf0780"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a6c2d5876231e1de766215bf29fbf0780">llvm::X86MaskedGatherScatterSDNode::getIndex</a></div><div class="ttdeci">const SDValue &amp; getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01827">X86ISelLowering.h:1827</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">llvm::X86ISD::PACKUS</a></div><div class="ttdeci">@ PACKUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00438">X86ISelLowering.h:438</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9">llvm::X86ISD::RCP28_SAE</a></div><div class="ttdeci">@ RCP28_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00704">X86ISelLowering.h:704</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">llvm::X86ISD::PEXTRW</a></div><div class="ttdeci">@ PEXTRW</div><div class="ttdoc">Extract a 16-bit value from a vector and zero extend it to i32, corresponds to X86::PEXTRW.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00177">X86ISelLowering.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">llvm::X86ISD::VPERMIL2</a></div><div class="ttdeci">@ VPERMIL2</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00525">X86ISelLowering.h:525</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f">llvm::X86ISD::SCALEFS_RND</a></div><div class="ttdeci">@ SCALEFS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00250">X86ISelLowering.h:250</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">llvm::X86ISD::MCVTSI2P</a></div><div class="ttdeci">@ MCVTSI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00641">X86ISelLowering.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adc0b03138cc7b455d625146b7091345d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adc0b03138cc7b455d625146b7091345d">llvm::X86TargetLowering::getReturnAddressFrameIndex</a></div><div class="ttdeci">SDValue getReturnAddressFrameIndex(SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05490">X86ISelLowering.cpp:5490</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a52147cd726c56b0daf7ec7baae183191"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a52147cd726c56b0daf7ec7baae183191">llvm::X86TargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Return true if sinking I's operands to the same basic block as I is profitable, e....</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35130">X86ISelLowering.cpp:35130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa47b02bca89898c97abdebf2f35c564aa"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47b02bca89898c97abdebf2f35c564aa">llvm::X86ISD::VFCMULC_RND</a></div><div class="ttdeci">@ VFCMULC_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00575">X86ISelLowering.h:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adc96b14a52d48d045a0a9d2cc9459a62"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adc96b14a52d48d045a0a9d2cc9459a62">llvm::X86TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l37798">X86ISelLowering.cpp:37798</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a316352587c836a0388b90aec4531450a"><div class="ttname"><a href="namespacellvm_1_1X86.html#a316352587c836a0388b90aec4531450a">llvm::X86::mayFoldLoadIntoBroadcastFromMem</a></div><div class="ttdeci">bool mayFoldLoadIntoBroadcastFromMem(SDValue Op, MVT EltVT, const X86Subtarget &amp;Subtarget, bool AssumeSingleUse=false)</div><div class="ttdoc">Check if Op is a load operation that could be folded into a vector splat instruction as a memory oper...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05404">X86ISelLowering.cpp:5404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">llvm::X86ISD::PALIGNR</a></div><div class="ttdeci">@ PALIGNR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00440">X86ISelLowering.h:440</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdeci">@ BITCAST</div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00885">ISDOpcodes.h:885</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed">llvm::X86ISD::VFPEXTS_SAE</a></div><div class="ttdeci">@ VFPEXTS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00335">X86ISelLowering.h:335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa694c09be9924a5ebc16d55f9c8d4bfa9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa694c09be9924a5ebc16d55f9c8d4bfa9">llvm::X86ISD::DYN_ALLOCA</a></div><div class="ttdeci">@ DYN_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00658">X86ISelLowering.h:658</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8">llvm::X86ISD::VMTRUNCUS</a></div><div class="ttdeci">@ VMTRUNCUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00328">X86ISelLowering.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f">llvm::X86ISD::VRANGES_SAE</a></div><div class="ttdeci">@ VRANGES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00488">X86ISelLowering.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8f631e7cc44c1035e858c667b345ec78"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8f631e7cc44c1035e858c667b345ec78">llvm::X86TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03079">X86ISelLowering.cpp:3079</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a77f7add8733417370a56154e8b560617"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a77f7add8733417370a56154e8b560617">llvm::TargetLoweringBase::getTypeToTransformTo</a></div><div class="ttdeci">virtual EVT getTypeToTransformTo(LLVMContext &amp;Context, EVT VT) const</div><div class="ttdoc">For types supported by the target, this is an identity function.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01005">TargetLowering.h:1005</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_abc15369ab4cc583332950b913e2ef1dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">llvm::MachineMemOperand::getAlign</a></div><div class="ttdeci">Align getAlign() const</div><div class="ttdoc">Return the minimum known alignment in bytes of the actual memory reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01130">MachineOperand.cpp:1130</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a08569892769aa5e49c2bf954082e9be5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a08569892769aa5e49c2bf954082e9be5">llvm::X86TargetLowering::findRepresentativeClass</a></div><div class="ttdeci">std::pair&lt; const TargetRegisterClass *, uint8_t &gt; findRepresentativeClass(const TargetRegisterInfo *TRI, MVT VT) const override</div><div class="ttdoc">Return the largest legal super-reg register class of the register class for the specified type and it...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02962">X86ISelLowering.cpp:2962</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">llvm::X86ISD::SHUF128</a></div><div class="ttdeci">@ SHUF128</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00453">X86ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf58da512c0b7a4f83134b838525d4340"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf58da512c0b7a4f83134b838525d4340">llvm::X86ISD::STRICT_FNMSUB</a></div><div class="ttdeci">@ STRICT_FNMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00779">X86ISelLowering.h:779</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9c43005ad46f3b790001d6643758210"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9c43005ad46f3b790001d6643758210">llvm::X86ISD::VPDPBUUDS</a></div><div class="ttdeci">@ VPDPBUUDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00590">X86ISelLowering.h:590</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a70a23a5faf9d301094f7386bc583e12c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c">llvm::X86TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01269">X86ISelLowering.h:1269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">llvm::X86ISD::LADD</a></div><div class="ttdeci">@ LADD</div><div class="ttdoc">LOCK-prefixed arithmetic read-modify-write instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00799">X86ISelLowering.h:799</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43">llvm::X86ISD::GF2P8MULB</a></div><div class="ttdeci">@ GF2P8MULB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00724">X86ISelLowering.h:724</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">llvm::X86ISD::MULHRS</a></div><div class="ttdeci">@ MULHRS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00532">X86ISelLowering.h:532</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa15072c0b21bdf25d9d5bfbde511ee443"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15072c0b21bdf25d9d5bfbde511ee443">llvm::X86ISD::MCVTPS2PH_SAE</a></div><div class="ttdeci">@ MCVTPS2PH_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00719">X86ISelLowering.h:719</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">llvm::X86ISD::VPPERM</a></div><div class="ttdeci">@ VPPERM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00523">X86ISelLowering.h:523</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">llvm::X86ISD::LWPINS</a></div><div class="ttdeci">@ LWPINS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00727">X86ISelLowering.h:727</a></div></div>
<div class="ttc" id="aX86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l01015">X86Disassembler.cpp:1015</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">llvm::X86ISD::FSETCC</a></div><div class="ttdeci">@ FSETCC</div><div class="ttdoc">X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00107">X86ISelLowering.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41">llvm::X86ISD::FDIVS_RND</a></div><div class="ttdeci">@ FDIVS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00227">X86ISelLowering.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">llvm::X86ISD::FMAX</a></div><div class="ttdeci">@ FMAX</div><div class="ttdoc">Floating point max and min.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00264">X86ISelLowering.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdeci">@ LD</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa17d58dbb94911cf1630e9c523cfe1911"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa17d58dbb94911cf1630e9c523cfe1911">llvm::X86ISD::SUBV_BROADCAST_LOAD</a></div><div class="ttdeci">@ SUBV_BROADCAST_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00828">X86ISelLowering.h:828</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9157e4aca11eca217c5c6d2c6a2eadbf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9157e4aca11eca217c5c6d2c6a2eadbf">llvm::X86TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower interleaved load(s) into target specific instructions/intrinsics.</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00810">X86InterleavedAccess.cpp:810</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">llvm::X86ISD::CVTPH2PS</a></div><div class="ttdeci">@ CVTPH2PS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00713">X86ISelLowering.h:713</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_abf24a843e4c14485213d45230de71898"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abf24a843e4c14485213d45230de71898">llvm::X86TargetLowering::isVectorClearMaskLegal</a></div><div class="ttdeci">bool isVectorClearMaskLegal(ArrayRef&lt; int &gt; Mask, EVT VT) const override</div><div class="ttdoc">Similar to isShuffleMaskLegal.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35269">X86ISelLowering.cpp:35269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">llvm::X86ISD::SETCC_CARRY</a></div><div class="ttdeci">@ SETCC_CARRY</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00102">X86ISelLowering.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d">llvm::X86ISD::GF2P8AFFINEQB</a></div><div class="ttdeci">@ GF2P8AFFINEQB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00723">X86ISelLowering.h:723</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a98661814400e72a77f5ed4e088c06937"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a98661814400e72a77f5ed4e088c06937">llvm::ISD::FP_TO_UINT_SAT</a></div><div class="ttdeci">@ FP_TO_UINT_SAT</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00839">ISDOpcodes.h:839</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353">llvm::X86ISD::CVTTP2SI_SAE</a></div><div class="ttdeci">@ CVTTP2SI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00623">X86ISelLowering.h:623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">llvm::X86ISD::VSHRDV</a></div><div class="ttdeci">@ VSHRDV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00451">X86ISelLowering.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">llvm::X86ISD::EH_SJLJ_LONGJMP</a></div><div class="ttdeci">@ EH_SJLJ_LONGJMP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00305">X86ISelLowering.h:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">llvm::X86ISD::FXOR</a></div><div class="ttdeci">@ FXOR</div><div class="ttdoc">Bitwise logical XOR of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00052">X86ISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b06c0682b59b924440540643e5c3262"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b06c0682b59b924440540643e5c3262">llvm::X86ISD::STRICT_CVTUI2P</a></div><div class="ttdeci">@ STRICT_CVTUI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00774">X86ISelLowering.h:774</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51">llvm::X86ISD::FGETEXP_SAE</a></div><div class="ttdeci">@ FGETEXP_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00238">X86ISelLowering.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083">llvm::X86ISD::CVTP2UI_RND</a></div><div class="ttdeci">@ CVTP2UI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00613">X86ISelLowering.h:613</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">llvm::X86ISD::SCALEFS</a></div><div class="ttdeci">@ SCALEFS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">llvm::X86ISD::FMADD_RND</a></div><div class="ttdeci">@ FMADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00559">X86ISelLowering.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a85fb0d7e000c96b972014b0405aa9c88"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a85fb0d7e000c96b972014b0405aa9c88">llvm::X86TargetLowering::shouldFoldConstantShiftPairToMask</a></div><div class="ttdeci">bool shouldFoldConstantShiftPairToMask(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to fold a pair of shifts into a mask.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06125">X86ISelLowering.cpp:6125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">llvm::X86ISD::TPAUSE</a></div><div class="ttdeci">@ TPAUSE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00731">X86ISelLowering.h:731</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">llvm::X86ISD::SELECTS</a></div><div class="ttdeci">@ SELECTS</div><div class="ttdoc">X86 Select.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00098">X86ISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadea760a47453a56bf9cbcf4a1055f861"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadea760a47453a56bf9cbcf4a1055f861">llvm::X86ISD::FP80_ADD</a></div><div class="ttdeci">@ FP80_ADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00744">X86ISelLowering.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609">llvm::X86ISD::MCVTTP2UI</a></div><div class="ttdeci">@ MCVTTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00640">X86ISelLowering.h:640</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">llvm::X86ISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdoc">X86 conditional branches.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00123">X86ISelLowering.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22">llvm::X86ISD::CVTTS2UI</a></div><div class="ttdeci">@ CVTTS2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00627">X86ISelLowering.h:627</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a14ba729e50c70d2bff3f12c884209140"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">llvm::X86TargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02850">X86ISelLowering.cpp:2850</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa1a9eab8705881de7137058a34888046f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa1a9eab8705881de7137058a34888046f">llvm::InlineAsm::Constraint_v</a></div><div class="ttdeci">@ Constraint_v</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00261">InlineAsm.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">llvm::X86ISD::EXP2</a></div><div class="ttdeci">@ EXP2</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00707">X86ISelLowering.h:707</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">llvm::X86ISD::LCMPXCHG_DAG</a></div><div class="ttdeci">@ LCMPXCHG_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00792">X86ISelLowering.h:792</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">llvm::X86ISD::PSHUFLW</a></div><div class="ttdeci">@ PSHUFLW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00445">X86ISelLowering.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02348">SelectionDAGNodes.h:2348</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8b0b7687cd51e781f5b3851d9dcc10a6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6">llvm::X86TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01530">X86ISelLowering.h:1530</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">llvm::X86ISD::FST</a></div><div class="ttdeci">@ FST</div><div class="ttdoc">This instruction implements a truncating store from FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00866">X86ISelLowering.h:866</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0e7673d6e0ca7db6dfaebb83d789bad4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e7673d6e0ca7db6dfaebb83d789bad4">llvm::X86ISD::CALL_RVMARKER</a></div><div class="ttdeci">@ CALL_RVMARKER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00082">X86ISelLowering.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a370d811aff2e392f420421995d439701"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a370d811aff2e392f420421995d439701">llvm::X86TargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint letter, return the type of constraint for this target.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57311">X86ISelLowering.cpp:57311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">llvm::X86ISD::BLENDV</a></div><div class="ttdeci">@ BLENDV</div><div class="ttdoc">Dynamic (non-constant condition) vector blend where only the sign bits of the condition elements are ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00210">X86ISelLowering.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aba30f84d7fd0dd3361ff92fe1e53d9ca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aba30f84d7fd0dd3361ff92fe1e53d9ca">llvm::X86TargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02576">X86ISelLowering.cpp:2576</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472">llvm::X86ISD::RCP28</a></div><div class="ttdeci">@ RCP28</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00703">X86ISelLowering.h:703</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014">llvm::X86ISD::CVTS2SI_RND</a></div><div class="ttdeci">@ CVTS2SI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00617">X86ISelLowering.h:617</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">llvm::X86ISD::FNMADD</a></div><div class="ttdeci">@ FNMADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00552">X86ISelLowering.h:552</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a66a0f33d36e31ddfbd254a77524f9192"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a66a0f33d36e31ddfbd254a77524f9192">llvm::X86TargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06034">X86ISelLowering.cpp:6034</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">llvm::X86ISD::MCVTP2SI</a></div><div class="ttdeci">@ MCVTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00637">X86ISelLowering.h:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html">llvm::X86MaskedGatherScatterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01820">X86ISelLowering.h:1820</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">llvm::X86ISD::VSHLDQ</a></div><div class="ttdeci">@ VSHLDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00348">X86ISelLowering.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7">llvm::X86ISD::SBB</a></div><div class="ttdeci">@ SBB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00398">X86ISelLowering.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">llvm::X86ISD::VFIXUPIMMS</a></div><div class="ttdeci">@ VFIXUPIMMS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00482">X86ISelLowering.h:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_adf0596f320e597cf03d5d6b2d537716e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#adf0596f320e597cf03d5d6b2d537716e">llvm::TargetLoweringBase::AndOrSETCCFoldKind</a></div><div class="ttdeci">AndOrSETCCFoldKind</div><div class="ttdoc">Enum of different potentially desirable ways to fold (and/or (setcc ...), (setcc ....</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00287">TargetLowering.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_acd0586c4345528a1503f6d080febe417"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417">llvm::X86TargetLowering::storeOfVectorConstantIsCheap</a></div><div class="ttdeci">bool storeOfVectorConstantIsCheap(EVT MemVT, unsigned NumElem, unsigned AddrSpace) const override</div><div class="ttdoc">Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the give...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01440">X86ISelLowering.h:1440</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">llvm::X86ISD::FNMSUB_RND</a></div><div class="ttdeci">@ FNMSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00562">X86ISelLowering.h:562</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">llvm::X86ISD::KSHIFTL</a></div><div class="ttdeci">@ KSHIFTL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00367">X86ISelLowering.h:367</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a504396336fa994725f3d8c3265e38ead"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a504396336fa994725f3d8c3265e38ead">llvm::X86TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05993">X86ISelLowering.cpp:5993</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">llvm::X86ISD::ANDNP</a></div><div class="ttdeci">@ ANDNP</div><div class="ttdoc">Bitwise Logical AND NOT of Packed FP values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00200">X86ISelLowering.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">llvm::X86ISD::PACKSS</a></div><div class="ttdeci">@ PACKSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00437">X86ISelLowering.h:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3a2c182f696ccea7f69622fb51c70a3f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3a2c182f696ccea7f69622fb51c70a3f">llvm::X86TargetLowering::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02894">X86ISelLowering.cpp:2894</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac5d9870049dd4eaa5938dd4e920d354a"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac5d9870049dd4eaa5938dd4e920d354a">llvm::X86::isOffsetSuitableForCodeModel</a></div><div class="ttdeci">bool isOffsetSuitableForCodeModel(int64_t Offset, CodeModel::Model M, bool hasSymbolicDisplacement)</div><div class="ttdoc">Returns true of the given offset can be fit into displacement field of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05508">X86ISelLowering.cpp:5508</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">llvm::X86ISD::VTRUNCSTORES</a></div><div class="ttdeci">@ VTRUNCSTORES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00875">X86ISelLowering.h:875</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a102b6177c13dc9cecc069282f3024adb"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a102b6177c13dc9cecc069282f3024adb">llvm::X86MaskedGatherScatterSDNode::X86MaskedGatherScatterSDNode</a></div><div class="ttdeci">X86MaskedGatherScatterSDNode()=delete</div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3">llvm::X86ISD::VPMADDWD</a></div><div class="ttdeci">@ VPMADDWD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00536">X86ISelLowering.h:536</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_aafd16108bb2bfb19eed47e23dcbee3dd"><div class="ttname"><a href="namespacellvm_1_1X86.html#aafd16108bb2bfb19eed47e23dcbee3dd">llvm::X86::mayFoldLoad</a></div><div class="ttdeci">bool mayFoldLoad(SDValue Op, const X86Subtarget &amp;Subtarget, bool AssumeSingleUse=false)</div><div class="ttdoc">Check if Op is a load operation that could be folded into some other x86 instruction as a memory oper...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05385">X86ISelLowering.cpp:5385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">llvm::X86ISD::VSHLV</a></div><div class="ttdeci">@ VSHLV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00357">X86ISelLowering.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">llvm::X86ISD::VPMADDUBSW</a></div><div class="ttdeci">@ VPMADDUBSW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00535">X86ISelLowering.h:535</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03">llvm::X86ISD::LAND</a></div><div class="ttdeci">@ LAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00803">X86ISelLowering.h:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab3547e3af4263fb24bac33b211aa07fb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">llvm::X86TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l34524">X86ISelLowering.cpp:34524</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0c37c93f4be0b73fca737169759f1b47"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0c37c93f4be0b73fca737169759f1b47">llvm::X86ISD::STRICT_CMPP</a></div><div class="ttdeci">@ STRICT_CMPP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00751">X86ISelLowering.h:751</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">llvm::X86ISD::BSR</a></div><div class="ttdeci">@ BSR</div><div class="ttdoc">Bit scan reverse.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00033">X86ISelLowering.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">llvm::X86ISD::HSUB</a></div><div class="ttdeci">@ HSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00254">X86ISelLowering.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa492e5211769c80814cb779b4ba995f23"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa492e5211769c80814cb779b4ba995f23">llvm::X86ISD::PDEP</a></div><div class="ttdeci">@ PDEP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00413">X86ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">llvm::X86ISD::VASTART_SAVE_XMM_REGS</a></div><div class="ttdeci">@ VASTART_SAVE_XMM_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00902">X86ISelLowering.h:902</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27">llvm::X86ISD::LOR</a></div><div class="ttdeci">@ LOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00801">X86ISelLowering.h:801</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">llvm::X86ISD::PSHUFHW</a></div><div class="ttdeci">@ PSHUFHW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00444">X86ISelLowering.h:444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab">llvm::X86ISD::VSRLDQ</a></div><div class="ttdeci">@ VSRLDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00349">X86ISelLowering.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">llvm::X86ISD::FMADDSUB</a></div><div class="ttdeci">@ FMADDSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00555">X86ISelLowering.h:555</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89">llvm::X86ISD::SMUL</a></div><div class="ttdeci">@ SMUL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00399">X86ISelLowering.h:399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">llvm::X86ISD::VFPEXT</a></div><div class="ttdeci">@ VFPEXT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00332">X86ISelLowering.h:332</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">llvm::X86ISD::RSQRT28</a></div><div class="ttdeci">@ RSQRT28</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00699">X86ISelLowering.h:699</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">llvm::X86ISD::VTRUNC</a></div><div class="ttdeci">@ VTRUNC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00318">X86ISelLowering.h:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a092cc6666d98dc58d90d67082beda499"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">llvm::X86TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35079">X86ISelLowering.cpp:35079</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">llvm::X86ISD::FMAXC</a></div><div class="ttdeci">@ FMAXC</div><div class="ttdoc">Commutative FMIN and FMAX.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00268">X86ISelLowering.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">llvm::X86ISD::VRANGE</a></div><div class="ttdeci">@ VRANGE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00485">X86ISelLowering.h:485</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0e30dfae5bfdf5db17847036581a181f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e30dfae5bfdf5db17847036581a181f">llvm::X86ISD::BEXTRI</a></div><div class="ttdeci">@ BEXTRI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00407">X86ISelLowering.h:407</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5681faab09fa140f67d47577193f2665"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5681faab09fa140f67d47577193f2665">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle</a></div><div class="ttdeci">bool SimplifyDemandedVectorEltsForTargetShuffle(SDValue Op, const APInt &amp;DemandedElts, unsigned MaskIndex, TargetLoweringOpt &amp;TLO, unsigned Depth) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l42064">X86ISelLowering.cpp:42064</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa711d4a7af7fc515982a14698747aa12f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa711d4a7af7fc515982a14698747aa12f">llvm::X86ISD::STRICT_CVTPH2PS</a></div><div class="ttdeci">@ STRICT_CVTPH2PS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00783">X86ISelLowering.h:783</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">llvm::X86ISD::MCVTPS2PH</a></div><div class="ttdeci">@ MCVTPS2PH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00718">X86ISelLowering.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58">llvm::X86ISD::RSQRT14S</a></div><div class="ttdeci">@ RSQRT14S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00283">X86ISelLowering.h:283</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc">llvm::X86ISD::MCVTTP2SI</a></div><div class="ttdeci">@ MCVTTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00639">X86ISelLowering.h:639</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa74ba35350fae122acd7284555740ba5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa74ba35350fae122acd7284555740ba5">llvm::X86TargetLowering::shouldScalarizeBinop</a></div><div class="ttdeci">bool shouldScalarizeBinop(SDValue) const override</div><div class="ttdoc">Scalar ops always have equal or better analysis/performance/power than the vector equivalent,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05966">X86ISelLowering.cpp:5966</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a711da9c348c7a96e4d79942afa0af105"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">llvm::X86TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05892">X86ISelLowering.cpp:5892</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">llvm::X86ISD::FSETCCM</a></div><div class="ttdeci">@ FSETCCM</div><div class="ttdoc">X86 FP SETCC, similar to above, but with output as an i1 mask and and a version with SAE.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00111">X86ISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2bf5e9177616f57af5fed8b59ee48bcf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2bf5e9177616f57af5fed8b59ee48bcf">llvm::X86ISD::LBTC_RM</a></div><div class="ttdeci">@ LBTC_RM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00808">X86ISelLowering.h:808</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">llvm::X86ISD::VPERMI</a></div><div class="ttdeci">@ VPERMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00466">X86ISelLowering.h:466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad86ab6a5c6817ef12f4d98b3efd9d748"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86ab6a5c6817ef12f4d98b3efd9d748">llvm::X86ISD::LBTC</a></div><div class="ttdeci">@ LBTC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00805">X86ISelLowering.h:805</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad5b0428e9f95121d0756fad70a539247"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247">llvm::X86TargetLowering::getClearCacheBuiltinName</a></div><div class="ttdeci">const char * getClearCacheBuiltinName() const override</div><div class="ttdoc">Intel processors have a unified instruction and data cache.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01452">X86ISelLowering.h:1452</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">llvm::X86ISD::PSHUFD</a></div><div class="ttdeci">@ PSHUFD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00443">X86ISelLowering.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59">llvm::X86ISD::VRNDSCALES</a></div><div class="ttdeci">@ VRNDSCALES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00499">X86ISelLowering.h:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae0caaab3a18e77b9f48dc88b3b757dd6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae0caaab3a18e77b9f48dc88b3b757dd6">llvm::X86TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l37889">X86ISelLowering.cpp:37889</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">llvm::X86ISD::CMPP</a></div><div class="ttdeci">@ CMPP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00375">X86ISelLowering.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">llvm::X86ISD::FMSUBADD_RND</a></div><div class="ttdeci">@ FMSUBADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00564">X86ISelLowering.h:564</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1">llvm::X86ISD::VFPROUNDS</a></div><div class="ttdeci">@ VFPROUNDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00340">X86ISelLowering.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">llvm::X86ISD::MOVLHPS</a></div><div class="ttdeci">@ MOVLHPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00457">X86ISelLowering.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabce03abccd69ac47244d25f564ff70cc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabce03abccd69ac47244d25f564ff70cc">llvm::X86ISD::CMPMM</a></div><div class="ttdeci">@ CMPMM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00390">X86ISelLowering.h:390</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3bcf75579cf117a1b83a27dbe4d775d6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3bcf75579cf117a1b83a27dbe4d775d6">llvm::X86TargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06159">X86ISelLowering.cpp:6159</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aed6a89a13d6da0fb09c283664b86ccd0"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aed6a89a13d6da0fb09c283664b86ccd0">llvm::X86TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05699">X86ISelLowering.cpp:5699</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">llvm::X86ISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdoc">These operations represent an abstract X86 call instruction, which includes a bunch of information.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00075">X86ISelLowering.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aae8b0683e3e2b366aaac8bca13553f42"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aae8b0683e3e2b366aaac8bca13553f42">llvm::X86TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">Return true if the target stores SafeStack pointer at a fixed offset in some non-standard address spa...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03098">X86ISelLowering.cpp:3098</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">llvm::X86ISD::MSCATTER</a></div><div class="ttdeci">@ MSCATTER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00882">X86ISelLowering.h:882</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a687e754bf03f8d135bc899b49db74472"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">llvm::X86TargetLowering::ExpandInlineAsm</a></div><div class="ttdeci">bool ExpandInlineAsm(CallInst *CI) const override</div><div class="ttdoc">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57199">X86ISelLowering.cpp:57199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">llvm::X86ISD::CVTS2SI</a></div><div class="ttdeci">@ CVTS2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00615">X86ISelLowering.h:615</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa29c8cde3a962314115f5b9408dcc6fc5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa29c8cde3a962314115f5b9408dcc6fc5">llvm::X86ISD::AAND</a></div><div class="ttdeci">@ AAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00816">X86ISelLowering.h:816</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1b67b537250936a616694b1bab0816dc"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1b67b537250936a616694b1bab0816dc">llvm::X86TargetLowering::LowerAsmOutputForConstraint</a></div><div class="ttdeci">SDValue LowerAsmOutputForConstraint(SDValue &amp;Chain, SDValue &amp;Flag, const SDLoc &amp;DL, const AsmOperandInfo &amp;Constraint, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Handle Lowering flag assembly outputs.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57535">X86ISelLowering.cpp:57535</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628">llvm::X86ISD::SUB</a></div><div class="ttdeci">@ SUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00396">X86ISelLowering.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">llvm::X86ISD::COMPRESS</a></div><div class="ttdeci">@ COMPRESS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00595">X86ISelLowering.h:595</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94">llvm::X86ISD::RCP14S</a></div><div class="ttdeci">@ RCP14S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00285">X86ISelLowering.h:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">llvm::X86ISD::SEG_ALLOCA</a></div><div class="ttdeci">@ SEG_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00663">X86ISelLowering.h:663</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">llvm::X86ISD::PMULDQ</a></div><div class="ttdeci">@ PMULDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00530">X86ISelLowering.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aa93fbbc66d52a51d178af8ac4398ec05"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa93fbbc66d52a51d178af8ac4398ec05">llvm::TargetLoweringBase::isOperationLegalOrCustom</a></div><div class="ttdeci">bool isOperationLegalOrCustom(unsigned Op, EVT VT, bool LegalOnly=false) const</div><div class="ttdoc">Return true if the specified operation is legal on this target or can be made legal with custom lower...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01187">TargetLowering.h:1187</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a4568c6fee399b92f6971aa10266a89b0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a4568c6fee399b92f6971aa10266a89b0">llvm::TargetLowering::isTargetCanonicalConstantNode</a></div><div class="ttdeci">virtual bool isTargetCanonicalConstantNode(SDValue Op) const</div><div class="ttdoc">Returns true if the given Opc is considered a canonical constant for the target, which should not be ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03929">TargetLowering.h:3929</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">llvm::X86ISD::CMPM</a></div><div class="ttdeci">@ CMPM</div><div class="ttdoc">Vector comparison generating mask bits for fp and integer signed and unsigned data types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00388">X86ISelLowering.h:388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510">llvm::X86ISD::VSRA</a></div><div class="ttdeci">@ VSRA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00354">X86ISelLowering.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">llvm::X86ISD::EH_SJLJ_SETUP_DISPATCH</a></div><div class="ttdeci">@ EH_SJLJ_SETUP_DISPATCH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00308">X86ISelLowering.h:308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">llvm::X86ISD::PINSRW</a></div><div class="ttdeci">@ PINSRW</div><div class="ttdoc">Insert the lower 16-bits of a 32-bit value to a vector, corresponds to X86::PINSRW.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00189">X86ISelLowering.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemIntrinsicSDNode_html"><div class="ttname"><a href="classllvm_1_1MemIntrinsicSDNode.html">llvm::MemIntrinsicSDNode</a></div><div class="ttdoc">This SDNode is used for target intrinsics that touch memory and need an associated MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01502">SelectionDAGNodes.h:1502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_a1c7534e329bd2e3760c37d8123909e63"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#a1c7534e329bd2e3760c37d8123909e63">llvm::ms_demangle::CallingConv</a></div><div class="ttdeci">CallingConv</div><div class="ttdef"><b>Definition:</b> <a href="MicrosoftDemangleNodes_8h_source.html#l00058">MicrosoftDemangleNodes.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa34f5dcfb89d057728020ae6a1751c3ee"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34f5dcfb89d057728020ae6a1751c3ee">llvm::X86ISD::STRICT_CMPM</a></div><div class="ttdeci">@ STRICT_CMPM</div><div class="ttdoc">Vector comparison generating mask bits for fp and integer signed and unsigned data types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00755">X86ISelLowering.h:755</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5fd231b7f6dc1db67a2bb2f48bf5f342"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5fd231b7f6dc1db67a2bb2f48bf5f342">llvm::X86TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l37347">X86ISelLowering.cpp:37347</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa25a7920eb37572630745203c9c50731"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa25a7920eb37572630745203c9c50731">llvm::X86TargetLowering::useStackGuardXorFP</a></div><div class="ttdeci">bool useStackGuardXorFP() const override</div><div class="ttdoc">If this function returns true, stack protection checks should XOR the frame pointer (or whichever poi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02481">X86ISelLowering.cpp:2481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa078890f5f92b98d46137ca3258e7b1cd"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa078890f5f92b98d46137ca3258e7b1cd">llvm::X86ISD::VPDPBUUD</a></div><div class="ttdeci">@ VPDPBUUD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00589">X86ISelLowering.h:589</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">llvm::X86ISD::PSHUFB</a></div><div class="ttdeci">@ PSHUFB</div><div class="ttdoc">Shuffle 16 8-bit values within a vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00192">X86ISelLowering.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">llvm::X86ISD::VMTRUNCSTOREUS</a></div><div class="ttdeci">@ VMTRUNCSTOREUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00877">X86ISelLowering.h:877</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">llvm::X86ISD::VPSHUFBITQMB</a></div><div class="ttdeci">@ VPSHUFBITQMB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00599">X86ISelLowering.h:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">llvm::X86ISD::FNMSUB</a></div><div class="ttdeci">@ FNMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00554">X86ISelLowering.h:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">llvm::X86ISD::MOVSLDUP</a></div><div class="ttdeci">@ MOVSLDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00456">X86ISelLowering.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00228">MachineMemOperand.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">llvm::X86ISD::CMOV</a></div><div class="ttdeci">@ CMOV</div><div class="ttdoc">X86 conditional moves.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00117">X86ISelLowering.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4217293101179a3839b8afb1fafb2e0d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">llvm::X86TargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">bool isTypeDesirableForOp(unsigned Opc, EVT VT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is 'desirable' to us...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57003">X86ISelLowering.cpp:57003</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3968afa27f1e806f9448f94527d61d53"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3968afa27f1e806f9448f94527d61d53">llvm::X86TargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28923">X86ISelLowering.cpp:28923</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9a90980a18e57ac4c628653200184046"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a90980a18e57ac4c628653200184046">llvm::X86ISD::LBTR_RM</a></div><div class="ttdeci">@ LBTR_RM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00809">X86ISelLowering.h:809</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">llvm::X86ISD::VTRUNCS</a></div><div class="ttdeci">@ VTRUNCS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00321">X86ISelLowering.h:321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">llvm::X86ISD::RDRAND</a></div><div class="ttdeci">@ RDRAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00673">X86ISelLowering.h:673</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">llvm::X86ISD::BT</a></div><div class="ttdeci">@ BT</div><div class="ttdoc">X86 bit-test instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00091">X86ISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">llvm::X86ISD::GF2P8AFFINEINVQB</a></div><div class="ttdeci">@ GF2P8AFFINEINVQB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00722">X86ISelLowering.h:722</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">llvm::X86ISD::FMADDSUB_RND</a></div><div class="ttdeci">@ FMADDSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00563">X86ISelLowering.h:563</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">llvm::X86ISD::MOVSHDUP</a></div><div class="ttdeci">@ MOVSHDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00455">X86ISelLowering.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7">llvm::X86ISD::FADDS_RND</a></div><div class="ttdeci">@ FADDS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00218">X86ISelLowering.h:218</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">llvm::X86ISD::RDSEED</a></div><div class="ttdeci">@ RDSEED</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00677">X86ISelLowering.h:677</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00058">MachineValueType.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa78f74c46439b34ecc3b826e4bb5f1fc2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa78f74c46439b34ecc3b826e4bb5f1fc2">llvm::X86ISD::VBROADCAST_LOAD</a></div><div class="ttdeci">@ VBROADCAST_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00825">X86ISelLowering.h:825</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517">llvm::X86ISD::VSRLI</a></div><div class="ttdeci">@ VSRLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00363">X86ISelLowering.h:363</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a37a095f9415bab8babe92997bd9bc863"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863">llvm::X86TargetLowering::hasVectorBlend</a></div><div class="ttdeci">bool hasVectorBlend() const override</div><div class="ttdoc">Return true if the target has a vector blend instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01528">X86ISelLowering.h:1528</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c">llvm::X86ISD::ENQCMDS</a></div><div class="ttdeci">@ ENQCMDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00735">X86ISelLowering.h:735</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ae914ecbf92d09be7f8da203ec3dd5bbc"><div class="ttname"><a href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">llvm::X86::isConstantSplat</a></div><div class="ttdeci">bool isConstantSplat(SDValue Op, APInt &amp;SplatVal, bool AllowPartialUndefs)</div><div class="ttdoc">If Op is a constant whose elements are all the same constant or undefined, return true and return the...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l07636">X86ISelLowering.cpp:7636</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3d437e0047c2e5a049151f46d9dd2d09"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">llvm::X86TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l33280">X86ISelLowering.cpp:33280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab12f350653f681354125c5f9a97c6bab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab12f350653f681354125c5f9a97c6bab">llvm::X86ISD::STRICT_VFPROUND</a></div><div class="ttdeci">@ STRICT_VFPROUND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00765">X86ISelLowering.h:765</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">llvm::X86ISD::FHSUB</a></div><div class="ttdeci">@ FHSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00258">X86ISelLowering.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a">llvm::X86ISD::WRPKRU</a></div><div class="ttdeci">@ WRPKRU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00684">X86ISelLowering.h:684</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">llvm::X86ISD::VZEXT_LOAD</a></div><div class="ttdeci">@ VZEXT_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00819">X86ISelLowering.h:819</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">llvm::X86ISD::NT_CALL</a></div><div class="ttdeci">@ NT_CALL</div><div class="ttdoc">Same as call except it adds the NoTrack prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00078">X86ISelLowering.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a6fafb0a04f81d44e034566f1a758ea39"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6fafb0a04f81d44e034566f1a758ea39">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode</a></div><div class="ttdeci">bool SimplifyDemandedBitsForTargetNode(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</div><div class="ttdoc">Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l42846">X86ISelLowering.cpp:42846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">llvm::X86ISD::VSHLD</a></div><div class="ttdeci">@ VSHLD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00448">X86ISelLowering.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8ded0b1f034f8a92574b4135b8625e0a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">llvm::X86TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02477">X86ISelLowering.cpp:2477</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">llvm::X86ISD::FILD</a></div><div class="ttdeci">@ FILD</div><div class="ttdoc">This instruction implements SINT_TO_FP with the integer source in memory and FP reg result.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00848">X86ISelLowering.h:848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d">llvm::X86ISD::SCALEF_RND</a></div><div class="ttdeci">@ SCALEF_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00248">X86ISelLowering.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">llvm::X86ISD::MFENCE</a></div><div class="ttdeci">@ MFENCE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00670">X86ISelLowering.h:670</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">llvm::X86ISD::CVTNEPS2BF16</a></div><div class="ttdeci">@ CVTNEPS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00648">X86ISelLowering.h:648</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa7fcaa7855f4688864e1315a38ab3694"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa7fcaa7855f4688864e1315a38ab3694">llvm::X86TargetLowering::markLibCallAttributes</a></div><div class="ttdeci">void markLibCallAttributes(MachineFunction *MF, unsigned CC, ArgListTy &amp;Args) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02898">X86ISelLowering.cpp:2898</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9e323bb37fd1285ab0ce08a4158cba2a"><div class="ttname"><a href="namespacellvm.html#a9e323bb37fd1285ab0ce08a4158cba2a">llvm::createSplat2ShuffleMask</a></div><div class="ttdeci">void createSplat2ShuffleMask(MVT VT, SmallVectorImpl&lt; int &gt; &amp;Mask, bool Lo)</div><div class="ttdoc">Similar to unpacklo/unpackhi, but without the 128-bit lane limitation imposed by AVX and specific to ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l07164">X86ISelLowering.cpp:7164</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_acb13111bbf0c82193529692fd4017679"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">llvm::X86TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type Ty1 implicit zero-extends the valu...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35096">X86ISelLowering.cpp:35096</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">llvm::X86ISD::VPERM2X128</a></div><div class="ttdeci">@ VPERM2X128</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00467">X86ISelLowering.h:467</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_af975bf04c49cc895cfe38e7dc126a2f1"><div class="ttname"><a href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const</div><div class="ttdoc">Return true if this is an integer or a vector integer type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00144">ValueTypes.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_afb9746b385314bc07403f471b1931a61"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#afb9746b385314bc07403f471b1931a61">llvm::X86TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">bool needsFixedCatchObjects() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28931">X86ISelLowering.cpp:28931</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a823dad2c8e8ab7299c2cde2b8422b6da"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a823dad2c8e8ab7299c2cde2b8422b6da">llvm::X86MaskedGatherScatterSDNode::getMask</a></div><div class="ttdeci">const SDValue &amp; getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01828">X86ISelLowering.h:1828</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa507577f8af9912aa2336e0f05196d536"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa507577f8af9912aa2336e0f05196d536">llvm::X86ISD::VFCMADDC</a></div><div class="ttdeci">@ VFCMADDC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00569">X86ISelLowering.h:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8ab3eaadf7f52ab7ca677e6c545e6508"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8ab3eaadf7f52ab7ca677e6c545e6508">llvm::X86TargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">bool isLoadBitCastBeneficial(EVT LoadVT, EVT BitcastVT, const SelectionDAG &amp;DAG, const MachineMemOperand &amp;MMO) const override</div><div class="ttdoc">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On arch...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06016">X86ISelLowering.cpp:6016</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">llvm::X86ISD::VPDPBUSDS</a></div><div class="ttdeci">@ VPDPBUSDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00546">X86ISelLowering.h:546</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877">llvm::X86ISD::FSUBS_RND</a></div><div class="ttdeci">@ FSUBS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00221">X86ISelLowering.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">llvm::X86ISD::VSHLDV</a></div><div class="ttdeci">@ VSHLDV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00450">X86ISelLowering.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3">llvm::X86ISD::SCALAR_UINT_TO_FP</a></div><div class="ttdeci">@ SCALAR_UINT_TO_FP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00605">X86ISelLowering.h:605</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab5a3a214752cd4c83a68f99de65ad908"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab5a3a214752cd4c83a68f99de65ad908">llvm::X86TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35206">X86ISelLowering.cpp:35206</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a2aa47f16031986718a30310f73c8c90c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">llvm::X86TargetLowering::LowerXConstraint</a></div><div class="ttdeci">const char * LowerXConstraint(EVT ConstraintVT) const override</div><div class="ttdoc">Try to replace an X constraint, which matches anything, with another that has more specific requireme...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57523">X86ISelLowering.cpp:57523</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721">llvm::X86ISD::FGETEXPS_SAE</a></div><div class="ttdeci">@ FGETEXPS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00240">X86ISelLowering.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa99dc9b1f7c6dac11c969df3a293e3a2f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa99dc9b1f7c6dac11c969df3a293e3a2f">llvm::X86ISD::AESDEC256KL</a></div><div class="ttdeci">@ AESDEC256KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00888">X86ISelLowering.h:888</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51">llvm::X86ISD::RSQRT28S</a></div><div class="ttdeci">@ RSQRT28S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00701">X86ISelLowering.h:701</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html">llvm::X86TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00967">X86ISelLowering.h:967</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">llvm::X86ISD::PEXTRB</a></div><div class="ttdeci">@ PEXTRB</div><div class="ttdoc">Extract an 8-bit value from a vector and zero extend it to i32, corresponds to X86::PEXTRB.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00173">X86ISelLowering.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af88464d58b1b70362b8ab991b0db2dbb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af88464d58b1b70362b8ab991b0db2dbb">llvm::X86TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06056">X86ISelLowering.cpp:6056</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">llvm::X86ISD::VAARG_64</a></div><div class="ttdeci">@ VAARG_64</div><div class="ttdoc">These instructions grab the address of the next argument from a va_list.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00870">X86ISelLowering.h:870</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7a2c1154fe3e12011cb42fa9bfdc4387"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7a2c1154fe3e12011cb42fa9bfdc4387">llvm::X86TargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01158">X86ISelLowering.h:1158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">llvm::X86ISD::VEXTRACT_STORE</a></div><div class="ttdeci">@ VEXTRACT_STORE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00822">X86ISelLowering.h:822</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">llvm::X86ISD::IRET</a></div><div class="ttdeci">@ IRET</div><div class="ttdoc">Return from interrupt. Operand 0 is the number of bytes to pop.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00134">X86ISelLowering.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9c91bde4107b00ee5520f121253437ef"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">llvm::X86TargetLowering::allowTruncateForTailCall</a></div><div class="ttdeci">bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35061">X86ISelLowering.cpp:35061</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8">llvm::X86ISD::CVTTP2UI</a></div><div class="ttdeci">@ CVTTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00622">X86ISelLowering.h:622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">llvm::X86ISD::FMAXS</a></div><div class="ttdeci">@ FMAXS</div><div class="ttdoc">Scalar intrinsic floating point max and min.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00272">X86ISelLowering.h:272</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaccc3a8ee74010b9d94abd5970985d377"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccc3a8ee74010b9d94abd5970985d377">llvm::X86ISD::LBTR</a></div><div class="ttdeci">@ LBTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00806">X86ISelLowering.h:806</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a10629e54ed902429f3c4c53e0073a198"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a10629e54ed902429f3c4c53e0073a198">llvm::X86TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05999">X86ISelLowering.cpp:5999</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711">llvm::X86ISD::CVTS2UI_RND</a></div><div class="ttdeci">@ CVTS2UI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00618">X86ISelLowering.h:618</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">llvm::X86ISD::LCMPXCHG16_DAG</a></div><div class="ttdeci">@ LCMPXCHG16_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00794">X86ISelLowering.h:794</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aaf07f4afc0dc648abf4f548e2db2b7c8"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aaf07f4afc0dc648abf4f548e2db2b7c8">llvm::X86TargetLowering::areJTsAllowed</a></div><div class="ttdeci">bool areJTsAllowed(const Function *Fn) const override</div><div class="ttdoc">Returns true if lowering to a jump table is allowed.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35281">X86ISelLowering.cpp:35281</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716">llvm::X86ISD::CVTTS2UI_SAE</a></div><div class="ttdeci">@ CVTTS2UI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00629">X86ISelLowering.h:629</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">llvm::X86ISD::MOVHLPS</a></div><div class="ttdeci">@ MOVHLPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00458">X86ISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">llvm::X86ISD::SCALAR_SINT_TO_FP</a></div><div class="ttdeci">@ SCALAR_SINT_TO_FP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00604">X86ISelLowering.h:604</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad0914ba5d0ef25eca489b81cbf981517"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad0914ba5d0ef25eca489b81cbf981517">llvm::X86TargetLowering::isTargetCanonicalConstantNode</a></div><div class="ttdeci">bool isTargetCanonicalConstantNode(SDValue Op) const override</div><div class="ttdoc">Returns true if the given Opc is considered a canonical constant for the target, which should not be ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01229">X86ISelLowering.h:1229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51">llvm::X86ISD::VFIXUPIMM_SAE</a></div><div class="ttdeci">@ VFIXUPIMM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00481">X86ISelLowering.h:481</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3b02c5554d564491242c6e5d2388cc69"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">llvm::X86TargetLowering::isVectorShiftByScalarCheap</a></div><div class="ttdeci">bool isVectorShiftByScalarCheap(Type *Ty) const override</div><div class="ttdoc">This is used to enable splatted operand transforms for vector shifts and vector funnel shifts.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l34993">X86ISelLowering.cpp:34993</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">llvm::X86ISD::VPERMILPI</a></div><div class="ttdeci">@ VPERMILPI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00465">X86ISelLowering.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaab2b92203536550d0cd9b1bfdda5b8de"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2b92203536550d0cd9b1bfdda5b8de">llvm::X86ISD::LBTS</a></div><div class="ttdeci">@ LBTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00804">X86ISelLowering.h:804</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">llvm::X86ISD::CVTNE2PS2BF16</a></div><div class="ttdeci">@ CVTNE2PS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00646">X86ISelLowering.h:646</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9fdafe65d9378c70d936af1019040b0f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9fdafe65d9378c70d936af1019040b0f">llvm::X86TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; Mask, EVT VT) const override</div><div class="ttdoc">Targets can use this to indicate that they only support some VECTOR_SHUFFLE operations,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35252">X86ISelLowering.cpp:35252</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a0b5f9da7c8b5d244b67be30f07debf6c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">llvm::X86TargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02938">X86ISelLowering.cpp:2938</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">llvm::X86ISD::GlobalBaseReg</a></div><div class="ttdeci">@ GlobalBaseReg</div><div class="ttdoc">On Darwin, this node represents the result of the popl at function entry, used for PIC code.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00144">X86ISelLowering.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">llvm::X86ISD::VFPCLASS</a></div><div class="ttdeci">@ VFPCLASS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00502">X86ISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">llvm::X86ISD::EXTRQI</a></div><div class="ttdeci">@ EXTRQI</div><div class="ttdoc">SSE4A Extraction and Insertion.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00513">X86ISelLowering.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_ac5b4f6dfb990cc8bde594ff7b4d5661a"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#ac5b4f6dfb990cc8bde594ff7b4d5661a">llvm::X86MaskedGatherScatterSDNode::getScale</a></div><div class="ttdeci">const SDValue &amp; getScale() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01829">X86ISelLowering.h:1829</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">llvm::X86ISD::DPBF16PS</a></div><div class="ttdeci">@ DPBF16PS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00655">X86ISelLowering.h:655</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a">llvm::X86ISD::VREDUCES</a></div><div class="ttdeci">@ VREDUCES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00492">X86ISelLowering.h:492</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">llvm::X86ISD::FGETEXP</a></div><div class="ttdeci">@ FGETEXP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00237">X86ISelLowering.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa644ab8ad04ed5b3f23c3fad56501c716"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644ab8ad04ed5b3f23c3fad56501c716">llvm::X86ISD::AESENC256KL</a></div><div class="ttdeci">@ AESENC256KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00887">X86ISelLowering.h:887</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b">llvm::X86ISD::INSERTQI</a></div><div class="ttdeci">@ INSERTQI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00514">X86ISelLowering.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8df"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">llvm::CodeModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">llvm::MVT::f80</a></div><div class="ttdeci">@ f80</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00059">MachineValueType.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">llvm::X86ISD::MCVTNEPS2BF16</a></div><div class="ttdeci">@ MCVTNEPS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00651">X86ISelLowering.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a872a0fac669dc0c1a344ba4640a85ddc"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a872a0fac669dc0c1a344ba4640a85ddc">llvm::X86MaskedGatherScatterSDNode::~X86MaskedGatherScatterSDNode</a></div><div class="ttdeci">~X86MaskedGatherScatterSDNode()=delete</div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af77fd362607d101a7080481254ee2fe3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">llvm::X86TargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Replace the results of node with an illegal result type with new values built out of custom code.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l33431">X86ISelLowering.cpp:33431</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1a1dd27d36e829a2de3225991dac9c3e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1a1dd27d36e829a2de3225991dac9c3e">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode</a></div><div class="ttdeci">bool SimplifyDemandedVectorEltsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, APInt &amp;KnownUndef, APInt &amp;KnownZero, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</div><div class="ttdoc">Attempt to simplify any target nodes based on the demanded vector elements, returning true on success...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l42131">X86ISelLowering.cpp:42131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838">llvm::X86ISD::ADD</a></div><div class="ttdeci">@ ADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00395">X86ISelLowering.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">llvm::X86ISD::VRNDSCALE</a></div><div class="ttdeci">@ VRNDSCALE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00497">X86ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">llvm::X86ISD::PHMINPOS</a></div><div class="ttdeci">@ PHMINPOS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00382">X86ISelLowering.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0a574b896c88d746f57a4918bc9ca5437e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a574b896c88d746f57a4918bc9ca5437e">llvm::X86::rmMask</a></div><div class="ttdeci">@ rmMask</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00919">X86ISelLowering.h:919</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021">llvm::X86ISD::CVTS2UI</a></div><div class="ttdeci">@ CVTS2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00616">X86ISelLowering.h:616</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adaff89efc72db02240bc69c44c8f0691"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adaff89efc72db02240bc69c44c8f0691">llvm::X86TargetLowering::shouldFoldMaskToVariableShiftPair</a></div><div class="ttdeci">bool shouldFoldMaskToVariableShiftPair(SDValue Y) const override</div><div class="ttdoc">There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine c...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06144">X86ISelLowering.cpp:6144</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82">llvm::X86ISD::FMINC</a></div><div class="ttdeci">@ FMINC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00269">X86ISelLowering.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa67f80b3c93f172aa617efbec9d9a8fdc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa67f80b3c93f172aa617efbec9d9a8fdc">llvm::X86ISD::VPDPBSSD</a></div><div class="ttdeci">@ VPDPBSSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00591">X86ISelLowering.h:591</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53">llvm::X86ISD::CVTUI2P</a></div><div class="ttdeci">@ CVTUI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00633">X86ISelLowering.h:633</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">llvm::X86ISD::FMIN_SAE</a></div><div class="ttdeci">@ FMIN_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00230">X86ISelLowering.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8e8d15fa57104d892b14366c39fafa77"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8e8d15fa57104d892b14366c39fafa77">llvm::X86TargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue Y) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y &gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06061">X86ISelLowering.cpp:6061</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa0b3bd02ac22b665f1abc59f4966d465"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa0b3bd02ac22b665f1abc59f4966d465">llvm::X86ISD::VFCMULC</a></div><div class="ttdeci">@ VFCMULC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">llvm::X86ISD::VPSHA</a></div><div class="ttdeci">@ VPSHA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00517">X86ISelLowering.h:517</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">llvm::X86ISD::MGATHER</a></div><div class="ttdeci">@ MGATHER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00881">X86ISelLowering.h:881</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">llvm::X86ISD::KADD</a></div><div class="ttdeci">@ KADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00433">X86ISelLowering.h:433</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafba77fe59c23c7445e2529d8462d3adc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafba77fe59c23c7445e2529d8462d3adc">llvm::X86ISD::LBTS_RM</a></div><div class="ttdeci">@ LBTS_RM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00807">X86ISelLowering.h:807</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aaef16aaed0ce790c381e75d7c9253f1e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aaef16aaed0ce790c381e75d7c9253f1e">llvm::X86TargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(LLVMContext &amp;Context, EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05920">X86ISelLowering.cpp:5920</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">llvm::X86ISD::VBROADCASTM</a></div><div class="ttdeci">@ VBROADCASTM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00510">X86ISelLowering.h:510</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1">llvm::X86ISD::CVTP2SI_RND</a></div><div class="ttdeci">@ CVTP2SI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00612">X86ISelLowering.h:612</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa126e28f14818b0b293da6aef89e11cbe"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa126e28f14818b0b293da6aef89e11cbe">llvm::X86ISD::MOVQ2DQ</a></div><div class="ttdeci">@ MOVQ2DQ</div><div class="ttdoc">Copies a 64-bit value from an MMX vector to the low word of an XMM vector, with the high word zero fi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00157">X86ISelLowering.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_html_a79354a2324d1cc1c1fd42e5d8a771479"><div class="ttname"><a href="namespacellvm.html#a79354a2324d1cc1c1fd42e5d8a771479">llvm::createUnpackShuffleMask</a></div><div class="ttdeci">void createUnpackShuffleMask(EVT VT, SmallVectorImpl&lt; int &gt; &amp;Mask, bool Lo, bool Unary)</div><div class="ttdoc">Generate unpacklo/unpackhi shuffle mask.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l07144">X86ISelLowering.cpp:7144</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac812947e59d1a47c994bc61bb372c743"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac812947e59d1a47c994bc61bb372c743">llvm::X86TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Customize the preferred legalization strategy for certain types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02495">X86ISelLowering.cpp:2495</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5cf46104ca48a9577dc4a61cf080003a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5cf46104ca48a9577dc4a61cf080003a">llvm::X86TargetLowering::hasInlineStackProbe</a></div><div class="ttdeci">bool hasInlineStackProbe(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns true if stack probing through inline assembly is requested.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58236">X86ISelLowering.cpp:58236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546">llvm::X86ISD::FSQRTS_RND</a></div><div class="ttdeci">@ FSQRTS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00234">X86ISelLowering.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a424abc19654b712885d63747e7f5b4db"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">llvm::X86TargetLowering::getPICJumpTableRelocBaseExpr</a></div><div class="ttdeci">const MCExpr * getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI, MCContext &amp;Ctx) const override</div><div class="ttdoc">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02951">X86ISelLowering.cpp:2951</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafc7ffcf1a4cad7c33343cede072fb0e5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafc7ffcf1a4cad7c33343cede072fb0e5">llvm::X86ISD::FSHL</a></div><div class="ttdeci">@ FSHL</div><div class="ttdoc">X86 funnel/double shift i16 instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00039">X86ISelLowering.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5">llvm::X86ISD::VRNDSCALE_SAE</a></div><div class="ttdeci">@ VRNDSCALE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00498">X86ISelLowering.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa84f6160970111fabf12254b001730002"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa84f6160970111fabf12254b001730002">llvm::X86ISD::VFMADDCSH_RND</a></div><div class="ttdeci">@ VFMADDCSH_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00578">X86ISelLowering.h:578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01317">ISDOpcodes.h:1317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdoc">Used for access functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00072">CallingConv.h:72</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a43e102a1c33f2dffc750026a05828f52"><div class="ttname"><a href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">llvm::X86::isZeroNode</a></div><div class="ttdeci">bool isZeroNode(SDValue Elt)</div><div class="ttdoc">Returns true if Elt is a constant zero or floating point constant +0.0.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06422">X86ISelLowering.cpp:6422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">llvm::X86ISD::VTRUNCSTOREUS</a></div><div class="ttdeci">@ VTRUNCSTOREUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00874">X86ISelLowering.h:874</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">llvm::X86ISD::FOR</a></div><div class="ttdeci">@ FOR</div><div class="ttdoc">Bitwise logical OR of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00048">X86ISelLowering.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a34faa94759387be0a4881a7e227f6caf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a34faa94759387be0a4881a7e227f6caf">llvm::X86TargetLowering::isSplatValueForTargetNode</a></div><div class="ttdeci">bool isSplatValueForTargetNode(SDValue Op, const APInt &amp;DemandedElts, APInt &amp;UndefElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Return true if vector Op has the same value across all DemandedElts, indicating any elements which ma...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l43458">X86ISelLowering.cpp:43458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f">llvm::X86ISD::VFPEXTS</a></div><div class="ttdeci">@ VFPEXTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00334">X86ISelLowering.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa74732dc3358e5cf49d56f725cc9b1946"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa74732dc3358e5cf49d56f725cc9b1946">llvm::X86ISD::STRICT_FMSUB</a></div><div class="ttdeci">@ STRICT_FMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00778">X86ISelLowering.h:778</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1a78b1cfe835bfe405897b9b75cf17fb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1a78b1cfe835bfe405897b9b75cf17fb">llvm::X86TargetLowering::isMemoryAccessFast</a></div><div class="ttdeci">bool isMemoryAccessFast(EVT VT, Align Alignment) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02775">X86ISelLowering.cpp:2775</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0588e11908989553cfd28a2077cb3df3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0588e11908989553cfd28a2077cb3df3">llvm::X86ISD::VFCMADDC_RND</a></div><div class="ttdeci">@ VFCMADDC_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00570">X86ISelLowering.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b">llvm::X86ISD::FSETCCM_SAE</a></div><div class="ttdeci">@ FSETCCM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00112">X86ISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9a042006693dd82dc4171f8bc47b0652"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9a042006693dd82dc4171f8bc47b0652">llvm::X86ISD::VFMULCSH_RND</a></div><div class="ttdeci">@ VFMULCSH_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00583">X86ISelLowering.h:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">llvm::X86ISD::VPERMV3</a></div><div class="ttdeci">@ VPERMV3</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00475">X86ISelLowering.h:475</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aec5602ebffe4f185bb771a7ea328ad31"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aec5602ebffe4f185bb771a7ea328ad31">llvm::X86TargetLowering::isVectorLoadExtDesirable</a></div><div class="ttdeci">bool isVectorLoadExtDesirable(SDValue) const override</div><div class="ttdoc">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35193">X86ISelLowering.cpp:35193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a">llvm::X86ISD::VFPROUND_RND</a></div><div class="ttdeci">@ VFPROUND_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00339">X86ISelLowering.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00921">SelectionDAGNodes.h:921</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6">llvm::X86ISD::RSQRT28_SAE</a></div><div class="ttdeci">@ RSQRT28_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00700">X86ISelLowering.h:700</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">llvm::X86ISD::MOVSS</a></div><div class="ttdeci">@ MOVSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00460">X86ISelLowering.h:460</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d">llvm::X86ISD::CVTTP2UI_SAE</a></div><div class="ttdeci">@ CVTTP2UI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00624">X86ISelLowering.h:624</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae9e81fca4b22706c50ad62e3241b6286"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae9e81fca4b22706c50ad62e3241b6286">llvm::X86TargetLowering::X86TargetLowering</a></div><div class="ttdeci">X86TargetLowering(const X86TargetMachine &amp;TM, const X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l00128">X86ISelLowering.cpp:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5e4a0e6bc60434430bf6a9da9071e894"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5e4a0e6bc60434430bf6a9da9071e894">llvm::X86ISD::PEXT</a></div><div class="ttdeci">@ PEXT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00414">X86ISelLowering.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">llvm::SystemZISD::XC</a></div><div class="ttdeci">@ XC</div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00125">SystemZISelLowering.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">llvm::X86ISD::ENQCMD</a></div><div class="ttdeci">@ ENQCMD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00734">X86ISelLowering.h:734</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad952c5828f21002a545e9de9f64cc4aa"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad952c5828f21002a545e9de9f64cc4aa">llvm::X86TargetLowering::isDesirableToCombineLogicOpOfSETCC</a></div><div class="ttdeci">TargetLowering::AndOrSETCCFoldKind isDesirableToCombineLogicOpOfSETCC(const SDNode *LogicOp, const SDNode *SETCC0, const SDNode *SETCC1) const override</div><div class="ttdoc">Return prefered fold type, Abs if this is a vector, AddAnd if its an integer, None otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57066">X86ISelLowering.cpp:57066</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">llvm::X86ISD::VFPCLASSS</a></div><div class="ttdeci">@ VFPCLASSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00504">X86ISelLowering.h:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">llvm::X86ISD::VREDUCE</a></div><div class="ttdeci">@ VREDUCE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00490">X86ISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">llvm::X86ISD::VPDPWSSD</a></div><div class="ttdeci">@ VPDPWSSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00547">X86ISelLowering.h:547</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">llvm::X86ISD::INSERTPS</a></div><div class="ttdeci">@ INSERTPS</div><div class="ttdoc">Insert any element of a 4 x float vector into any element of a destination 4 x floatvector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00181">X86ISelLowering.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_ad717707a2df4226d0388460e87c8cd84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">llvm::TargetLoweringBase::NegatibleCost</a></div><div class="ttdeci">NegatibleCost</div><div class="ttdoc">Enum that specifies when a float negation is beneficial.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00279">TargetLowering.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">llvm::X86ISD::BSF</a></div><div class="ttdeci">@ BSF</div><div class="ttdoc">Bit scan forward.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00031">X86ISelLowering.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af23e95d85be78026c607fa689dda4cd1"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af23e95d85be78026c607fa689dda4cd1">llvm::X86TargetLowering::getTypeToTransformTo</a></div><div class="ttdeci">EVT getTypeToTransformTo(LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">For types supported by the target, this is an identity function.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01553">X86ISelLowering.h:1553</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901">llvm::X86ISD::VSRAV</a></div><div class="ttdeci">@ VSRAV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00359">X86ISelLowering.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">llvm::X86ISD::UNPCKL</a></div><div class="ttdeci">@ UNPCKL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00462">X86ISelLowering.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478">llvm::X86ISD::COMI</a></div><div class="ttdeci">@ COMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00087">X86ISelLowering.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a010c17359b18d005263da7a193fe2872"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a010c17359b18d005263da7a193fe2872">llvm::X86TargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">Align getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58284">X86ISelLowering.cpp:58284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560">llvm::X86ISD::UMUL</a></div><div class="ttdeci">@ UMUL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00400">X86ISelLowering.h:400</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html_a9f0fe1a6c995400a98ab6512ad10645c"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html#a9f0fe1a6c995400a98ab6512ad10645c">llvm::X86MaskedScatterSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01848">X86ISelLowering.h:1848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">llvm::X86ISD::FMSUB</a></div><div class="ttdeci">@ FMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00553">X86ISelLowering.h:553</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">llvm::X86ISD::FRCP</a></div><div class="ttdeci">@ FRCP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00279">X86ISelLowering.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a6ad23b58059ffd91df6a2dddf30c5d71"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">llvm::X86TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if we believe it is correct and profitable to reduce the load node to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05856">X86ISelLowering.cpp:5856</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3c76068964f59903e2d9128c4360b8de"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">llvm::X86TargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57562">X86ISelLowering.cpp:57562</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae">llvm::X86ISD::VSRAI</a></div><div class="ttdeci">@ VSRAI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00364">X86ISelLowering.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00046">MachineValueType.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">llvm::X86ISD::BZHI</a></div><div class="ttdeci">@ BZHI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00410">X86ISelLowering.h:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481">llvm::X86ISD::VRANGES</a></div><div class="ttdeci">@ VRANGES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00487">X86ISelLowering.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e">llvm::X86ISD::CVTTS2SI_SAE</a></div><div class="ttdeci">@ CVTTS2SI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00628">X86ISelLowering.h:628</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html">llvm::X86MaskedScatterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01846">X86ISelLowering.h:1846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0">llvm::X86::RoundingMode</a></div><div class="ttdeci">RoundingMode</div><div class="ttdoc">Current rounding mode is represented in bits 11:10 of FPSR.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00914">X86ISelLowering.h:914</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">llvm::X86ISD::REP_STOS</a></div><div class="ttdeci">@ REP_STOS</div><div class="ttdoc">Repeat fill, corresponds to X86::REP_STOSx.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00137">X86ISelLowering.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa05fff877311a353768a3795e99a28bfe"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05fff877311a353768a3795e99a28bfe">llvm::X86ISD::VAARG_X32</a></div><div class="ttdeci">@ VAARG_X32</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00871">X86ISelLowering.h:871</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a752372e170e4e7c595bf8810bb52adf2"><div class="ttname"><a href="structllvm_1_1EVT.html#a752372e170e4e7c595bf8810bb52adf2">llvm::EVT::getIntegerVT</a></div><div class="ttdeci">static EVT getIntegerVT(LLVMContext &amp;Context, unsigned BitWidth)</div><div class="ttdoc">Returns the EVT that represents an integer with the given number of bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00064">ValueTypes.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7c19f0fe8ae2a12ed0c5cf142a520522"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7c19f0fe8ae2a12ed0c5cf142a520522">llvm::X86TargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02545">X86ISelLowering.cpp:2545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088">llvm::X86ISD::FRSQRT</a></div><div class="ttdeci">@ FRSQRT</div><div class="ttdoc">Floating point reciprocal-sqrt and reciprocal approximation.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00278">X86ISelLowering.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_acca525d32f859c8c653921b5fff62ed3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acca525d32f859c8c653921b5fff62ed3">llvm::X86TargetLowering::allowsMemoryAccess</a></div><div class="ttdeci">bool allowsMemoryAccess(LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *Fast=nullptr) const override</div><div class="ttdoc">This function returns true if the memory access is aligned or if the target allows this specific unal...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02809">X86ISelLowering.cpp:2809</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">llvm::X86ISD::RCP14</a></div><div class="ttdeci">@ RCP14</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00284">X86ISelLowering.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a92e17e524fe1c82a26b5433b6e9715e3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a92e17e524fe1c82a26b5433b6e9715e3">llvm::X86TargetLowering::getStackProbeSymbolName</a></div><div class="ttdeci">StringRef getStackProbeSymbolName(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns the name of the symbol used to emit stack probes or the empty string if not applicable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58254">X86ISelLowering.cpp:58254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">llvm::X86ISD::MOVDQ2Q</a></div><div class="ttdeci">@ MOVDQ2Q</div><div class="ttdoc">Copies a 64-bit value from the low word of an XMM vector to an MMX vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00161">X86ISelLowering.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf">llvm::X86ISD::VSRLV</a></div><div class="ttdeci">@ VSRLV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00358">X86ISelLowering.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adcc17da43772e9fa8d8aeb458a8f2d98"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adcc17da43772e9fa8d8aeb458a8f2d98">llvm::X86TargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28915">X86ISelLowering.cpp:28915</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html">llvm::X86MaskedGatherSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01837">X86ISelLowering.h:1837</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab07cbd44f29994e55842e61cf8d6d376"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab07cbd44f29994e55842e61cf8d6d376">llvm::X86ISD::VFCMULCSH</a></div><div class="ttdeci">@ VFCMULCSH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00584">X86ISelLowering.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">llvm::X86ISD::AND</a></div><div class="ttdeci">@ AND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00403">X86ISelLowering.h:403</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a45b5bd9592a350b3994804b65f1eeaaf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a45b5bd9592a350b3994804b65f1eeaaf">llvm::X86TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt;...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06099">X86ISelLowering.cpp:6099</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c">llvm::X86ISD::VFPROUNDS_RND</a></div><div class="ttdeci">@ VFPROUNDS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00341">X86ISelLowering.h:341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01434">ISDOpcodes.h:1434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">llvm::X86ISD::DBPSADBW</a></div><div class="ttdeci">@ DBPSADBW</div><div class="ttdoc">Compute Double Block Packed Sum-Absolute-Differences.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00197">X86ISelLowering.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00028">X86TargetMachine.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8394d225b325663032c0b724ce2e43bf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8394d225b325663032c0b724ce2e43bf">llvm::X86TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05848">X86ISelLowering.cpp:5848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">llvm::X86ISD::EH_SJLJ_SETJMP</a></div><div class="ttdeci">@ EH_SJLJ_SETJMP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1134e24a9f51b06d69b66aaede5eb422"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422">llvm::X86TargetLowering::isMultiStoresCheaperThanBitsMerge</a></div><div class="ttdeci">bool isMultiStoresCheaperThanBitsMerge(EVT LTy, EVT HTy) const override</div><div class="ttdoc">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values int...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01098">X86ISelLowering.h:1098</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">llvm::X86ISD::MOVDDUP</a></div><div class="ttdeci">@ MOVDDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00454">X86ISelLowering.h:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa73a98d37d002eedda0f99b15e04462a3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73a98d37d002eedda0f99b15e04462a3">llvm::X86ISD::STRICT_CVTSI2P</a></div><div class="ttdeci">@ STRICT_CVTSI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00773">X86ISelLowering.h:773</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae344bf38282de26bb4d5783114a65eaf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">llvm::X86TargetLowering::IsDesirableToPromoteOp</a></div><div class="ttdeci">bool IsDesirableToPromoteOp(SDValue Op, EVT &amp;PVT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is 'desirable' to us...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57079">X86ISelLowering.cpp:57079</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">llvm::X86ISD::VFIXUPIMM</a></div><div class="ttdeci">@ VFIXUPIMM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00480">X86ISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">llvm::X86ISD::NT_BRIND</a></div><div class="ttdeci">@ NT_BRIND</div><div class="ttdoc">BRIND node with NoTrack prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00127">X86ISelLowering.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa207b1c29bc248c99b8520e1b81498c68"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa207b1c29bc248c99b8520e1b81498c68">llvm::X86ISD::VFCMADDCSH_RND</a></div><div class="ttdeci">@ VFCMADDCSH_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00580">X86ISelLowering.h:580</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d">llvm::X86ISD::FMINS_SAE</a></div><div class="ttdeci">@ FMINS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00231">X86ISelLowering.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad86aa3ff6cdfd3b7be47bdc260a7394e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad86aa3ff6cdfd3b7be47bdc260a7394e">llvm::X86ISD::TESTUI</a></div><div class="ttdeci">@ TESTUI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00741">X86ISelLowering.h:741</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">llvm::X86ISD::XTEST</a></div><div class="ttdeci">@ XTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00696">X86ISelLowering.h:696</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee">llvm::X86ISD::VRNDSCALES_SAE</a></div><div class="ttdeci">@ VRNDSCALES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00500">X86ISelLowering.h:500</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae6da32121a396476129bc7577db0aad2"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae6da32121a396476129bc7577db0aad2">llvm::X86TargetLowering::unwrapAddress</a></div><div class="ttdeci">SDValue unwrapAddress(SDValue N) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l38365">X86ISelLowering.cpp:38365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">llvm::X86ISD::EH_RETURN</a></div><div class="ttdeci">@ EH_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00299">X86ISelLowering.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a60cb51706fb77e669933216aaf2c1e1f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a60cb51706fb77e669933216aaf2c1e1f">llvm::X86::mayFoldIntoZeroExtend</a></div><div class="ttdeci">bool mayFoldIntoZeroExtend(SDValue Op)</div><div class="ttdoc">Check if Op is an operation that could be folded into a zero extend x86 instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05422">X86ISelLowering.cpp:5422</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4c9434966be55f571aeedb8a356b5b1c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">llvm::X86TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT VT) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00978">X86ISelLowering.h:978</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">llvm::X86ISD::TLSCALL</a></div><div class="ttdeci">@ TLSCALL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00296">X86ISelLowering.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad1a79970217e7be886648d06d5fded3c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad1a79970217e7be886648d06d5fded3c">llvm::X86TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l34941">X86ISelLowering.cpp:34941</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af3e16079a117749c3a3ab03753982e0e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">llvm::X86TargetLowering::LowerCustomJumpTableEntry</a></div><div class="ttdeci">const MCExpr * LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02927">X86ISelLowering.cpp:2927</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0ae009d26d961ae327339ab4684c69563d"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0ae009d26d961ae327339ab4684c69563d">llvm::X86::rmUpward</a></div><div class="ttdeci">@ rmUpward</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00917">X86ISelLowering.h:917</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa82b827caf756179657650adf332b677b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82b827caf756179657650adf332b677b">llvm::X86ISD::AESENCWIDE256KL</a></div><div class="ttdeci">@ AESENCWIDE256KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00891">X86ISelLowering.h:891</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">llvm::X86ISD::FMULS</a></div><div class="ttdeci">@ FMULS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00223">X86ISelLowering.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">llvm::X86ISD::UNPCKH</a></div><div class="ttdeci">@ UNPCKH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00463">X86ISelLowering.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485">llvm::X86ISD::VGETMANTS</a></div><div class="ttdeci">@ VGETMANTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00244">X86ISelLowering.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4">llvm::X86ISD::MCVTP2UI</a></div><div class="ttdeci">@ MCVTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00638">X86ISelLowering.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae309ef23b118357ddb2ebde54fd2d5bc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae309ef23b118357ddb2ebde54fd2d5bc">llvm::X86ISD::AESENCWIDE128KL</a></div><div class="ttdeci">@ AESENCWIDE128KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00889">X86ISelLowering.h:889</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a98bec313edd88412de74ae369ce47005"><div class="ttname"><a href="namespacellvm_1_1X86.html#a98bec313edd88412de74ae369ce47005">llvm::X86::isCalleePop</a></div><div class="ttdeci">bool isCalleePop(CallingConv::ID CallingConv, bool is64Bit, bool IsVarArg, bool GuaranteeTCO)</div><div class="ttdoc">Determines whether the callee is required to pop its own arguments.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05540">X86ISelLowering.cpp:5540</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">llvm::X86ISD::SCALEF</a></div><div class="ttdeci">@ SCALEF</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00247">X86ISelLowering.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">llvm::X86ISD::MUL_IMM</a></div><div class="ttdeci">@ MUL_IMM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00417">X86ISelLowering.h:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00154">ValueTypes.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_afee5e52fd75b2906a16655fa264ee3d5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5">llvm::X86TargetLowering::isExtractVecEltCheap</a></div><div class="ttdeci">bool isExtractVecEltCheap(EVT VT, unsigned Index) const override</div><div class="ttdoc">Extract of a scalar FP value from index 0 of a vector is free.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01429">X86ISelLowering.h:1429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">llvm::X86ISD::PSADBW</a></div><div class="ttdeci">@ PSADBW</div><div class="ttdoc">Compute Sum of Absolute Differences.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00195">X86ISelLowering.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d">llvm::X86ISD::KSHIFTR</a></div><div class="ttdeci">@ KSHIFTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00368">X86ISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae9b4c6ab2c63cb94042b8fc8b6e85992"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9b4c6ab2c63cb94042b8fc8b6e85992">llvm::X86ISD::CVTPS2PH_SAE</a></div><div class="ttdeci">@ CVTPS2PH_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00712">X86ISelLowering.h:712</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0a6d605619a48c41db01c31057483896d9"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a6d605619a48c41db01c31057483896d9">llvm::X86::rmToNearest</a></div><div class="ttdeci">@ rmToNearest</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00915">X86ISelLowering.h:915</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">llvm::X86ISD::FP_TO_INT_IN_MEM</a></div><div class="ttdeci">@ FP_TO_INT_IN_MEM</div><div class="ttdoc">This instruction implements FP_TO_SINT with the integer destination in memory and a FP reg source.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00841">X86ISelLowering.h:841</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html_ad73daeec770128341744f249be5a7a39"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39">llvm::X86MaskedGatherSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01841">X86ISelLowering.h:1841</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">llvm::X86ISD::FADDS</a></div><div class="ttdeci">@ FADDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00217">X86ISelLowering.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a76385ca67c48554c408107c686ed0c68"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a76385ca67c48554c408107c686ed0c68">llvm::X86TargetLowering::allowsMemoryAccess</a></div><div class="ttdeci">bool allowsMemoryAccess(LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, const MachineMemOperand &amp;MMO, unsigned *Fast) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01030">X86ISelLowering.h:1030</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4cb54e7d62530f9e973ff35f6301de6a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4cb54e7d62530f9e973ff35f6301de6a">llvm::X86TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03006">X86ISelLowering.cpp:3006</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8d273a921f347c6711b85b0da9bbae43"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d273a921f347c6711b85b0da9bbae43">llvm::X86ISD::STRICT_FNMADD</a></div><div class="ttdeci">@ STRICT_FNMADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00777">X86ISelLowering.h:777</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad4b65d0fe3e7a2dd0eed89a2c22d23bd"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad4b65d0fe3e7a2dd0eed89a2c22d23bd">llvm::X86TargetLowering::emitStackGuardXorFP</a></div><div class="ttdeci">SDValue emitStackGuardXorFP(SelectionDAG &amp;DAG, SDValue Val, const SDLoc &amp;DL) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02486">X86ISelLowering.cpp:2486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">llvm::X86ISD::REP_MOVS</a></div><div class="ttdeci">@ REP_MOVS</div><div class="ttdoc">Repeat move, corresponds to X86::REP_MOVSx.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00140">X86ISelLowering.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e">llvm::X86ISD::VPMADD52L</a></div><div class="ttdeci">@ VPMADD52L</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00541">X86ISelLowering.h:541</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">llvm::X86ISD::FLD</a></div><div class="ttdeci">@ FLD</div><div class="ttdoc">This instruction implements an extending load to FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00860">X86ISelLowering.h:860</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">llvm::X86ISD::BLENDI</a></div><div class="ttdeci">@ BLENDI</div><div class="ttdoc">Blend where the selector is an immediate.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00203">X86ISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">llvm::X86ISD::VPTERNLOG</a></div><div class="ttdeci">@ VPTERNLOG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00478">X86ISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">llvm::X86ISD::VGETMANT</a></div><div class="ttdeci">@ VGETMANT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00242">X86ISelLowering.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5f29e5c0f677a84a777ab70e00bcb637"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5f29e5c0f677a84a777ab70e00bcb637">llvm::X86ISD::VFMULC</a></div><div class="ttdeci">@ VFMULC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00572">X86ISelLowering.h:572</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html_a410058ea47942db1eda07af0c7e5c4b8"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html#a410058ea47942db1eda07af0c7e5c4b8">llvm::X86MaskedGatherSDNode::getPassThru</a></div><div class="ttdeci">const SDValue &amp; getPassThru() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01839">X86ISelLowering.h:1839</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb">llvm::X86ISD::VREDUCE_SAE</a></div><div class="ttdeci">@ VREDUCE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00491">X86ISelLowering.h:491</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a956dea3cd0d545cdafcbc765a28f6c87"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a956dea3cd0d545cdafcbc765a28f6c87">llvm::X86TargetLowering::expandIndirectJTBranch</a></div><div class="ttdeci">SDValue expandIndirectJTBranch(const SDLoc &amp;dl, SDValue Value, SDValue Addr, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Expands target specific indirect branch for the case of JumpTable expanasion.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l57049">X86ISelLowering.cpp:57049</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">llvm::X86ISD::FMSUBADD</a></div><div class="ttdeci">@ FMSUBADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00556">X86ISelLowering.h:556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979">llvm::X86ISD::XOR</a></div><div class="ttdeci">@ XOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00402">X86ISelLowering.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb">llvm::X86ISD::RSQRT14</a></div><div class="ttdeci">@ RSQRT14</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00282">X86ISelLowering.h:282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1d5477039b32f39431063a37317cd88e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1d5477039b32f39431063a37317cd88e">llvm::X86ISD::AXOR</a></div><div class="ttdeci">@ AXOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00815">X86ISelLowering.h:815</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">llvm::X86ISD::LCMPXCHG8_DAG</a></div><div class="ttdeci">@ LCMPXCHG8_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00793">X86ISelLowering.h:793</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac370a59c2440ede047ceeea4ac9e9f77"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">llvm::X86::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="X86FastISel_8cpp_source.html#l04011">X86FastISel.cpp:4011</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558">llvm::X86ISD::VPCOMU</a></div><div class="ttdeci">@ VPCOMU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00521">X86ISelLowering.h:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a79b927c27465f57caae75ac35b49409f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a79b927c27465f57caae75ac35b49409f">llvm::X86TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03088">X86ISelLowering.cpp:3088</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a193b8c17079133af40829a1fef4adf6c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c">llvm::X86TargetLowering::shouldTransformSignedTruncationCheck</a></div><div class="ttdeci">bool shouldTransformSignedTruncationCheck(EVT XVT, unsigned KeptBits) const override</div><div class="ttdoc">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be trun...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01135">X86ISelLowering.h:1135</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0a62bb5b98e004748fa06dbf0ce64662d8"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a62bb5b98e004748fa06dbf0ce64662d8">llvm::X86::rmTowardZero</a></div><div class="ttdeci">@ rmTowardZero</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00918">X86ISelLowering.h:918</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">llvm::X86ISD::VPDPWSSDS</a></div><div class="ttdeci">@ VPDPWSSDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00548">X86ISelLowering.h:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6ef50922ad9f8f5c658d0b2206f612f9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ef50922ad9f8f5c658d0b2206f612f9">llvm::X86ISD::FCMP</a></div><div class="ttdeci">@ FCMP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00086">X86ISelLowering.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">llvm::X86ISD::CVTSI2P</a></div><div class="ttdeci">@ CVTSI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00632">X86ISelLowering.h:632</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">llvm::X86ISD::Wrapper</a></div><div class="ttdeci">@ Wrapper</div><div class="ttdoc">A wrapper node for TargetConstantPool, TargetJumpTable, TargetExternalSymbol, TargetGlobalAddress,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00149">X86ISelLowering.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a96f63b33c030e66a5f18f9b000ecd627"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a96f63b33c030e66a5f18f9b000ecd627">llvm::X86TargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">uint64_t getByValTypeAlignment(Type *Ty, const DataLayout &amp;DL) const override</div><div class="ttdoc">Return the desired alignment for ByVal aggregate function arguments in the caller parameter area.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02697">X86ISelLowering.cpp:2697</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00926">TargetLowering.h:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac9c3c65b113996cabc72bd6223410369"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac9c3c65b113996cabc72bd6223410369">llvm::X86TargetLowering::hasStackProbeSymbol</a></div><div class="ttdeci">bool hasStackProbeSymbol(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns true if stack probing through a function call is requested.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58231">X86ISelLowering.cpp:58231</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_ae4ac6bc14db22dbd7b94a3b1bd276796"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">llvm::TargetLoweringBase::ArgListTy</a></div><div class="ttdeci">std::vector&lt; ArgListEntry &gt; ArgListTy</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00323">TargetLowering.h:323</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">llvm::X86ISD::VPERMILPV</a></div><div class="ttdeci">@ VPERMILPV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00464">X86ISelLowering.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab75bfa0d750449f745ed10dba2f81e31"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab75bfa0d750449f745ed10dba2f81e31">llvm::X86TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05952">X86ISelLowering.cpp:5952</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a53dee73973a09e035447943bb5bde29e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a53dee73973a09e035447943bb5bde29e">llvm::X86TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">It returns EVT::Other if the type should be determined using generic target-independent logic.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02717">X86ISelLowering.cpp:2717</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_adb1f07edeb53e575381a1fe758bccb5f"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f07edeb53e575381a1fe758bccb5f">llvm::X86MaskedGatherScatterSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01826">X86ISelLowering.h:1826</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">llvm::ISD::INSERT_SUBVECTOR</a></div><div class="ttdeci">@ INSERT_SUBVECTOR</div><div class="ttdoc">INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00558">ISDOpcodes.h:558</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">llvm::X86ISD::KTEST</a></div><div class="ttdeci">@ KTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00430">X86ISelLowering.h:430</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">llvm::X86ISD::FHADD</a></div><div class="ttdeci">@ FHADD</div><div class="ttdoc">Floating point horizontal add/sub.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00257">X86ISelLowering.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">llvm::X86ISD::MOVSD</a></div><div class="ttdeci">@ MOVSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00459">X86ISelLowering.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814">llvm::X86ISD::VSRL</a></div><div class="ttdeci">@ VSRL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00353">X86ISelLowering.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">llvm::X86ISD::VSHLI</a></div><div class="ttdeci">@ VSHLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00362">X86ISelLowering.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">llvm::X86ISD::MMX_MOVW2D</a></div><div class="ttdeci">@ MMX_MOVW2D</div><div class="ttdoc">Copies a GPR into the low 32-bit word of a MMX vector and zero out the high word.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00169">X86ISelLowering.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0">llvm::X86ISD::VTRUNCUS</a></div><div class="ttdeci">@ VTRUNCUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00320">X86ISelLowering.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903">llvm::X86ISD::FSQRTS</a></div><div class="ttdeci">@ FSQRTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00233">X86ISelLowering.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d">llvm::X86ISD::CVTP2UI</a></div><div class="ttdeci">@ CVTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00611">X86ISelLowering.h:611</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">llvm::X86ISD::VPERMV</a></div><div class="ttdeci">@ VPERMV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00471">X86ISelLowering.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa341f5831cc328c89d5082a91b9c6b1e5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa341f5831cc328c89d5082a91b9c6b1e5">llvm::X86ISD::MOVSH</a></div><div class="ttdeci">@ MOVSH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00461">X86ISelLowering.h:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac8605b738411a9018ae4e3ba5de54026"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac8605b738411a9018ae4e3ba5de54026">llvm::X86TargetLowering::shouldConvertPhiType</a></div><div class="ttdeci">bool shouldConvertPhiType(Type *From, Type *To) const override</div><div class="ttdoc">Given a set in interconnected phis of type 'From' that are loaded/stored or bitcast to type 'To',...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35187">X86ISelLowering.cpp:35187</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">llvm::X86ISD::VBROADCAST</a></div><div class="ttdeci">@ VBROADCAST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00508">X86ISelLowering.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa92ed95813cdeed918027c599d9f3a7fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa92ed95813cdeed918027c599d9f3a7fc">llvm::X86ISD::FSHR</a></div><div class="ttdeci">@ FSHR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00040">X86ISelLowering.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdeci">@ EXTRACT_SUBVECTOR</div><div class="ttdoc">EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00572">ISDOpcodes.h:572</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a402c372a2886c19770de2cc65b41a7e0"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a402c372a2886c19770de2cc65b41a7e0">llvm::X86TargetLowering::getNegatedExpression</a></div><div class="ttdeci">SDValue getNegatedExpression(SDValue Op, SelectionDAG &amp;DAG, bool LegalOperations, bool ForCodeSize, NegatibleCost &amp;Cost, unsigned Depth) const override</div><div class="ttdoc">Return the newly negated expression if the cost is not expensive and set the cost in Cost to indicate...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l52525">X86ISelLowering.cpp:52525</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a7daf9f3812c996181c43010a320e7977"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977">llvm::X86MaskedGatherScatterSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01831">X86ISelLowering.h:1831</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadd8bbe7b440f3040ac125b08a688a668"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd8bbe7b440f3040ac125b08a688a668">llvm::X86ISD::VFMADDC_RND</a></div><div class="ttdeci">@ VFMADDC_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00568">X86ISelLowering.h:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9ff3f69c4a6be265c139a682cca6522b"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9ff3f69c4a6be265c139a682cca6522b">llvm::X86TargetLowering::preferScalarizeSplat</a></div><div class="ttdeci">bool preferScalarizeSplat(unsigned Opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06121">X86ISelLowering.cpp:6121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17">llvm::X86ISD::VROTRI</a></div><div class="ttdeci">@ VROTRI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00372">X86ISelLowering.h:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad6940a3eec597c799eeee15cb0f7e808"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808">llvm::X86TargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT MemVT) const override</div><div class="ttdoc">Do not merge vector stores after legalization because that may conflict with x86-specific store split...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01085">X86ISelLowering.h:1085</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa85c75e8eb097f02caeb5b9119eebfef"><div class="ttname"><a href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const</div><div class="ttdoc">If this is a vector type, return the element type, otherwise return this.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00295">ValueTypes.h:295</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">llvm::X86ISD::VPMADD52H</a></div><div class="ttdeci">@ VPMADD52H</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00542">X86ISelLowering.h:542</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">llvm::X86ISD::KORTEST</a></div><div class="ttdeci">@ KORTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00429">X86ISelLowering.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3">llvm::X86ISD::SCALAR_UINT_TO_FP_RND</a></div><div class="ttdeci">@ SCALAR_UINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">llvm::X86ISD::SETCC</a></div><div class="ttdeci">@ SETCC</div><div class="ttdoc">X86 SetCC.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00095">X86ISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403">llvm::X86ISD::RSQRT28S_SAE</a></div><div class="ttdeci">@ RSQRT28S_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00702">X86ISelLowering.h:702</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9374d451b8bdb7a3b81b36d232025dfd"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9374d451b8bdb7a3b81b36d232025dfd">llvm::X86ISD::AESDECWIDE256KL</a></div><div class="ttdeci">@ AESDECWIDE256KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00892">X86ISelLowering.h:892</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04630">TargetLowering.h:4630</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af23897e28e2e84966892e512317b6acc"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af23897e28e2e84966892e512317b6acc">llvm::X86TargetLowering::getTargetConstantFromLoad</a></div><div class="ttdeci">const Constant * getTargetConstantFromLoad(LoadSDNode *LD) const override</div><div class="ttdoc">This method returns the constant pool value that will be loaded by LD.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l07321">X86ISelLowering.cpp:7321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">llvm::X86ISD::VZEXT_MOVL</a></div><div class="ttdeci">@ VZEXT_MOVL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00315">X86ISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c">llvm::X86ISD::FSUBS</a></div><div class="ttdeci">@ FSUBS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00220">X86ISelLowering.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582">llvm::X86ISD::VMTRUNCS</a></div><div class="ttdeci">@ VMTRUNCS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00329">X86ISelLowering.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">llvm::X86ISD::FAND</a></div><div class="ttdeci">@ FAND</div><div class="ttdoc">Bitwise logical AND of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00044">X86ISelLowering.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">llvm::X86ISD::PCMPEQ</a></div><div class="ttdeci">@ PCMPEQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00378">X86ISelLowering.h:378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">llvm::X86ISD::FMIN</a></div><div class="ttdeci">@ FMIN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00265">X86ISelLowering.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26">llvm::X86ISD::FMULS_RND</a></div><div class="ttdeci">@ FMULS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00224">X86ISelLowering.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a52fdaa4464a4080f3b2883856462f6a7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a52fdaa4464a4080f3b2883856462f6a7">llvm::X86TargetLowering::hasFastEqualityCompare</a></div><div class="ttdeci">MVT hasFastEqualityCompare(unsigned NumBits) const override</div><div class="ttdoc">Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06174">X86ISelLowering.cpp:6174</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00206">TargetLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00234">TargetLibraryInfo.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">llvm::X86ISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdoc">Return with a flag operand.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00131">X86ISelLowering.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9e6a01310ea9f8d99513efc450a5d6d9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9e6a01310ea9f8d99513efc450a5d6d9">llvm::X86ISD::VPDPBSUD</a></div><div class="ttdeci">@ VPDPBSUD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00587">X86ISelLowering.h:587</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176">llvm::X86ISD::VGETMANT_SAE</a></div><div class="ttdeci">@ VGETMANT_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00243">X86ISelLowering.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5cd2ddff46dc5822bcc7666e336da52b"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5cd2ddff46dc5822bcc7666e336da52b">llvm::X86TargetLowering::shouldFoldSelectWithIdentityConstant</a></div><div class="ttdeci">bool shouldFoldSelectWithIdentityConstant(unsigned BinOpcode, EVT VT) const override</div><div class="ttdoc">Return true if pulling a binary operation into a select with an identity constant is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35234">X86ISelLowering.cpp:35234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">llvm::X86ISD::HADD</a></div><div class="ttdeci">@ HADD</div><div class="ttdoc">Integer horizontal add/sub.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00253">X86ISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390">llvm::X86ISD::LSUB</a></div><div class="ttdeci">@ LSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00800">X86ISelLowering.h:800</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">llvm::X86ISD::FDIV_RND</a></div><div class="ttdeci">@ FDIV_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00225">X86ISelLowering.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7fdb4a73925c17adcb4eaeafda02978d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7fdb4a73925c17adcb4eaeafda02978d">llvm::X86TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, Align Alignment, MachineMemOperand::Flags Flags, unsigned *Fast) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02790">X86ISelLowering.cpp:2790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa09b3f463b81f42e923f8df942244822f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09b3f463b81f42e923f8df942244822f">llvm::X86ISD::CMPMM_SAE</a></div><div class="ttdeci">@ CMPMM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00392">X86ISelLowering.h:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae174548699928fd09f1b90077dfc2a48"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae174548699928fd09f1b90077dfc2a48">llvm::X86TargetLowering::isBinOp</a></div><div class="ttdeci">bool isBinOp(unsigned Opcode) const override</div><div class="ttdoc">Add x86-specific opcodes to the default list.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35016">X86ISelLowering.cpp:35016</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a670aa0012e26bf3d40dfa5068743ac48"><div class="ttname"><a href="namespacellvm_1_1X86.html#a670aa0012e26bf3d40dfa5068743ac48">llvm::X86::mayFoldIntoStore</a></div><div class="ttdeci">bool mayFoldIntoStore(SDValue Op)</div><div class="ttdoc">Check if Op is a value that could be used to fold a store into some other x86 instruction as a memory...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05418">X86ISelLowering.cpp:5418</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af67a690870634cfabaefd978dc3dd2e8"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af67a690870634cfabaefd978dc3dd2e8">llvm::X86TargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdoc">If true, then instruction selection should seek to shrink the FP constant of the specified type to a ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06004">X86ISelLowering.cpp:6004</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651">llvm::X86ISD::VFPEXT_SAE</a></div><div class="ttdeci">@ VFPEXT_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00333">X86ISelLowering.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">llvm::X86ISD::VMFPROUND</a></div><div class="ttdeci">@ VMFPROUND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00345">X86ISelLowering.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa64a6fc099c65248a3deba44a57f1d99f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa64a6fc099c65248a3deba44a57f1d99f">llvm::X86ISD::STRICT_CVTTP2SI</a></div><div class="ttdeci">@ STRICT_CVTTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00758">X86ISelLowering.h:758</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">llvm::X86ISD::VPDPBUSD</a></div><div class="ttdeci">@ VPDPBUSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00545">X86ISelLowering.h:545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">llvm::X86ISD::FSQRT_RND</a></div><div class="ttdeci">@ FSQRT_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00232">X86ISelLowering.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">llvm::X86ISD::FNMADD_RND</a></div><div class="ttdeci">@ FNMADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00560">X86ISelLowering.h:560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">llvm::X86ISD::MOVMSK</a></div><div class="ttdeci">@ MOVMSK</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00420">X86ISelLowering.h:420</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">llvm::X86ISD::VP2INTERSECT</a></div><div class="ttdeci">@ VP2INTERSECT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00738">X86ISelLowering.h:738</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">llvm::X86ISD::TESTP</a></div><div class="ttdeci">@ TESTP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00426">X86ISelLowering.h:426</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">llvm::X86ISD::RDPKRU</a></div><div class="ttdeci">@ RDPKRU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00683">X86ISelLowering.h:683</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a97eec348be19ac2d04575b281d2456b7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a97eec348be19ac2d04575b281d2456b7">llvm::X86TargetLowering::hasBitTest</a></div><div class="ttdeci">bool hasBitTest(SDValue X, SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be us...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06094">X86ISelLowering.cpp:6094</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab0ee342efbe8b2fe6cf2b0bcfdf2619a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">llvm::X86TargetLowering::isCommutativeBinOp</a></div><div class="ttdeci">bool isCommutativeBinOp(unsigned Opcode) const override</div><div class="ttdoc">Returns true if the opcode is a commutative binary operation.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35036">X86ISelLowering.cpp:35036</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">llvm::X86ISD::CVTP2SI</a></div><div class="ttdeci">@ CVTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00610">X86ISelLowering.h:610</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l02017">Instructions.h:2017</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a168f3532cb1605bbc91fcc079892e357"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a168f3532cb1605bbc91fcc079892e357">llvm::X86TargetLowering::BuildFILD</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; BuildFILD(EVT DstVT, EVT SrcVT, const SDLoc &amp;DL, SDValue Chain, SDValue Pointer, MachinePointerInfo PtrInfo, Align Alignment, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l21540">X86ISelLowering.cpp:21540</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a51cb60d8c2758ff018c35468453c7eeb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a51cb60d8c2758ff018c35468453c7eeb">llvm::X86TargetLowering::shouldSplatInsEltVarIndex</a></div><div class="ttdeci">bool shouldSplatInsEltVarIndex(EVT VT) const override</div><div class="ttdoc">Return true if inserting a scalar into a variable element of an undef vector is more efficiently hand...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06168">X86ISelLowering.cpp:6168</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3e4a60b1f1249061764cf8d334c8e162"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3e4a60b1f1249061764cf8d334c8e162">llvm::X86TargetLowering::isLegalStoreImmediate</a></div><div class="ttdeci">bool isLegalStoreImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal for the value input of a store instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35084">X86ISelLowering.cpp:35084</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">llvm::X86ISD::SHUFP</a></div><div class="ttdeci">@ SHUFP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00446">X86ISelLowering.h:446</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">llvm::X86ISD::SCALAR_SINT_TO_FP_RND</a></div><div class="ttdeci">@ SCALAR_SINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00606">X86ISelLowering.h:606</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">llvm::X86ISD::MULTISHIFT</a></div><div class="ttdeci">@ MULTISHIFT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00384">X86ISelLowering.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a35f30c99560e45f1031fe1855c73b02c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a35f30c99560e45f1031fe1855c73b02c">llvm::X86TargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05911">X86ISelLowering.cpp:5911</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660">llvm::X86ISD::VPSHL</a></div><div class="ttdeci">@ VPSHL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00518">X86ISelLowering.h:518</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">llvm::X86ISD::ADDSUB</a></div><div class="ttdeci">@ ADDSUB</div><div class="ttdoc">Combined add and sub on an FP vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00213">X86ISelLowering.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af30042e4c09138928b477e3834f0a13e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af30042e4c09138928b477e3834f0a13e">llvm::X86TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03051">X86ISelLowering.cpp:3051</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">llvm::X86ISD::VALIGN</a></div><div class="ttdeci">@ VALIGN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00442">X86ISelLowering.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">llvm::X86ISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00028">X86ISelLowering.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a69fbe6a7969fadd37ebea537ba3041e3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a69fbe6a7969fadd37ebea537ba3041e3">llvm::X86TargetLowering::hasAndNot</a></div><div class="ttdeci">bool hasAndNot(SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify se...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06077">X86ISelLowering.cpp:6077</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">llvm::X86ISD::SINT_TO_FP_RND</a></div><div class="ttdeci">@ SINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00602">X86ISelLowering.h:602</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4458afa9d4b40fe7c439f81cd5481366"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">llvm::X86TargetLowering::isSafeMemOpType</a></div><div class="ttdeci">bool isSafeMemOpType(MVT VT) const override</div><div class="ttdoc">Returns true if it's safe to use load / store of the specified type to expand memcpy / memset inline.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02763">X86ISelLowering.cpp:2763</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a528ccfe220ae477b22431f3328d0b90e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a528ccfe220ae477b22431f3328d0b90e">llvm::X86TargetLowering::isInlineAsmTargetBranch</a></div><div class="ttdeci">bool isInlineAsmTargetBranch(const SmallVectorImpl&lt; StringRef &gt; &amp;AsmStrs, unsigned OpNo) const override</div><div class="ttdoc">Return true if the operand with index OpNo corresponding to a target branch, for example,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l33269">X86ISelLowering.cpp:33269</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5b29ba68187b5f5d44c6fc584b658d06"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">llvm::X86TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35075">X86ISelLowering.cpp:35075</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">llvm::X86ISD::CONFLICT</a></div><div class="ttdeci">@ CONFLICT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00261">X86ISelLowering.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01323">ISDOpcodes.h:1323</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9cf8bcd4a1f6c1d6b710ac38098a8cf1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9cf8bcd4a1f6c1d6b710ac38098a8cf1">llvm::X86ISD::VFMULC_RND</a></div><div class="ttdeci">@ VFMULC_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00573">X86ISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9000b99495c93d338d9a273e1b295629"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9000b99495c93d338d9a273e1b295629">llvm::X86ISD::PROBED_ALLOCA</a></div><div class="ttdeci">@ PROBED_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00667">X86ISelLowering.h:667</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac5eb385c9c674672b8de9664ee92c1c9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac5eb385c9c674672b8de9664ee92c1c9">llvm::X86ISD::FLDCW16m</a></div><div class="ttdeci">@ FLDCW16m</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00834">X86ISelLowering.h:834</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9f81a81b890192ac2e40f2995080feaa"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9f81a81b890192ac2e40f2995080feaa">llvm::X86TargetLowering::getVectorTypeBreakdownForCallingConv</a></div><div class="ttdeci">unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</div><div class="ttdoc">Certain targets such as MIPS require that some types such as vectors are always broken down into scal...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02611">X86ISelLowering.cpp:2611</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534">llvm::X86ISD::VREDUCES_SAE</a></div><div class="ttdeci">@ VREDUCES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00493">X86ISelLowering.h:493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">llvm::X86ISD::VSHL</a></div><div class="ttdeci">@ VSHL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00352">X86ISelLowering.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04722">TargetLowering.h:4722</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">llvm::X86ISD::BEXTR</a></div><div class="ttdeci">@ BEXTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00406">X86ISelLowering.h:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0063c59cc2e72b7624e64b2c1be3994e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0063c59cc2e72b7624e64b2c1be3994e">llvm::X86ISD::AESDECWIDE128KL</a></div><div class="ttdeci">@ AESDECWIDE128KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00890">X86ISelLowering.h:890</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9158e93d3c4e93b340095aac79715583"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9158e93d3c4e93b340095aac79715583">llvm::X86ISD::AADD</a></div><div class="ttdeci">@ AADD</div><div class="ttdoc">RAO arithmetic instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00813">X86ISelLowering.h:813</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7">llvm::X86ISD::CVTPH2PS_SAE</a></div><div class="ttdeci">@ CVTPH2PS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00714">X86ISelLowering.h:714</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">llvm::X86ISD::PCMPISTR</a></div><div class="ttdeci">@ PCMPISTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00692">X86ISelLowering.h:692</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">llvm::X86ISD::LCMPXCHG16_SAVE_RBX_DAG</a></div><div class="ttdeci">@ LCMPXCHG16_SAVE_RBX_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00795">X86ISelLowering.h:795</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012">llvm::X86ISD::CVTPS2PH</a></div><div class="ttdeci">@ CVTPS2PH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00711">X86ISelLowering.h:711</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">llvm::X86ISD::CMP</a></div><div class="ttdeci">@ CMP</div><div class="ttdoc">X86 compare and logical compare instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00085">X86ISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">llvm::X86ISD::FNSTCW16m</a></div><div class="ttdeci">@ FNSTCW16m</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00831">X86ISelLowering.h:831</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">llvm::X86ISD::VMTRUNCSTORES</a></div><div class="ttdeci">@ VMTRUNCSTORES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00878">X86ISelLowering.h:878</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a0023312f4ffae5c8a127a8da0c812dba"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0023312f4ffae5c8a127a8da0c812dba">llvm::X86TargetLowering::shouldFormOverflowOp</a></div><div class="ttdeci">bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const override</div><div class="ttdoc">Overflow nodes should get combined/lowered to optimal instructions (they should allow eliminating exp...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05985">X86ISelLowering.cpp:5985</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab40e47d665eb61ef848654a1d6526f7d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab40e47d665eb61ef848654a1d6526f7d">llvm::X86TargetLowering::getPreferredSwitchConditionType</a></div><div class="ttdeci">MVT getPreferredSwitchConditionType(LLVMContext &amp;Context, EVT ConditionVT) const override</div><div class="ttdoc">Returns preferred type for switch condition.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35290">X86ISelLowering.cpp:35290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">llvm::X86ISD::FANDN</a></div><div class="ttdeci">@ FANDN</div><div class="ttdoc">Bitwise logical ANDNOT of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00056">X86ISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">llvm::X86ISD::CVTTS2SI</a></div><div class="ttdeci">@ CVTTS2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00626">X86ISelLowering.h:626</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">llvm::X86ISD::FSUB_RND</a></div><div class="ttdeci">@ FSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00219">X86ISelLowering.h:219</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9439e0bd5b70780559323950b62213c8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9439e0bd5b70780559323950b62213c8">llvm::X86ISD::AOR</a></div><div class="ttdeci">@ AOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00814">X86ISelLowering.h:814</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">llvm::X86ISD::CVTTP2SI</a></div><div class="ttdeci">@ CVTTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00621">X86ISelLowering.h:621</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af64132885aa4151887699b689283e850"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af64132885aa4151887699b689283e850">llvm::X86TargetLowering::getStackProbeSize</a></div><div class="ttdeci">unsigned getStackProbeSize(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58277">X86ISelLowering.cpp:58277</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">llvm::X86ISD::ADC</a></div><div class="ttdeci">@ ADC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00397">X86ISelLowering.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00532">TargetLowering.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdeci">@ i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00047">MachineValueType.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">llvm::X86ISD::VROTLI</a></div><div class="ttdeci">@ VROTLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00371">X86ISelLowering.h:371</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad34d40f5d0a64179484587b5012244b0"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad34d40f5d0a64179484587b5012244b0">llvm::X86TargetLowering::softPromoteHalfType</a></div><div class="ttdeci">bool softPromoteHalfType() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01503">X86ISelLowering.h:1503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9">llvm::X86ISD::PCMPGT</a></div><div class="ttdeci">@ PCMPGT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00379">X86ISelLowering.h:379</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">llvm::X86ISD::FMSUB_RND</a></div><div class="ttdeci">@ FMSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00561">X86ISelLowering.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980">llvm::X86ISD::LXOR</a></div><div class="ttdeci">@ LXOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00802">X86ISelLowering.h:802</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae0a481e8df0f6d0d536fa71fa5c5f3d9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">llvm::X86TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05376">X86ISelLowering.cpp:5376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4">llvm::X86ISD::VFIXUPIMMS_SAE</a></div><div class="ttdeci">@ VFIXUPIMMS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00483">X86ISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">llvm::X86ISD::FMAX_SAE</a></div><div class="ttdeci">@ FMAX_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00228">X86ISelLowering.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">llvm::X86ISD::PTEST</a></div><div class="ttdeci">@ PTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00423">X86ISelLowering.h:423</a></div></div>
<div class="ttc" id="aBlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475">llvm::X86ISD::OR</a></div><div class="ttdeci">@ OR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00401">X86ISelLowering.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a1958a762261549463a280bac3274d6d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a></div><div class="ttdeci">constexpr char Args[]</div><div class="ttdoc">Key for Kernel::Metadata::mArgs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00394">AMDGPUMetadata.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">llvm::X86ISD::WrapperRIP</a></div><div class="ttdeci">@ WrapperRIP</div><div class="ttdoc">Special wrapper used under X86-64 PIC mode for RIP relative displacements.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00153">X86ISelLowering.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa24c3eb4e85b19ea59ab331bbf8436eab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c3eb4e85b19ea59ab331bbf8436eab">llvm::X86ISD::VFMADDCSH</a></div><div class="ttdeci">@ VFMADDCSH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00577">X86ISelLowering.h:577</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac7a7243ff0d08f8e17239f3fab12a20f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac7a7243ff0d08f8e17239f3fab12a20f">llvm::X86TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58165">X86ISelLowering.cpp:58165</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">llvm::X86ISD::FIST</a></div><div class="ttdeci">@ FIST</div><div class="ttdoc">This instruction implements a fp-&gt;int store from FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00854">X86ISelLowering.h:854</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa68a04a27d499f804cd5d667ced552e43"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa68a04a27d499f804cd5d667ced552e43">llvm::X86ISD::VFMADDC</a></div><div class="ttdeci">@ VFMADDC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00567">X86ISelLowering.h:567</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4d29a6154e85b01c7a17d09e23e71eca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">llvm::X86TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l58226">X86ISelLowering.cpp:58226</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae93a1ba51c086441ec1b9ea4cdca853a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae93a1ba51c086441ec1b9ea4cdca853a">llvm::X86TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the value type to use for ISD::SETCC.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02639">X86ISelLowering.cpp:2639</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0910938d5634351e328c24b302cf2df0a8e1b23b37b2a7543d850424b17bf71cf"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0910938d5634351e328c24b302cf2df0a8e1b23b37b2a7543d850424b17bf71cf">llvm::X86::rmDownward</a></div><div class="ttdeci">@ rmDownward</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00916">X86ISelLowering.h:916</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843">llvm::X86ISD::EXP2_SAE</a></div><div class="ttdeci">@ EXP2_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00708">X86ISelLowering.h:708</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9">llvm::X86ISD::UCOMI</a></div><div class="ttdeci">@ UCOMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00088">X86ISelLowering.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac55abce289a45c173d09c4715cb8e524"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac55abce289a45c173d09c4715cb8e524">llvm::X86ISD::VFMULCSH</a></div><div class="ttdeci">@ VFMULCSH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00582">X86ISelLowering.h:582</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_afdf2770d4d0e00f3875afd6e7c61aa9d"><div class="ttname"><a href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a></div><div class="ttdeci">Unrolling by would eliminate the &amp;in both leading to a net reduction in code size The resultant code would then also be suitable for exit value computation We miss a bunch of rotate opportunities on various including etc On X86</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00568">README.txt:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a212993bd851420cf4319ce3a0291578b"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a212993bd851420cf4319ce3a0291578b">llvm::X86TargetLowering::supportKCFIBundles</a></div><div class="ttdeci">bool supportKCFIBundles() const override</div><div class="ttdoc">Return true if the target supports kcfi operand bundles.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01520">X86ISelLowering.h:1520</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6">llvm::X86ISD::FGETEXPS</a></div><div class="ttdeci">@ FGETEXPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00239">X86ISelLowering.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a30ea9932827054448251050d576b4874"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a30ea9932827054448251050d576b4874">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode</a></div><div class="ttdeci">SDValue SimplifyMultipleUseDemandedBitsForTargetNode(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">More limited version of SimplifyDemandedBits that can be used to &quot;look through&quot; ops that don't contri...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l43311">X86ISelLowering.cpp:43311</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a0a91c61d0657477fe6583b566dca7fb7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">llvm::X86TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l56818">X86ISelLowering.cpp:56818</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f">llvm::X86ISD::MCVTUI2P</a></div><div class="ttdeci">@ MCVTUI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00642">X86ISelLowering.h:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00057">MachineValueType.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab5881269962ffb5a6c2d4c5be45efbce"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab5881269962ffb5a6c2d4c5be45efbce">llvm::X86TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower interleaved store(s) into target specific instructions/intrinsics.</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00827">X86InterleavedAccess.cpp:827</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa734719767b4f7faea1f7b40554f30be"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa734719767b4f7faea1f7b40554f30be">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine the number of bits in the operation that are sign bits.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l38214">X86ISelLowering.cpp:38214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00219">MachineMemOperand.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">llvm::X86ISD::VPCOM</a></div><div class="ttdeci">@ VPCOM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00520">X86ISelLowering.h:520</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">llvm::X86ISD::PINSRB</a></div><div class="ttdeci">@ PINSRB</div><div class="ttdoc">Insert the lower 8-bits of a 32-bit value to a vector, corresponds to X86::PINSRB.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00185">X86ISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2fd2f346e29cc62fa712e56beba83b38"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2fd2f346e29cc62fa712e56beba83b38">llvm::X86ISD::STRICT_FCMP</a></div><div class="ttdeci">@ STRICT_FCMP</div><div class="ttdoc">X86 strict FP compare instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00747">X86ISelLowering.h:747</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">llvm::X86ISD::TLSBASEADDR</a></div><div class="ttdeci">@ TLSBASEADDR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00292">X86ISelLowering.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6">llvm::X86ISD::VRANGE_SAE</a></div><div class="ttdeci">@ VRANGE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00486">X86ISelLowering.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a3cb888a2ce8e95e0d9769687a5e2f7d8"><div class="ttname"><a href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">llvm::EVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00139">ValueTypes.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa173fe6a5c99e98e0ee8be4f6fc2fd297"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa173fe6a5c99e98e0ee8be4f6fc2fd297">llvm::X86ISD::VPDPBSSDS</a></div><div class="ttdeci">@ VPDPBSSDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00592">X86ISelLowering.h:592</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">llvm::X86ISD::PMULUDQ</a></div><div class="ttdeci">@ PMULUDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00528">X86ISelLowering.h:528</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa33fcd967dbc97acf0f12c49847942536"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa33fcd967dbc97acf0f12c49847942536">llvm::X86ISD::AESENC128KL</a></div><div class="ttdeci">@ AESENC128KL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00885">X86ISelLowering.h:885</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">llvm::X86ISD::MMX_MOVD2W</a></div><div class="ttdeci">@ MMX_MOVD2W</div><div class="ttdoc">Copies a 32-bit value from the low word of a MMX vector to a GPR.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00165">X86ISelLowering.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafa37e128cf1dbc7b4b4825400f999e83"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafa37e128cf1dbc7b4b4825400f999e83">llvm::X86ISD::STRICT_CVTPS2PH</a></div><div class="ttdeci">@ STRICT_CVTPS2PH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00782">X86ISelLowering.h:782</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">llvm::X86ISD::VSHRD</a></div><div class="ttdeci">@ VSHRD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00449">X86ISelLowering.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aabf943e7fc68b0048d5278b5a35da3a9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">llvm::X86TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type Ty1 to type Ty2.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35053">X86ISelLowering.cpp:35053</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab32d538e8058be86b0efc0d970b35735"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab32d538e8058be86b0efc0d970b35735">llvm::X86TargetLowering::isScalarFPTypeInSSEReg</a></div><div class="ttdeci">bool isScalarFPTypeInSSEReg(EVT VT) const</div><div class="ttdoc">Return true if the specified scalar FP type is computed in an SSE register, not on the X87 floating p...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l06011">X86ISelLowering.cpp:6011</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">llvm::X86ISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdoc">Tail call return.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00312">X86ISelLowering.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4b90d4862d20b8215cb5fc10c9a59579"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4b90d4862d20b8215cb5fc10c9a59579">llvm::X86ISD::VFCMADDCSH</a></div><div class="ttdeci">@ VFCMADDCSH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00579">X86ISelLowering.h:579</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html_a60f149c0e80fffba2e513f12a6184150"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150">llvm::X86MaskedScatterSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01850">X86ISelLowering.h:1850</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a166f2f266a1047407535230feeedea47"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">llvm::X86TargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT VT1, EVT VT2) const override</div><div class="ttdoc">Return true if it's profitable to narrow operations of type VT1 to VT2.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l35229">X86ISelLowering.cpp:35229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c">llvm::X86ISD::RCP28S</a></div><div class="ttdeci">@ RCP28S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00705">X86ISelLowering.h:705</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">llvm::X86ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00026">X86ISelLowering.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01246">MachineValueType.h:1246</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af2d807474cb0bf45eccd77f335159b8f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af2d807474cb0bf45eccd77f335159b8f">llvm::X86TargetLowering::canCreateUndefOrPoisonForTargetNode</a></div><div class="ttdeci">bool canCreateUndefOrPoisonForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const override</div><div class="ttdoc">Return true if Op can create undef or poison from non-undef &amp; non-poison operands.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l43444">X86ISelLowering.cpp:43444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa40f22ea742439c6dddbfe08b02d48331"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa40f22ea742439c6dddbfe08b02d48331">llvm::X86ISD::STRICT_CVTTP2UI</a></div><div class="ttdeci">@ STRICT_CVTTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00759">X86ISelLowering.h:759</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">llvm::X86ISD::VMTRUNC</a></div><div class="ttdeci">@ VMTRUNC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00327">X86ISelLowering.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf23db64fbd4fbbd52b562bbb31924c8e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf23db64fbd4fbbd52b562bbb31924c8e">llvm::X86ISD::STRICT_FP80_ADD</a></div><div class="ttdeci">@ STRICT_FP80_ADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00786">X86ISelLowering.h:786</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a90cebf16a00cfcbf593595502bd34be9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a90cebf16a00cfcbf593595502bd34be9">llvm::X86TargetLowering::reduceSelectOfFPConstantLoads</a></div><div class="ttdeci">bool reduceSelectOfFPConstantLoads(EVT CmpOpVT) const override</div><div class="ttdoc">Return true if it is profitable to convert a select of FP constants into a constant pool load whose a...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05902">X86ISelLowering.cpp:5902</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:22:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
