// Seed: 4033045185
module module_0 (
    output uwire id_0,
    input uwire id_1#(
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(-1),
        .id_19(1)
    ),
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    output wand id_6,
    output tri0 id_7,
    input wand id_8,
    output wire id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12,
    input tri id_13
);
  logic id_20;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_5 = 32'd54
) (
    output tri1 id_0,
    input supply1 _id_1,
    input wire id_2
);
  wire [id_1 : -1] id_4;
  wire _id_5, id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2
  );
  wire  id_7 [-1 : id_5];
  logic id_8;
endmodule
