Grabbing thread from lore.kernel.org/all/20240924221751.2688389-1-alistair.francis@wdc.com/t.mbox.gz
Checking for newer revisions
Grabbing search results from lore.kernel.org
Analyzing 67 messages in the thread
Looking for additional code-review trailers on lore.kernel.org
Analyzing 589 code-review messages
Checking attestation on all messages, may take a moment...
---
  [31mâœ—[0m [PATCH v2 1/47] target/riscv: Add a property to set vl to ceil(AVL/2)
  [31mâœ—[0m [PATCH v2 2/47] tests/acpi: Add empty ACPI SRAT data file for RISC-V
  [31mâœ—[0m [PATCH v2 3/47] tests/qtest/bios-tables-test.c: Enable numamem testing for RISC-V
  [31mâœ—[0m [PATCH v2 4/47] tests/acpi: Add expected ACPI SRAT AML file for RISC-V
  [31mâœ—[0m [PATCH v2 5/47] target/riscv/tcg/tcg-cpu.c: consider MISA bit choice in implied rule
  [31mâœ—[0m [PATCH v2 6/47] target/riscv: fix za64rs enabling
  [31mâœ—[0m [PATCH v2 7/47] target: riscv: Enable Bit Manip for OpenTitan Ibex CPU
  [31mâœ—[0m [PATCH v2 8/47] target/riscv/kvm: Fix the group bit setting of AIA
  [31mâœ—[0m [PATCH v2 9/47] target/riscv: Stop timer with infinite timecmp
  [31mâœ—[0m [PATCH v2 10/47] target/riscv/cpu.c: Add 'fcsr' register to QEMU log as a part of F extension
  [31mâœ—[0m [PATCH v2 11/47] util/util/cpuinfo-riscv.c: fix riscv64 build on musl libc
  [31mâœ—[0m [PATCH v2 12/47] target/riscv: Preliminary textra trigger CSR writting support
  [31mâœ—[0m [PATCH v2 13/47] target/riscv: Add textra matching condition for the triggers
  [31mâœ—[0m [PATCH v2 14/47] exec/memtxattr: add process identifier to the transaction attributes
  [31mâœ—[0m [PATCH v2 15/47] hw/riscv: add riscv-iommu-bits.h
  [31mâœ—[0m [PATCH v2 16/47] hw/riscv: add RISC-V IOMMU base emulation
  [31mâœ—[0m [PATCH v2 17/47] pci-ids.rst: add Red Hat pci-id for RISC-V IOMMU device
  [31mâœ—[0m [PATCH v2 18/47] hw/riscv: add riscv-iommu-pci reference device
  [31mâœ—[0m [PATCH v2 19/47] hw/riscv/virt.c: support for RISC-V IOMMU PCIDevice hotplug
  [31mâœ—[0m [PATCH v2 20/47] test/qtest: add riscv-iommu-pci tests
  [31mâœ—[0m [PATCH v2 21/47] hw/riscv/riscv-iommu: add Address Translation Cache (IOATC)
  [31mâœ—[0m [PATCH v2 22/47] hw/riscv/riscv-iommu: add ATS support
  [31mâœ—[0m [PATCH v2 23/47] hw/riscv/riscv-iommu: add DBG support
  [31mâœ—[0m [PATCH v2 24/47] qtest/riscv-iommu-test: add init queues test
  [31mâœ—[0m [PATCH v2 25/47] docs/specs: add riscv-iommu
  [31mâœ—[0m [PATCH v2 26/47] hw/riscv: Respect firmware ELF entry point
  [31mâœ—[0m [PATCH v2 27/47] target: riscv: Add Svvptc extension support
  [31mâœ—[0m [PATCH v2 28/47] target/riscv32: Fix masking of physical address
  [31mâœ—[0m [PATCH v2 29/47] target/riscv/cpu_helper: Fix linking problem with semihosting disabled
  [31mâœ—[0m [PATCH v2 30/47] hw/intc: riscv-imsic: Fix interrupt state updates.
  [31mâœ—[0m [PATCH v2 31/47] bsd-user: Implement RISC-V CPU initialization and main loop
  [31mâœ—[0m [PATCH v2 32/47] bsd-user: Add RISC-V CPU execution loop and syscall handling
  [31mâœ—[0m [PATCH v2 33/47] bsd-user: Implement RISC-V CPU register cloning and reset functions
  [31mâœ—[0m [PATCH v2 34/47] bsd-user: Implement RISC-V TLS register setup
  [31mâœ—[0m [PATCH v2 35/47] bsd-user: Add RISC-V ELF definitions and hardware capability detection
  [31mâœ—[0m [PATCH v2 36/47] bsd-user: Define RISC-V register structures and register copying
  [31mâœ—[0m [PATCH v2 37/47] bsd-user: Add RISC-V signal trampoline setup function
  [31mâœ—[0m [PATCH v2 38/47] bsd-user: Implement RISC-V sysarch system call emulation
  [31mâœ—[0m [PATCH v2 39/47] bsd-user: Add RISC-V thread setup and initialization support
  [31mâœ—[0m [PATCH v2 40/47] bsd-user: Define RISC-V VM parameters and helper functions
  [31mâœ—[0m [PATCH v2 41/47] bsd-user: Define RISC-V system call structures and constants
  [31mâœ—[0m [PATCH v2 42/47] bsd-user: Add generic RISC-V64 target definitions
  [31mâœ—[0m [PATCH v2 43/47] bsd-user: Define RISC-V signal handling structures and constants
  [31mâœ—[0m [PATCH v2 44/47] bsd-user: Implement RISC-V signal trampoline setup functions
  [31mâœ—[0m [PATCH v2 45/47] bsd-user: Implement 'get_mcontext' for RISC-V
  [31mâœ—[0m [PATCH v2 46/47] bsd-user: Implement set_mcontext and get_ucontext_sigreturn for RISCV
  [31mâœ—[0m [PATCH v2 47/47] bsd-user: Add RISC-V 64-bit Target Configuration and Debug XML Files
  ---
  [31mâœ—[0m BADSIG: DKIM/gmail.com
---
Total patches: 47
---
Applying: target/riscv: Add a property to set vl to ceil(AVL/2)
Applying: tests/acpi: Add empty ACPI SRAT data file for RISC-V
Applying: tests/qtest/bios-tables-test.c: Enable numamem testing for RISC-V
Applying: tests/acpi: Add expected ACPI SRAT AML file for RISC-V
Patch failed at 0004 tests/acpi: Add expected ACPI SRAT AML file for RISC-V
error: cannot apply binary patch to 'tests/data/acpi/riscv64/virt/SRAT.numamem' without full index line
error: tests/data/acpi/riscv64/virt/SRAT.numamem: patch does not apply
hint: Use 'git am --show-current-patch=diff' to see the failed patch
hint: When you have resolved this problem, run "git am --continue".
hint: If you prefer to skip this patch, run "git am --skip" instead.
hint: To restore the original branch and stop patching, run "git am --abort".
hint: Disable this message with "git config advice.mergeConflict false"
