#Start recording tcl command: 5/23/2024 15:54:40
#Project Location: /home/user/SDR-HLS/Testing/MantaTest; Project name: MantaTest
prj_project new -name "MantaTest" -impl "First_Implementation" -dev LFE5U-85F-6BG381C -synthesis "synplify"
file copy -force -- "/home/user/FPGA/tools/manta/examples/verilog/ulx3s/uart_logic_analyzer/manta.v" "/home/user/FPGA/tools/manta/examples/verilog/ulx3s/uart_logic_analyzer/top_level.sv" "/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source"
prj_src add "/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v" "/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv"
prj_project save
prj_src add -exclude "/home/user/FPGA/tools/manta/examples/verilog/ulx3s/uart_logic_analyzer/top_level.lpf"
prj_src enable "/home/user/FPGA/tools/manta/examples/verilog/ulx3s/uart_logic_analyzer/top_level.lpf"
prj_src remove "/home/user/SDR-HLS/Testing/MantaTest/MantaTest.lpf"
prj_run Export -impl First_Implementation -task Bitgen
prj_run Export -impl First_Implementation -task Bitgen
prj_strgy set_value -strategy Strategy1 syn_allow_dup_modules=True
prj_run Export -impl First_Implementation -task Bitgen
prj_run Export -impl First_Implementation -task Bitgen
prj_run Export -impl First_Implementation -task Bitgen
prj_run Export -impl First_Implementation -task Bitgen
prj_run Export -impl First_Implementation -task Bitgen
#Stop recording: 5/23/2024 16:23:21
