0.6
2018.2
Jun 14 2018
20:07:38
/home/khoa/Documents/logic_design/Output_port_lookup/solution1/sim/verilog/glbl.v,1529022455,systemVerilog,,,,glbl,/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
