

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'
================================================================
* Date:           Thu Dec 29 14:47:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mlen_assign_4 = alloca i32 1"   --->   Operation 6 'alloca' 'mlen_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2_cast"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln349_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln349"   --->   Operation 9 'read' 'zext_ln349_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2_cast_cast = zext i3 %p_read_2"   --->   Operation 10 'zext' 'p_read2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln349_cast = zext i3 %zext_ln349_read"   --->   Operation 11 'zext' 'zext_ln349_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 2, i64 %mlen_assign_4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %zext_ln349_cast, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 16 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 17 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mlen_assign_4_load = load i64 %mlen_assign_4" [HLS_Final_vitis_src/spu.cpp:353]   --->   Operation 18 'load' 'mlen_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_11, i32 3" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln351 = icmp_eq  i64 %mlen_assign_4_load, i64 0" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 21 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.14ns)   --->   "%or_ln351 = or i1 %tmp, i1 %icmp_ln351" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 22 'or' 'or_ln351' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln352 = add i32 %idx_load, i32 1" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 23 'add' 'add_ln352' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %or_ln351, void %while.body, void %for.inc.i.preheader.exitStub" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 24 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %idx_load" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 25 'trunc' 'trunc_ln342' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 26 'specloopname' 'specloopname_ln352' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.18ns)   --->   "%select_ln352 = select i1 %trunc_ln342, i4 %p_read2_cast_cast, i4 %p_read" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 27 'select' 'select_ln352' <Predicate = (!or_ln351)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.80ns)   --->   "%i_12 = add i4 %i_11, i4 1" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 28 'add' 'i_12' <Predicate = (!or_ln351)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i4 %i_11" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 29 'zext' 'zext_ln352' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i4 %t, i64 0, i64 %zext_ln352" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 30 'getelementptr' 't_addr' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.73ns)   --->   "%store_ln352 = store i4 %select_ln352, i3 %t_addr" [HLS_Final_vitis_src/spu.cpp:352]   --->   Operation 31 'store' 'store_ln352' <Predicate = (!or_ln351)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%add_ln353 = add i64 %mlen_assign_4_load, i64 18446744073709551615" [HLS_Final_vitis_src/spu.cpp:353]   --->   Operation 32 'add' 'add_ln353' <Predicate = (!or_ln351)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln351 = store i64 %add_ln353, i64 %mlen_assign_4" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 33 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln351 = store i4 %i_12, i4 %i" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 34 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln351 = store i32 %add_ln352, i32 %idx" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 35 'store' 'store_ln351' <Predicate = (!or_ln351)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln351 = br void %while.cond" [HLS_Final_vitis_src/spu.cpp:351]   --->   Operation 36 'br' 'br_ln351' <Predicate = (!or_ln351)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (or_ln351)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('mlen') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 2 on local variable 'mlen' [13]  (0.46 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('mlen', HLS_Final_vitis_src/spu.cpp:353) on local variable 'mlen' [20]  (0 ns)
	'add' operation ('mlen', HLS_Final_vitis_src/spu.cpp:353) [35]  (1.36 ns)
	'store' operation ('store_ln351', HLS_Final_vitis_src/spu.cpp:351) of variable 'mlen', HLS_Final_vitis_src/spu.cpp:353 on local variable 'mlen' [36]  (0.46 ns)
	blocking operation 0.2 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
