0.6
2018.2
Jun 14 2018
20:41:02
E:/UNI/FYP/Project/Single_Cycle_Processor/Single_Cycle_Processor.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/UNI/FYP/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_1/new/ALU_tb.v,1689596592,verilog,,,,tb_alu,,,,,,,,
E:/UNI/FYP/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sources_1/new/ALU.v,1689595778,verilog,,E:/UNI/FYP/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_1/new/ALU_tb.v,,alu,,,,,,,,
