; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 state 1
20 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_5
21 ite 1 20 5 6
22 sort bitvec 32
23 sort bitvec 2
24 const 23 01
25 sort bitvec 4
26 sext 25 24 2
27 sort bitvec 28
28 const 27 0000000000000000000000000000
29 concat 22 28 26
30 const 22 00000000000000000000000000000000
31 state 22 wrapper.uut.memory_to_writeBack_RS1
32 state 1 wrapper.uut.memory_to_writeBack_RS1_USE
33 ite 22 32 31 30
34 state 22 wrapper.uut.memory_to_writeBack_FORMAL_INSTRUCTION
35 sort bitvec 5
36 slice 35 34 19 15
37 redor 1 36
38 ite 22 37 33 30
39 sort bitvec 12
40 slice 39 34 31 20
41 slice 1 34 31 31
42 sort bitvec 13
43 concat 42 41 40
44 slice 1 34 31 31
45 sort bitvec 14
46 concat 45 44 43
47 slice 1 34 31 31
48 sort bitvec 15
49 concat 48 47 46
50 slice 1 34 31 31
51 sort bitvec 16
52 concat 51 50 49
53 slice 1 34 31 31
54 sort bitvec 17
55 concat 54 53 52
56 slice 1 34 31 31
57 sort bitvec 18
58 concat 57 56 55
59 slice 1 34 31 31
60 sort bitvec 19
61 concat 60 59 58
62 slice 1 34 31 31
63 sort bitvec 20
64 concat 63 62 61
65 slice 1 34 31 31
66 sort bitvec 21
67 concat 66 65 64
68 slice 1 34 31 31
69 sort bitvec 22
70 concat 69 68 67
71 slice 1 34 31 31
72 sort bitvec 23
73 concat 72 71 70
74 slice 1 34 31 31
75 sort bitvec 24
76 concat 75 74 73
77 slice 1 34 31 31
78 sort bitvec 25
79 concat 78 77 76
80 slice 1 34 31 31
81 sort bitvec 26
82 concat 81 80 79
83 slice 1 34 31 31
84 sort bitvec 27
85 concat 84 83 82
86 slice 1 34 31 31
87 concat 27 86 85
88 slice 1 34 31 31
89 sort bitvec 29
90 concat 89 88 87
91 slice 1 34 31 31
92 sort bitvec 30
93 concat 92 91 90
94 slice 1 34 31 31
95 sort bitvec 31
96 concat 95 94 93
97 slice 1 34 31 31
98 concat 22 97 96
99 add 22 38 98
100 const 23 00
101 slice 92 99 31 2
102 concat 22 101 100
103 sub 22 99 102
104 sll 22 29 103
105 slice 25 104 3 0
106 redor 1 105
107 and 1 106 6
108 ite 1 107 21 19
109 sort bitvec 8
110 const 109 00000000
111 state 109 cycle_reg
112 init 109 111 110
113 ite 109 4 110 111
114 uext 109 5 7
115 ult 1 113 114
116 not 1 115
117 and 1 116 2
118 ite 1 117 108 18
119 ite 1 107 5 6
120 ite 1 117 119 6
121 not 1 118
122 and 1 120 121
123 state 1
124 state 1
125 const 35 00000
126 state 78
127 slice 35 126 11 7
128 state 1 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_VALID
129 ite 35 128 127 125
130 redor 1 129
131 not 1 130
132 ite 1 107 131 124
133 ite 1 117 132 123
134 not 1 133
135 and 1 120 134
136 state 1
137 state 1
138 state 22 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_DATA
139 state 22 wrapper.uut.memory_to_writeBack_MEMORY_READ_DATA
140 slice 109 139 7 0
141 slice 109 139 31 24
142 state 23 wrapper.uut.memory_to_writeBack_MEMORY_ADDRESS_LOW
143 const 23 11
144 eq 1 142 143
145 ite 109 144 141 140
146 slice 109 139 23 16
147 const 23 10
148 eq 1 142 147
149 ite 109 148 146 145
150 slice 109 139 15 8
151 uext 23 5 1
152 eq 1 142 151
153 ite 109 152 150 149
154 ite 109 148 141 150
155 concat 51 154 153
156 slice 51 139 31 16
157 concat 22 156 155
158 slice 1 154 7 7
159 slice 1 126 14 14
160 not 1 159
161 and 1 158 160
162 concat 51 154 153
163 concat 54 161 162
164 concat 57 161 163
165 concat 60 161 164
166 concat 63 161 165
167 concat 66 161 166
168 concat 69 161 167
169 concat 72 161 168
170 concat 75 161 169
171 concat 78 161 170
172 concat 81 161 171
173 concat 84 161 172
174 concat 27 161 173
175 concat 89 161 174
176 concat 92 161 175
177 concat 95 161 176
178 concat 22 161 177
179 slice 23 126 13 12
180 uext 23 5 1
181 eq 1 179 180
182 ite 22 181 178 157
183 slice 1 153 7 7
184 and 1 183 160
185 sort bitvec 9
186 concat 185 184 153
187 sort bitvec 10
188 concat 187 184 186
189 sort bitvec 11
190 concat 189 184 188
191 concat 39 184 190
192 concat 42 184 191
193 concat 45 184 192
194 concat 48 184 193
195 concat 51 184 194
196 concat 54 184 195
197 concat 57 184 196
198 concat 60 184 197
199 concat 63 184 198
200 concat 66 184 199
201 concat 69 184 200
202 concat 72 184 201
203 concat 75 184 202
204 concat 78 184 203
205 concat 81 184 204
206 concat 84 184 205
207 concat 27 184 206
208 concat 89 184 207
209 concat 92 184 208
210 concat 95 184 209
211 concat 22 184 210
212 redor 1 179
213 not 1 212
214 ite 22 213 211 182
215 state 1 wrapper.uut.writeBack_arbitration_isValid
216 state 1 wrapper.uut.memory_to_writeBack_MEMORY_ENABLE
217 and 1 215 216
218 ite 22 217 214 138
219 ite 22 128 218 30
220 redor 1 219
221 not 1 220
222 ite 1 107 221 137
223 ite 1 117 222 136
224 not 1 223
225 and 1 120 224
226 state 1
227 state 1
228 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WMASK
229 redor 1 228
230 not 1 229
231 ite 1 107 230 227
232 ite 1 117 231 226
233 not 1 232
234 and 1 120 233
235 state 1
236 state 1
237 redor 1 33
238 not 1 237
239 slice 35 126 19 15
240 ite 35 32 239 125
241 redor 1 240
242 not 1 241
243 ite 1 242 238 236
244 state 1
245 ite 1 107 244 243
246 ite 1 117 245 235
247 ite 1 242 5 6
248 ite 1 107 6 247
249 ite 1 117 248 6
250 not 1 246
251 and 1 249 250
252 state 1
253 state 1
254 state 22 wrapper.uut.memory_to_writeBack_RS2
255 state 1 wrapper.uut.memory_to_writeBack_RS2_USE
256 ite 22 255 254 30
257 redor 1 256
258 not 1 257
259 slice 35 126 24 20
260 ite 35 255 259 125
261 redor 1 260
262 not 1 261
263 ite 1 262 258 253
264 state 1
265 ite 1 107 264 263
266 ite 1 117 265 252
267 ite 1 262 5 6
268 ite 1 107 6 267
269 ite 1 117 268 6
270 not 1 266
271 and 1 269 270
272 state 1
273 state 1
274 eq 1 36 240
275 ite 1 37 274 273
276 state 1
277 ite 1 107 276 275
278 ite 1 117 277 272
279 ite 1 37 5 6
280 ite 1 107 6 279
281 ite 1 117 280 6
282 not 1 278
283 and 1 281 282
284 state 1
285 not 1 284
286 and 1 6 285
287 state 1
288 slice 35 34 11 7
289 eq 1 288 129
290 state 1
291 ite 1 107 290 289
292 ite 1 117 291 287
293 ite 1 107 6 5
294 ite 1 117 293 6
295 not 1 292
296 and 1 294 295
297 state 1
298 sort bitvec 3
299 const 298 000
300 slice 89 103 28 0
301 concat 22 300 299
302 srl 22 139 301
303 slice 109 302 7 0
304 slice 1 303 7 7
305 concat 185 304 303
306 slice 1 303 7 7
307 concat 187 306 305
308 slice 1 303 7 7
309 concat 189 308 307
310 slice 1 303 7 7
311 concat 39 310 309
312 slice 1 303 7 7
313 concat 42 312 311
314 slice 1 303 7 7
315 concat 45 314 313
316 slice 1 303 7 7
317 concat 48 316 315
318 slice 1 303 7 7
319 concat 51 318 317
320 slice 1 303 7 7
321 concat 54 320 319
322 slice 1 303 7 7
323 concat 57 322 321
324 slice 1 303 7 7
325 concat 60 324 323
326 slice 1 303 7 7
327 concat 63 326 325
328 slice 1 303 7 7
329 concat 66 328 327
330 slice 1 303 7 7
331 concat 69 330 329
332 slice 1 303 7 7
333 concat 72 332 331
334 slice 1 303 7 7
335 concat 75 334 333
336 slice 1 303 7 7
337 concat 78 336 335
338 slice 1 303 7 7
339 concat 81 338 337
340 slice 1 303 7 7
341 concat 84 340 339
342 slice 1 303 7 7
343 concat 27 342 341
344 slice 1 303 7 7
345 concat 89 344 343
346 slice 1 303 7 7
347 concat 92 346 345
348 slice 1 303 7 7
349 concat 95 348 347
350 slice 1 303 7 7
351 concat 22 350 349
352 redor 1 288
353 ite 22 352 351 30
354 eq 1 353 219
355 state 1
356 ite 1 107 355 354
357 ite 1 117 356 297
358 not 1 357
359 and 1 294 358
360 state 1
361 state 22 wrapper.uut.memory_to_writeBack_PC
362 const 298 100
363 uext 22 362 29
364 add 22 361 363
365 state 22 wrapper.uut.memory_to_writeBack_FORMAL_PC_NEXT
366 eq 1 364 365
367 state 1
368 ite 1 107 367 366
369 ite 1 117 368 360
370 not 1 369
371 and 1 294 370
372 state 1
373 state 1
374 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_ADDR
375 eq 1 102 374
376 const 25 0000
377 redor 1 376
378 redor 1 105
379 or 1 377 378
380 ite 1 379 375 373
381 state 1
382 ite 1 107 381 380
383 ite 1 117 382 372
384 ite 1 379 5 6
385 ite 1 107 6 384
386 ite 1 117 385 6
387 not 1 383
388 and 1 386 387
389 state 1
390 state 1
391 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_RMASK
392 slice 1 391 0 0
393 slice 1 228 0 0
394 ite 1 393 392 390
395 state 1
396 ite 1 107 395 394
397 ite 1 117 396 389
398 ite 1 393 5 6
399 ite 1 107 6 398
400 ite 1 117 399 6
401 not 1 397
402 and 1 400 401
403 state 1
404 state 1
405 slice 1 391 1 1
406 slice 1 228 1 1
407 ite 1 406 405 404
408 state 1
409 ite 1 107 408 407
410 ite 1 117 409 403
411 ite 1 406 5 6
412 ite 1 107 6 411
413 ite 1 117 412 6
414 not 1 410
415 and 1 413 414
416 state 1
417 state 1
418 slice 1 391 2 2
419 slice 1 228 2 2
420 ite 1 419 418 417
421 state 1
422 ite 1 107 421 420
423 ite 1 117 422 416
424 ite 1 419 5 6
425 ite 1 107 6 424
426 ite 1 117 425 6
427 not 1 423
428 and 1 426 427
429 state 1
430 state 1
431 slice 1 391 3 3
432 slice 1 228 3 3
433 ite 1 432 431 430
434 state 1
435 ite 1 107 434 433
436 ite 1 117 435 429
437 ite 1 432 5 6
438 ite 1 107 6 437
439 ite 1 117 438 6
440 not 1 436
441 and 1 439 440
442 state 1
443 state 1
444 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WDATA
445 slice 109 444 7 0
446 eq 1 140 445
447 ite 1 393 446 443
448 state 1
449 ite 1 107 448 447
450 ite 1 117 449 442
451 not 1 450
452 and 1 400 451
453 state 1
454 state 1
455 slice 109 444 15 8
456 eq 1 150 455
457 ite 1 406 456 454
458 state 1
459 ite 1 107 458 457
460 ite 1 117 459 453
461 not 1 460
462 and 1 413 461
463 state 1
464 state 1
465 slice 109 444 23 16
466 eq 1 146 465
467 ite 1 419 466 464
468 state 1
469 ite 1 107 468 467
470 ite 1 117 469 463
471 not 1 470
472 and 1 426 471
473 state 1
474 state 1
475 slice 109 444 31 24
476 eq 1 141 475
477 ite 1 432 476 474
478 state 1
479 ite 1 107 478 477
480 ite 1 117 479 473
481 not 1 480
482 and 1 439 481
483 state 1
484 state 1
485 slice 1 105 0 0
486 ite 1 485 392 484
487 state 1
488 ite 1 107 487 486
489 ite 1 117 488 483
490 ite 1 485 5 6
491 ite 1 107 6 490
492 ite 1 117 491 6
493 not 1 489
494 and 1 492 493
495 state 1
496 state 1
497 slice 1 105 1 1
498 ite 1 497 405 496
499 state 1
500 ite 1 107 499 498
501 ite 1 117 500 495
502 ite 1 497 5 6
503 ite 1 107 6 502
504 ite 1 117 503 6
505 not 1 501
506 and 1 504 505
507 state 1
508 state 1
509 slice 1 105 2 2
510 ite 1 509 418 508
511 state 1
512 ite 1 107 511 510
513 ite 1 117 512 507
514 ite 1 509 5 6
515 ite 1 107 6 514
516 ite 1 117 515 6
517 not 1 513
518 and 1 516 517
519 state 1
520 state 1
521 slice 1 105 3 3
522 ite 1 521 431 520
523 state 1
524 ite 1 107 523 522
525 ite 1 117 524 519
526 ite 1 521 5 6
527 ite 1 107 6 526
528 ite 1 117 527 6
529 not 1 525
530 and 1 528 529
531 state 1
532 not 1 21
533 state 1
534 ite 1 107 533 532
535 ite 1 117 534 531
536 not 1 535
537 and 1 294 536
538 state 1
539 ite 1 20 5 215
540 state 1 wrapper.uut.writeBack_FormalPlugin_haltFired
541 ite 1 540 6 539
542 and 1 116 541
543 slice 298 34 14 12
544 redor 1 543
545 not 1 544
546 and 1 542 545
547 sort bitvec 7
548 slice 547 34 6 0
549 uext 547 143 5
550 eq 1 548 549
551 and 1 546 550
552 ite 1 117 551 538
553 ite 1 117 5 6
554 not 1 553
555 or 1 552 554
556 constraint 555
557 uext 1 284 0 _witness_.anyseq_auto_setundef_cc_533_execute_2862
558 uext 1 538 0 _witness_.anyseq_auto_setundef_cc_533_execute_2864
559 uext 1 19 0 _witness_.anyseq_auto_setundef_cc_533_execute_2866
560 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_2868
561 uext 1 124 0 _witness_.anyseq_auto_setundef_cc_533_execute_2870
562 uext 1 123 0 _witness_.anyseq_auto_setundef_cc_533_execute_2872
563 uext 1 137 0 _witness_.anyseq_auto_setundef_cc_533_execute_2874
564 uext 1 136 0 _witness_.anyseq_auto_setundef_cc_533_execute_2876
565 uext 1 227 0 _witness_.anyseq_auto_setundef_cc_533_execute_2878
566 uext 1 226 0 _witness_.anyseq_auto_setundef_cc_533_execute_2880
567 uext 1 236 0 _witness_.anyseq_auto_setundef_cc_533_execute_2882
568 uext 1 244 0 _witness_.anyseq_auto_setundef_cc_533_execute_2884
569 uext 1 235 0 _witness_.anyseq_auto_setundef_cc_533_execute_2886
570 uext 1 253 0 _witness_.anyseq_auto_setundef_cc_533_execute_2888
571 uext 1 264 0 _witness_.anyseq_auto_setundef_cc_533_execute_2890
572 uext 1 252 0 _witness_.anyseq_auto_setundef_cc_533_execute_2892
573 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_2894
574 uext 1 276 0 _witness_.anyseq_auto_setundef_cc_533_execute_2896
575 uext 1 272 0 _witness_.anyseq_auto_setundef_cc_533_execute_2898
576 uext 1 290 0 _witness_.anyseq_auto_setundef_cc_533_execute_2900
577 uext 1 287 0 _witness_.anyseq_auto_setundef_cc_533_execute_2902
578 uext 1 355 0 _witness_.anyseq_auto_setundef_cc_533_execute_2904
579 uext 1 297 0 _witness_.anyseq_auto_setundef_cc_533_execute_2906
580 uext 1 367 0 _witness_.anyseq_auto_setundef_cc_533_execute_2908
581 uext 1 360 0 _witness_.anyseq_auto_setundef_cc_533_execute_2910
582 uext 1 373 0 _witness_.anyseq_auto_setundef_cc_533_execute_2912
583 uext 1 381 0 _witness_.anyseq_auto_setundef_cc_533_execute_2914
584 uext 1 372 0 _witness_.anyseq_auto_setundef_cc_533_execute_2916
585 uext 1 390 0 _witness_.anyseq_auto_setundef_cc_533_execute_2918
586 uext 1 395 0 _witness_.anyseq_auto_setundef_cc_533_execute_2920
587 uext 1 389 0 _witness_.anyseq_auto_setundef_cc_533_execute_2922
588 uext 1 443 0 _witness_.anyseq_auto_setundef_cc_533_execute_2924
589 uext 1 448 0 _witness_.anyseq_auto_setundef_cc_533_execute_2926
590 uext 1 442 0 _witness_.anyseq_auto_setundef_cc_533_execute_2928
591 uext 1 484 0 _witness_.anyseq_auto_setundef_cc_533_execute_2930
592 uext 1 487 0 _witness_.anyseq_auto_setundef_cc_533_execute_2932
593 uext 1 483 0 _witness_.anyseq_auto_setundef_cc_533_execute_2934
594 uext 1 404 0 _witness_.anyseq_auto_setundef_cc_533_execute_2936
595 uext 1 408 0 _witness_.anyseq_auto_setundef_cc_533_execute_2938
596 uext 1 403 0 _witness_.anyseq_auto_setundef_cc_533_execute_2940
597 uext 1 454 0 _witness_.anyseq_auto_setundef_cc_533_execute_2942
598 uext 1 458 0 _witness_.anyseq_auto_setundef_cc_533_execute_2944
599 uext 1 453 0 _witness_.anyseq_auto_setundef_cc_533_execute_2946
600 uext 1 496 0 _witness_.anyseq_auto_setundef_cc_533_execute_2948
601 uext 1 499 0 _witness_.anyseq_auto_setundef_cc_533_execute_2950
602 uext 1 495 0 _witness_.anyseq_auto_setundef_cc_533_execute_2952
603 uext 1 417 0 _witness_.anyseq_auto_setundef_cc_533_execute_2954
604 uext 1 421 0 _witness_.anyseq_auto_setundef_cc_533_execute_2956
605 uext 1 416 0 _witness_.anyseq_auto_setundef_cc_533_execute_2958
606 uext 1 464 0 _witness_.anyseq_auto_setundef_cc_533_execute_2960
607 uext 1 468 0 _witness_.anyseq_auto_setundef_cc_533_execute_2962
608 uext 1 463 0 _witness_.anyseq_auto_setundef_cc_533_execute_2964
609 uext 1 508 0 _witness_.anyseq_auto_setundef_cc_533_execute_2966
610 uext 1 511 0 _witness_.anyseq_auto_setundef_cc_533_execute_2968
611 uext 1 507 0 _witness_.anyseq_auto_setundef_cc_533_execute_2970
612 uext 1 430 0 _witness_.anyseq_auto_setundef_cc_533_execute_2972
613 uext 1 434 0 _witness_.anyseq_auto_setundef_cc_533_execute_2974
614 uext 1 429 0 _witness_.anyseq_auto_setundef_cc_533_execute_2976
615 uext 1 474 0 _witness_.anyseq_auto_setundef_cc_533_execute_2978
616 uext 1 478 0 _witness_.anyseq_auto_setundef_cc_533_execute_2980
617 uext 1 473 0 _witness_.anyseq_auto_setundef_cc_533_execute_2982
618 uext 1 520 0 _witness_.anyseq_auto_setundef_cc_533_execute_2984
619 uext 1 523 0 _witness_.anyseq_auto_setundef_cc_533_execute_2986
620 uext 1 519 0 _witness_.anyseq_auto_setundef_cc_533_execute_2988
621 uext 1 533 0 _witness_.anyseq_auto_setundef_cc_533_execute_2990
622 uext 1 531 0 _witness_.anyseq_auto_setundef_cc_533_execute_2992
623 state 22
624 uext 22 623 0 _witness_.anyseq_auto_setundef_cc_533_execute_2994
625 state 22
626 uext 22 625 0 _witness_.anyseq_auto_setundef_cc_533_execute_2996
627 state 35
628 uext 35 627 0 _witness_.anyseq_auto_setundef_cc_533_execute_2998
629 sort bitvec 55
630 state 629
631 uext 629 630 0 _witness_.anyseq_auto_setundef_cc_533_execute_3000
632 state 187
633 uext 187 632 0 _witness_.anyseq_auto_setundef_cc_533_execute_3002
634 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
635 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
636 uext 1 21 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
637 uext 22 34 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
638 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
639 uext 22 99 0 checker_inst.insn_spec.addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:45.17-45.21|rvfi_insn_check.sv:71.16-95.4
640 uext 298 543 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:32.14-32.25|rvfi_insn_check.sv:71.16-95.4
641 uext 22 98 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:30.17-30.25|rvfi_insn_check.sv:71.16-95.4
642 uext 547 548 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:34.14-34.25|rvfi_insn_check.sv:71.16-95.4
643 uext 22 30 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:29.17-29.29|rvfi_insn_check.sv:71.16-95.4
644 uext 35 288 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:33.14-33.21|rvfi_insn_check.sv:71.16-95.4
645 uext 35 36 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:31.14-31.22|rvfi_insn_check.sv:71.16-95.4
646 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:40.8-40.15|rvfi_insn_check.sv:71.16-95.4
647 uext 109 303 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:46.14-46.20|rvfi_insn_check.sv:71.16-95.4
648 uext 22 34 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:5.25-5.34|rvfi_insn_check.sv:71.16-95.4
649 uext 22 139 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:9.25-9.39|rvfi_insn_check.sv:71.16-95.4
650 uext 22 361 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:6.25-6.38|rvfi_insn_check.sv:71.16-95.4
651 uext 22 38 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:7.25-7.39|rvfi_insn_check.sv:71.16-95.4
652 uext 22 30 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:8.25-8.39|rvfi_insn_check.sv:71.16-95.4
653 uext 1 542 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:4.41-4.51|rvfi_insn_check.sv:71.16-95.4
654 uext 22 102 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:22.25-22.38|rvfi_insn_check.sv:71.16-95.4
655 uext 25 105 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:23.25-23.39|rvfi_insn_check.sv:71.16-95.4
656 uext 22 30 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:25.25-25.39|rvfi_insn_check.sv:71.16-95.4
657 uext 25 376 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:24.25-24.39|rvfi_insn_check.sv:71.16-95.4
658 uext 22 364 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:21.25-21.38|rvfi_insn_check.sv:71.16-95.4
659 uext 35 288 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:19.41-19.53|rvfi_insn_check.sv:71.16-95.4
660 uext 22 353 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:20.25-20.38|rvfi_insn_check.sv:71.16-95.4
661 uext 35 36 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:17.41-17.54|rvfi_insn_check.sv:71.16-95.4
662 uext 35 125 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:18.41-18.54|rvfi_insn_check.sv:71.16-95.4
663 uext 1 6 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:16.41-16.50|rvfi_insn_check.sv:71.16-95.4
664 uext 1 551 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:15.41-15.51|rvfi_insn_check.sv:71.16-95.4
665 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
666 uext 1 107 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
667 uext 22 374 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
668 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
669 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
670 uext 22 139 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
671 uext 25 391 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
672 uext 22 444 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
673 uext 25 228 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
674 uext 22 361 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
675 uext 22 365 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
676 uext 35 129 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
677 uext 22 219 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
678 uext 1 115 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
679 uext 35 240 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
680 uext 22 33 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
681 uext 22 38 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
682 uext 35 260 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
683 uext 22 256 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
684 uext 22 30 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
685 uext 1 21 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
686 uext 22 34 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
687 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
688 uext 23 24 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
689 uext 22 374 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
690 uext 22 139 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
691 uext 25 391 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
692 uext 22 444 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
693 uext 25 228 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
694 uext 23 143 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
695 sort bitvec 64
696 state 695 wrapper.uut.writeBack_FormalPlugin_order
697 uext 695 696 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
698 uext 22 361 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
699 uext 22 365 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
700 uext 35 129 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
701 uext 22 219 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
702 uext 35 240 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
703 uext 22 33 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
704 uext 35 260 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
705 uext 22 256 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
706 uext 1 21 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
707 uext 1 541 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
708 uext 22 102 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
709 uext 25 105 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
710 uext 22 30 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
711 uext 25 376 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
712 uext 22 364 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
713 uext 35 288 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
714 uext 22 353 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
715 uext 35 36 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
716 uext 35 125 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
717 uext 1 6 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
718 uext 1 551 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
719 uext 1 21 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
720 uext 1 542 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
721 uext 109 113 0 cycle ; rvfi_testbench.sv:34.13-34.18
722 uext 1 21 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
723 uext 22 34 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
724 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
725 uext 23 24 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
726 uext 22 374 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
727 uext 22 139 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
728 uext 25 391 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
729 uext 22 444 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
730 uext 25 228 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
731 uext 23 143 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
732 uext 695 696 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
733 uext 22 361 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
734 uext 22 365 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
735 uext 35 129 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
736 uext 22 219 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
737 uext 35 240 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
738 uext 22 33 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
739 uext 35 260 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
740 uext 22 256 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
741 uext 1 21 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
742 uext 1 541 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
743 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:2.16-2.21
744 state 22 wrapper.uut.decode_to_execute_SRC1
745 state 22 wrapper.uut.decode_to_execute_SRC2
746 not 22 745
747 state 1 wrapper.uut.decode_to_execute_SRC_USE_SUB_LESS
748 ite 22 747 746 745
749 add 22 744 748
750 ite 1 747 5 6
751 const 95 0000000000000000000000000000000
752 concat 22 751 750
753 add 22 749 752
754 state 1 wrapper.uut.decode_to_execute_SRC2_FORCE_ZERO
755 ite 22 754 744 753
756 uext 22 755 0 wrapper.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:18.25-18.49
757 state 22 wrapper.uut.decode_to_execute_RS2
758 slice 51 757 15 0
759 slice 51 757 15 0
760 concat 22 759 758
761 state 22 wrapper.uut.decode_to_execute_INSTRUCTION
762 slice 23 761 13 12
763 uext 23 5 1
764 eq 1 762 763
765 ite 22 764 760 757
766 slice 109 757 7 0
767 slice 109 757 7 0
768 concat 51 767 766
769 slice 109 757 7 0
770 concat 75 769 768
771 slice 109 757 7 0
772 concat 22 771 770
773 redor 1 762
774 not 1 773
775 ite 22 774 772 765
776 uext 22 775 0 wrapper.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:19.25-19.46
777 uext 23 762 0 wrapper.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:20.24-20.45
778 state 1 wrapper.uut.decode_to_execute_MEMORY_STORE
779 uext 1 778 0 wrapper.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:17.19-17.38
780 state 1
781 uext 1 780 0 wrapper.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:21.22-21.36
782 state 1 wrapper.uut.execute_arbitration_isValid
783 state 1 wrapper.uut.decode_to_execute_MEMORY_ENABLE
784 and 1 782 783
785 state 1 wrapper.uut.execute_to_memory_ALIGNEMENT_FAULT
786 ite 1 785 5 6
787 state 1 wrapper.uut.memory_arbitration_isValid
788 state 1 wrapper.uut.execute_to_memory_MEMORY_ENABLE
789 and 1 787 788
790 ite 1 789 786 6
791 ite 1 790 5 6
792 state 1 wrapper.uut.execute_to_memory_MEMORY_STORE
793 not 1 792
794 and 1 789 793
795 state 1
796 not 1 795
797 and 1 794 796
798 ite 1 797 5 791
799 not 1 798
800 and 1 784 799
801 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hit
802 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hazard
803 not 1 802
804 and 1 801 803
805 state 23 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_line_branchWish
806 slice 1 805 1 1
807 and 1 804 806
808 state 1 wrapper.uut.execute_to_memory_BRANCH_DO
809 neq 1 807 808
810 state 1 wrapper.uut.execute_to_memory_TARGET_MISSMATCH2
811 and 1 808 810
812 or 1 809 811
813 and 1 787 812
814 ite 1 813 5 6
815 not 1 814
816 and 1 800 815
817 eq 1 762 147
818 slice 23 755 1 0
819 redor 1 818
820 and 1 817 819
821 slice 1 755 0 0
822 and 1 764 821
823 or 1 820 822
824 ite 1 823 5 6
825 not 1 824
826 and 1 816 825
827 uext 1 826 0 wrapper.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:16.19-16.33
828 state 22
829 uext 22 828 0 wrapper.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:23.31-23.44
830 uext 1 795 0 wrapper.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:22.25-22.39
831 state 22 wrapper.uut.IBusSimplePlugin_fetchPc_pcReg
832 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_inc
833 concat 298 832 100
834 uext 22 833 29
835 add 22 831 834
836 slice 1 835 1 1
837 ite 1 832 6 836
838 slice 1 835 0 0
839 concat 23 837 838
840 slice 92 835 31 2
841 concat 22 840 839
842 state 22 wrapper.uut.IBusSimplePlugin_predictor_line_target
843 state 23 wrapper.uut.IBusSimplePlugin_predictor_line_branchWish
844 slice 1 843 1 1
845 state 63 wrapper.uut.IBusSimplePlugin_predictor_line_source
846 state 22 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload
847 slice 63 846 31 12
848 eq 1 845 847
849 state 1 wrapper.uut.IBusSimplePlugin_predictor_line_last2Bytes
850 not 1 849
851 slice 1 846 1 1
852 and 1 850 851
853 ite 1 852 6 848
854 and 1 844 853
855 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard_regNextWhen
856 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_pcCorrected
857 or 1 855 856
858 not 1 857
859 and 1 854 858
860 state 1 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid
861 and 1 859 860
862 ite 22 861 842 841
863 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesReg
864 ite 1 863 5 851
865 slice 1 846 0 0
866 concat 23 864 865
867 slice 92 846 31 2
868 concat 22 867 866
869 state 1
870 state 1 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy
871 ite 1 870 5 869
872 state 298 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter
873 redor 1 872
874 not 1 873
875 and 1 871 874
876 and 1 860 875
877 and 1 853 858
878 and 1 877 844
879 and 1 876 878
880 and 1 879 849
881 state 22
882 sort bitvec 33
883 state 882 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2
884 slice 22 883 32 1
885 ite 22 870 884 881
886 slice 23 885 1 0
887 neq 1 886 143
888 slice 23 885 17 16
889 neq 1 888 143
890 not 1 889
891 and 1 887 890
892 or 1 863 851
893 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValid
894 or 1 892 893
895 ite 1 894 890 891
896 and 1 880 895
897 ite 1 896 5 6
898 ite 22 897 868 862
899 state 22 wrapper.uut.execute_to_memory_NEXT_PC2
900 state 22 wrapper.uut.execute_to_memory_BRANCH_CALC
901 ite 22 808 900 899
902 ite 22 813 901 898
903 slice 92 902 31 2
904 concat 22 903 100
905 uext 22 904 0 wrapper.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:10.25-10.44
906 state 1
907 uext 1 906 0 wrapper.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:11.22-11.36
908 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_booted
909 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_valid
910 state 22 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst
911 sort bitvec 6
912 slice 911 910 5 0
913 slice 23 910 14 13
914 concat 109 913 912
915 const 911 100011
916 uext 109 915 2
917 eq 1 914 916
918 slice 547 910 6 0
919 slice 1 910 13 13
920 concat 109 919 918
921 uext 109 143 6
922 eq 1 920 921
923 slice 547 910 6 0
924 slice 298 910 14 12
925 concat 187 924 923
926 slice 35 910 29 25
927 concat 48 926 925
928 slice 1 910 31 31
929 concat 51 928 927
930 const 911 110011
931 uext 51 930 10
932 eq 1 929 931
933 const 187 1010110011
934 uext 51 933 6
935 eq 1 929 934
936 slice 547 910 6 0
937 slice 547 910 31 25
938 concat 45 937 936
939 uext 45 930 8
940 eq 1 938 939
941 slice 547 910 6 0
942 slice 23 910 14 13
943 concat 185 942 941
944 const 25 1111
945 uext 185 944 5
946 eq 1 943 945
947 slice 23 910 1 0
948 slice 25 910 6 3
949 concat 911 948 947
950 slice 298 910 14 12
951 concat 185 950 949
952 uext 185 930 3
953 eq 1 951 952
954 slice 35 910 4 0
955 slice 1 910 6 6
956 concat 911 955 954
957 slice 1 910 12 12
958 concat 547 957 956
959 slice 1 910 14 14
960 concat 109 959 958
961 uext 109 143 6
962 eq 1 960 961
963 slice 547 910 6 0
964 slice 298 910 14 12
965 concat 187 964 963
966 slice 25 910 29 26
967 concat 45 966 965
968 slice 1 910 31 31
969 concat 48 968 967
970 const 187 1010010011
971 uext 48 970 5
972 eq 1 969 971
973 slice 547 910 6 0
974 slice 23 910 13 12
975 concat 185 974 973
976 slice 911 910 31 26
977 concat 48 976 975
978 const 109 10010011
979 uext 48 978 7
980 eq 1 977 979
981 eq 1 920 978
982 slice 547 910 6 0
983 slice 1 910 14 14
984 concat 109 983 982
985 const 109 11100011
986 eq 1 984 985
987 slice 25 910 3 0
988 slice 23 910 6 5
989 concat 911 988 987
990 slice 1 910 12 12
991 concat 547 990 989
992 uext 547 143 5
993 eq 1 991 992
994 slice 547 910 6 0
995 const 547 1101111
996 eq 1 994 995
997 slice 35 910 4 0
998 slice 1 910 6 6
999 concat 911 998 997
1000 const 35 10111
1001 uext 911 1000 1
1002 eq 1 999 1001
1003 concat 23 922 917
1004 concat 298 932 1003
1005 concat 25 935 1004
1006 concat 35 940 1005
1007 concat 911 946 1006
1008 concat 547 953 1007
1009 concat 109 962 1008
1010 concat 185 972 1009
1011 concat 187 980 1010
1012 concat 189 981 1011
1013 concat 39 986 1012
1014 concat 42 993 1013
1015 concat 45 996 1014
1016 concat 48 1002 1015
1017 redor 1 1016
1018 not 1 1017
1019 and 1 909 1018
1020 ite 1 1019 5 6
1021 state 35 wrapper.uut.HazardSimplePlugin_writeBackBuffer_payload_address
1022 slice 35 910 19 15
1023 eq 1 1021 1022
1024 ite 1 1023 5 6
1025 state 1 wrapper.uut.HazardSimplePlugin_writeBackBuffer_valid
1026 ite 1 1025 1024 6
1027 eq 1 127 1022
1028 ite 1 1027 5 1026
1029 and 1 128 215
1030 ite 1 1029 1028 1026
1031 state 22 wrapper.uut.execute_to_memory_INSTRUCTION
1032 slice 35 1031 11 7
1033 eq 1 1032 1022
1034 ite 1 1033 5 1030
1035 state 1 wrapper.uut.execute_to_memory_REGFILE_WRITE_VALID
1036 and 1 787 1035
1037 ite 1 1036 1034 1030
1038 slice 35 761 11 7
1039 eq 1 1038 1022
1040 ite 1 1039 5 1037
1041 state 1 wrapper.uut.decode_to_execute_REGFILE_WRITE_VALID
1042 and 1 782 1041
1043 ite 1 1042 1040 1037
1044 const 89 00000000000000000000000000000
1045 slice 1 910 2 2
1046 concat 298 1045 100
1047 concat 22 1044 1046
1048 redor 1 1047
1049 not 1 1048
1050 const 84 000000000000000000000000000
1051 slice 23 910 4 3
1052 concat 35 1051 299
1053 concat 22 1050 1052
1054 redor 1 1053
1055 not 1 1054
1056 concat 23 1055 1049
1057 redor 1 1056
1058 ite 1 1057 1043 6
1059 slice 35 910 24 20
1060 eq 1 1021 1059
1061 ite 1 1060 5 6
1062 ite 1 1025 1061 6
1063 eq 1 127 1059
1064 ite 1 1063 5 1062
1065 ite 1 1029 1064 1062
1066 eq 1 1032 1059
1067 ite 1 1066 5 1065
1068 ite 1 1036 1067 1065
1069 eq 1 1038 1059
1070 ite 1 1069 5 1068
1071 ite 1 1042 1070 1068
1072 slice 1 910 2 2
1073 slice 1 910 5 5
1074 concat 23 1073 1072
1075 eq 1 1074 147
1076 ite 1 1075 1071 6
1077 or 1 1058 1076
1078 and 1 909 1077
1079 ite 1 1078 5 6
1080 not 1 780
1081 and 1 784 1080
1082 and 1 1081 825
1083 ite 1 1082 5 6
1084 or 1 1083 798
1085 or 1 1084 798
1086 or 1 1079 1085
1087 or 1 1020 1086
1088 not 1 1087
1089 not 1 860
1090 and 1 893 889
1091 not 1 1090
1092 not 1 894
1093 and 1 1092 887
1094 and 1 1093 889
1095 not 1 1094
1096 and 1 1091 1095
1097 or 1 1089 1096
1098 and 1 1088 1097
1099 not 1 892
1100 and 1 1099 887
1101 or 1 893 1100
1102 and 1 849 1101
1103 ite 1 1102 6 853
1104 and 1 844 1103
1105 and 1 1104 858
1106 not 1 897
1107 and 1 876 1106
1108 not 1 893
1109 and 1 892 1108
1110 and 1 1109 890
1111 not 1 1110
1112 and 1 1107 1111
1113 and 1 1112 1088
1114 and 1 1105 1113
1115 ite 1 1114 5 1098
1116 and 1 876 1115
1117 ite 1 860 1116 1115
1118 state 298 wrapper.uut.IBusSimplePlugin_pending_value
1119 const 298 111
1120 neq 1 1118 1119
1121 and 1 1117 1120
1122 and 1 908 1121
1123 uext 1 1122 0 wrapper.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:9.25-9.39
1124 uext 22 881 0 wrapper.iBus_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:13.29-13.42
1125 uext 1 869 0 wrapper.iBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:12.22-12.36
1126 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:3.16-3.21
1127 uext 1 21 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.275-4.284
1128 uext 22 34 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.153-4.162
1129 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.336-4.345
1130 uext 23 24 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.458-4.466
1131 uext 22 374 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.911-4.924
1132 uext 22 139 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1046-4.1060
1133 uext 25 391 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.956-4.970
1134 uext 22 444 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1091-4.1105
1135 uext 25 228 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1001-4.1015
1136 uext 23 143 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.397-4.406
1137 uext 695 696 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.108-4.118
1138 uext 22 361 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.821-4.834
1139 uext 22 365 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.866-4.879
1140 uext 35 129 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.731-4.743
1141 uext 22 219 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.776-4.789
1142 uext 35 240 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.519-4.532
1143 uext 22 33 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.625-4.639
1144 uext 35 260 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.580-4.593
1145 uext 22 256 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.670-4.684
1146 uext 1 21 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.214-4.223
1147 uext 1 541 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.47-4.57
1148 state 1
1149 uext 1 1148 0 wrapper.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:6.18-6.22
1150 uext 22 901 0 wrapper.uut.BranchPlugin_jumpInterface_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:458.23-458.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1151 uext 1 813 0 wrapper.uut.BranchPlugin_jumpInterface_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:457.23-457.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1152 state 22 wrapper.uut.execute_to_memory_REGFILE_WRITE_DATA
1153 uext 22 1152 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:453.23-453.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1154 uext 1 790 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:451.23-451.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1155 uext 1 1023 0 wrapper.uut.HazardSimplePlugin_addr0Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:782.23-782.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1156 uext 1 1060 0 wrapper.uut.HazardSimplePlugin_addr1Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:783.23-783.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1157 uext 1 1058 0 wrapper.uut.HazardSimplePlugin_src0Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:774.23-774.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1158 uext 1 1076 0 wrapper.uut.HazardSimplePlugin_src1Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:775.23-775.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1159 uext 35 127 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:777.23-777.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1160 uext 22 218 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:778.23-778.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1161 uext 1 1029 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:776.23-776.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1162 uext 1 1121 0 wrapper.uut.IBusSimplePlugin_cmdFork_canEmit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:695.23-695.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1163 and 1 1122 906
1164 uext 1 1163 0 wrapper.uut.IBusSimplePlugin_cmd_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:697.23-697.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1165 uext 22 904 0 wrapper.uut.IBusSimplePlugin_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:690.23-690.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1166 uext 1 906 0 wrapper.uut.IBusSimplePlugin_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:689.23-689.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1167 uext 1 1122 0 wrapper.uut.IBusSimplePlugin_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:688.23-688.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1168 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decodePc_injectedDecode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:505.23-505.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1169 state 22 wrapper.uut.IBusSimplePlugin_decodePc_pcReg
1170 const 298 010
1171 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc
1172 ite 298 1171 1170 362
1173 uext 22 1172 29
1174 add 22 1169 1173
1175 uext 22 1174 0 wrapper.uut.IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:504.23-504.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1176 state 22 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target
1177 uext 22 1176 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:508.23-508.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1178 state 23 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish
1179 slice 1 1178 1 1
1180 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit
1181 and 1 1179 1180
1182 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard
1183 not 1 1182
1184 and 1 1181 1183
1185 and 1 909 1088
1186 and 1 1184 1185
1187 uext 1 1186 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:507.23-507.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1188 state 51 wrapper.uut.IBusSimplePlugin_decompressor_bufferData
1189 and 1 1093 890
1190 and 1 893 890
1191 or 1 1189 1190
1192 slice 51 885 15 0
1193 slice 51 885 31 16
1194 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesLatch
1195 ite 1 1107 892 1194
1196 ite 51 1195 1193 1192
1197 slice 51 885 31 16
1198 concat 22 1197 1196
1199 slice 51 885 15 0
1200 concat 22 1199 1188
1201 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidLatch
1202 ite 1 1107 893 1201
1203 ite 22 1202 1200 1198
1204 slice 23 1203 1 0
1205 neq 1 1204 143
1206 not 1 1205
1207 and 1 892 1206
1208 and 1 1207 890
1209 or 1 1191 1208
1210 uext 1 1209 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferFill ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:599.23-599.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1211 uext 1 1202 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:563.23-563.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1212 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_consumeCurrent ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:553.23-553.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1213 const 185 000100011
1214 const 109 00010010
1215 slice 298 1203 11 9
1216 concat 39 1215 1213
1217 concat 63 1214 1216
1218 slice 35 1203 6 2
1219 concat 78 1218 1217
1220 slice 1 1203 12 12
1221 concat 81 1220 1219
1222 slice 23 1203 8 7
1223 concat 27 1222 1221
1224 concat 22 376 1223
1225 slice 298 1203 15 13
1226 slice 23 1203 1 0
1227 concat 35 1226 1225
1228 const 35 10110
1229 eq 1 1227 1228
1230 ite 22 1229 1224 623
1231 const 547 0110011
1232 slice 35 1203 11 7
1233 slice 1 1203 12 12
1234 ite 35 1233 1232 125
1235 slice 35 1203 11 7
1236 concat 39 1235 1231
1237 concat 48 299 1236
1238 concat 63 1234 1237
1239 slice 35 1203 6 2
1240 concat 78 1239 1238
1241 const 547 1100111
1242 ite 1 1233 5 6
1243 const 547 0000000
1244 concat 109 1242 1241
1245 concat 48 1243 1244
1246 slice 35 1203 11 7
1247 concat 63 1246 1245
1248 concat 78 125 1247
1249 slice 35 1203 6 2
1250 redor 1 1249
1251 not 1 1250
1252 ite 78 1251 1248 1240
1253 const 78 0000100000000000001110011
1254 slice 189 1203 12 2
1255 const 189 10000000000
1256 eq 1 1254 1255
1257 ite 78 1256 1253 1252
1258 concat 22 1243 1257
1259 const 35 10100
1260 eq 1 1227 1259
1261 ite 22 1260 1258 1230
1262 const 547 0000011
1263 const 187 0000010010
1264 slice 35 1203 11 7
1265 concat 39 1264 1262
1266 concat 69 1263 1265
1267 slice 298 1203 6 4
1268 concat 78 1267 1266
1269 slice 1 1203 12 12
1270 concat 81 1269 1268
1271 slice 23 1203 3 2
1272 concat 27 1271 1270
1273 concat 22 376 1272
1274 const 35 10010
1275 eq 1 1227 1274
1276 ite 22 1275 1273 1261
1277 const 547 0010011
1278 const 298 001
1279 slice 35 1203 11 7
1280 concat 39 1279 1277
1281 concat 48 1278 1280
1282 slice 35 1203 11 7
1283 concat 63 1282 1281
1284 slice 35 1203 6 2
1285 concat 78 1284 1283
1286 concat 22 1243 1285
1287 const 35 10000
1288 eq 1 1227 1287
1289 ite 22 1288 1286 1276
1290 const 547 1100011
1291 const 547 0000001
1292 slice 1 1203 12 12
1293 concat 109 1292 1290
1294 slice 23 1203 4 3
1295 concat 187 1294 1293
1296 slice 23 1203 11 10
1297 concat 39 1296 1295
1298 concat 48 1278 1297
1299 slice 298 1203 9 7
1300 concat 57 1299 1298
1301 concat 78 1291 1300
1302 slice 1 1203 2 2
1303 concat 81 1302 1301
1304 slice 23 1203 6 5
1305 concat 27 1304 1303
1306 slice 1 1203 12 12
1307 concat 89 1306 1305
1308 slice 1 1203 12 12
1309 concat 92 1308 1307
1310 slice 1 1203 12 12
1311 concat 95 1310 1309
1312 slice 1 1203 12 12
1313 concat 22 1312 1311
1314 uext 35 944 1
1315 eq 1 1227 1314
1316 ite 22 1315 1313 1289
1317 slice 1 1203 12 12
1318 concat 109 1317 1290
1319 slice 23 1203 4 3
1320 concat 187 1319 1318
1321 slice 23 1203 11 10
1322 concat 39 1321 1320
1323 concat 48 299 1322
1324 slice 298 1203 9 7
1325 concat 57 1324 1323
1326 concat 78 1291 1325
1327 slice 1 1203 2 2
1328 concat 81 1327 1326
1329 slice 23 1203 6 5
1330 concat 27 1329 1328
1331 slice 1 1203 12 12
1332 concat 89 1331 1330
1333 slice 1 1203 12 12
1334 concat 92 1333 1332
1335 slice 1 1203 12 12
1336 concat 95 1335 1334
1337 slice 1 1203 12 12
1338 concat 22 1337 1336
1339 const 25 1110
1340 uext 35 1339 1
1341 eq 1 1227 1340
1342 ite 22 1341 1338 1316
1343 const 39 000001101111
1344 slice 1 1203 12 12
1345 concat 42 1344 1343
1346 slice 1 1203 12 12
1347 concat 45 1346 1345
1348 slice 1 1203 12 12
1349 concat 48 1348 1347
1350 slice 1 1203 12 12
1351 concat 51 1350 1349
1352 slice 1 1203 12 12
1353 concat 54 1352 1351
1354 slice 1 1203 12 12
1355 concat 57 1354 1353
1356 slice 1 1203 12 12
1357 concat 60 1356 1355
1358 slice 1 1203 12 12
1359 concat 63 1358 1357
1360 slice 1 1203 12 12
1361 concat 66 1360 1359
1362 slice 298 1203 5 3
1363 concat 75 1362 1361
1364 slice 1 1203 11 11
1365 concat 78 1364 1363
1366 slice 1 1203 2 2
1367 concat 81 1366 1365
1368 slice 1 1203 7 7
1369 concat 84 1368 1367
1370 slice 1 1203 6 6
1371 concat 27 1370 1369
1372 slice 23 1203 10 9
1373 concat 92 1372 1371
1374 slice 1 1203 8 8
1375 concat 95 1374 1373
1376 slice 1 1203 12 12
1377 concat 22 1376 1375
1378 const 25 1101
1379 uext 35 1378 1
1380 eq 1 1227 1379
1381 ite 22 1380 1377 1342
1382 const 911 010011
1383 slice 23 1203 11 10
1384 neq 1 1383 143
1385 ite 911 1384 1382 930
1386 const 298 110
1387 slice 23 1203 6 5
1388 eq 1 1387 147
1389 ite 298 1388 1386 1119
1390 uext 23 5 1
1391 eq 1 1387 1390
1392 ite 298 1391 362 1389
1393 redor 1 1387
1394 not 1 1393
1395 ite 298 1394 299 1392
1396 eq 1 1383 147
1397 ite 298 1396 1119 1395
1398 const 298 101
1399 uext 23 5 1
1400 eq 1 1383 1399
1401 redor 1 1383
1402 not 1 1401
1403 concat 23 1402 1400
1404 redor 1 1403
1405 ite 298 1404 1398 1397
1406 slice 298 1203 4 2
1407 concat 35 24 1406
1408 slice 1 1203 11 11
1409 not 1 1408
1410 or 1 1409 1384
1411 ite 35 1410 1249 1407
1412 eq 1 1383 143
1413 and 1 1412 1394
1414 or 1 1400 1413
1415 concat 911 1414 125
1416 concat 547 6 1415
1417 slice 1 1203 12 12
1418 slice 1 1203 12 12
1419 concat 23 1418 1417
1420 slice 1 1203 12 12
1421 concat 298 1420 1419
1422 slice 1 1203 12 12
1423 concat 25 1422 1421
1424 slice 1 1203 12 12
1425 concat 35 1424 1423
1426 slice 1 1203 12 12
1427 concat 911 1426 1425
1428 slice 1 1203 12 12
1429 concat 547 1428 1427
1430 ite 547 1396 1429 1416
1431 concat 547 6 1385
1432 slice 298 1203 9 7
1433 concat 187 1432 1431
1434 concat 39 24 1433
1435 concat 48 1405 1434
1436 slice 298 1203 9 7
1437 concat 57 1436 1435
1438 concat 63 24 1437
1439 concat 78 1411 1438
1440 concat 22 1430 1439
1441 const 25 1100
1442 uext 35 1441 1
1443 eq 1 1227 1442
1444 ite 22 1443 1440 1381
1445 const 547 0110111
1446 slice 35 1203 11 7
1447 concat 39 1446 1445
1448 slice 35 1203 6 2
1449 concat 54 1448 1447
1450 slice 1 1203 12 12
1451 concat 57 1450 1449
1452 slice 1 1203 12 12
1453 concat 60 1452 1451
1454 slice 1 1203 12 12
1455 concat 63 1454 1453
1456 slice 1 1203 12 12
1457 concat 66 1456 1455
1458 slice 1 1203 12 12
1459 concat 69 1458 1457
1460 slice 1 1203 12 12
1461 concat 72 1460 1459
1462 slice 1 1203 12 12
1463 concat 75 1462 1461
1464 slice 1 1203 12 12
1465 concat 78 1464 1463
1466 slice 1 1203 12 12
1467 concat 81 1466 1465
1468 slice 1 1203 12 12
1469 concat 84 1468 1467
1470 slice 1 1203 12 12
1471 concat 27 1470 1469
1472 slice 1 1203 12 12
1473 concat 89 1472 1471
1474 slice 35 1203 11 7
1475 concat 39 1474 1277
1476 concat 48 299 1475
1477 slice 35 1203 11 7
1478 concat 63 1477 1476
1479 concat 75 376 1478
1480 slice 1 1203 6 6
1481 concat 78 1480 1479
1482 slice 1 1203 2 2
1483 concat 81 1482 1481
1484 slice 1 1203 5 5
1485 concat 84 1484 1483
1486 slice 23 1203 4 3
1487 concat 89 1486 1485
1488 uext 35 147 3
1489 eq 1 1232 1488
1490 ite 89 1489 1487 1473
1491 slice 1 1203 12 12
1492 concat 92 1491 1490
1493 slice 1 1203 12 12
1494 concat 95 1493 1492
1495 slice 1 1203 12 12
1496 concat 22 1495 1494
1497 const 25 1011
1498 uext 35 1497 1
1499 eq 1 1227 1498
1500 ite 22 1499 1496 1444
1501 slice 35 1203 11 7
1502 concat 39 1501 1277
1503 concat 63 110 1502
1504 slice 35 1203 6 2
1505 concat 78 1504 1503
1506 slice 1 1203 12 12
1507 concat 81 1506 1505
1508 slice 1 1203 12 12
1509 concat 84 1508 1507
1510 slice 1 1203 12 12
1511 concat 27 1510 1509
1512 slice 1 1203 12 12
1513 concat 89 1512 1511
1514 slice 1 1203 12 12
1515 concat 92 1514 1513
1516 slice 1 1203 12 12
1517 concat 95 1516 1515
1518 slice 1 1203 12 12
1519 concat 22 1518 1517
1520 const 25 1010
1521 uext 35 1520 1
1522 eq 1 1227 1521
1523 ite 22 1522 1519 1500
1524 const 39 000011101111
1525 slice 1 1203 12 12
1526 concat 42 1525 1524
1527 slice 1 1203 12 12
1528 concat 45 1527 1526
1529 slice 1 1203 12 12
1530 concat 48 1529 1528
1531 slice 1 1203 12 12
1532 concat 51 1531 1530
1533 slice 1 1203 12 12
1534 concat 54 1533 1532
1535 slice 1 1203 12 12
1536 concat 57 1535 1534
1537 slice 1 1203 12 12
1538 concat 60 1537 1536
1539 slice 1 1203 12 12
1540 concat 63 1539 1538
1541 slice 1 1203 12 12
1542 concat 66 1541 1540
1543 slice 298 1203 5 3
1544 concat 75 1543 1542
1545 slice 1 1203 11 11
1546 concat 78 1545 1544
1547 slice 1 1203 2 2
1548 concat 81 1547 1546
1549 slice 1 1203 7 7
1550 concat 84 1549 1548
1551 slice 1 1203 6 6
1552 concat 27 1551 1550
1553 slice 23 1203 10 9
1554 concat 92 1553 1552
1555 slice 1 1203 8 8
1556 concat 95 1555 1554
1557 slice 1 1203 12 12
1558 concat 22 1557 1556
1559 const 25 1001
1560 uext 35 1559 1
1561 eq 1 1227 1560
1562 ite 22 1561 1558 1523
1563 slice 35 1203 11 7
1564 concat 39 1563 1277
1565 concat 48 299 1564
1566 slice 35 1203 11 7
1567 concat 63 1566 1565
1568 slice 35 1203 6 2
1569 concat 78 1568 1567
1570 slice 1 1203 12 12
1571 concat 81 1570 1569
1572 slice 1 1203 12 12
1573 concat 84 1572 1571
1574 slice 1 1203 12 12
1575 concat 27 1574 1573
1576 slice 1 1203 12 12
1577 concat 89 1576 1575
1578 slice 1 1203 12 12
1579 concat 92 1578 1577
1580 slice 1 1203 12 12
1581 concat 95 1580 1579
1582 slice 1 1203 12 12
1583 concat 22 1582 1581
1584 const 25 1000
1585 uext 35 1584 1
1586 eq 1 1227 1585
1587 ite 22 1586 1583 1562
1588 slice 1 1203 6 6
1589 concat 187 1588 1213
1590 slice 23 1203 11 10
1591 concat 39 1590 1589
1592 concat 48 1170 1591
1593 slice 298 1203 9 7
1594 concat 57 1593 1592
1595 concat 63 24 1594
1596 slice 298 1203 4 2
1597 concat 72 1596 1595
1598 concat 78 24 1597
1599 slice 1 1203 12 12
1600 concat 81 1599 1598
1601 slice 1 1203 5 5
1602 concat 84 1601 1600
1603 concat 22 125 1602
1604 uext 35 1386 2
1605 eq 1 1227 1604
1606 ite 22 1605 1603 1587
1607 const 35 01001
1608 const 25 0001
1609 slice 298 1203 4 2
1610 concat 187 1609 1262
1611 concat 48 1607 1610
1612 slice 298 1203 9 7
1613 concat 57 1612 1611
1614 concat 69 1608 1613
1615 slice 1 1203 6 6
1616 concat 72 1615 1614
1617 slice 298 1203 12 10
1618 concat 81 1617 1616
1619 slice 1 1203 5 5
1620 concat 84 1619 1618
1621 concat 22 125 1620
1622 uext 35 147 3
1623 eq 1 1227 1622
1624 ite 22 1623 1621 1606
1625 const 39 000001000001
1626 slice 298 1203 4 2
1627 concat 187 1626 1277
1628 concat 69 1625 1627
1629 slice 1 1203 6 6
1630 concat 72 1629 1628
1631 slice 1 1203 5 5
1632 concat 75 1631 1630
1633 slice 23 1203 12 11
1634 concat 81 1633 1632
1635 slice 25 1203 10 7
1636 concat 92 1635 1634
1637 concat 22 100 1636
1638 redor 1 1227
1639 not 1 1638
1640 ite 22 1639 1637 1624
1641 uext 22 1640 0 wrapper.uut.IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:568.23-568.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1642 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:552.23-552.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1643 uext 22 846 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:542.23-542.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1644 uext 22 885 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:544.23-544.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1645 uext 1 1115 0 wrapper.uut.IBusSimplePlugin_decompressor_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:541.23-541.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1646 uext 1 1107 0 wrapper.uut.IBusSimplePlugin_decompressor_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:540.23-540.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1647 uext 1 889 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputHighRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:557.23-557.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1648 uext 1 887 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputLowRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:556.23-556.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1649 uext 1 1205 0 wrapper.uut.IBusSimplePlugin_decompressor_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:566.23-566.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1650 uext 1 1113 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:598.23-598.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1651 uext 1 1113 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:686.23-686.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1652 uext 1 1205 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:551.23-551.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1653 uext 22 846 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:548.23-548.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1654 ite 22 1205 1640 1203
1655 uext 22 1654 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:550.23-550.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1656 uext 1 1088 0 wrapper.uut.IBusSimplePlugin_decompressor_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:547.23-547.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1657 uext 1 1112 0 wrapper.uut.IBusSimplePlugin_decompressor_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:546.23-546.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1658 uext 22 1203 0 wrapper.uut.IBusSimplePlugin_decompressor_raw ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:565.23-565.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1659 uext 1 892 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:559.23-559.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1660 uext 1 1195 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:564.23-564.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1661 uext 1 894 0 wrapper.uut.IBusSimplePlugin_decompressor_unaligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:560.23-560.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1662 uext 1 814 0 wrapper.uut.IBusSimplePlugin_externalFlush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:478.23-478.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1663 ite 1 861 5 6
1664 ite 1 897 5 1663
1665 ite 1 813 5 1664
1666 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_correctionReg
1667 or 1 1665 1666
1668 uext 1 1667 0 wrapper.uut.IBusSimplePlugin_fetchPc_corrected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:488.23-488.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1669 uext 1 1665 0 wrapper.uut.IBusSimplePlugin_fetchPc_correction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:485.23-485.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1670 not 1 1121
1671 not 1 906
1672 or 1 1670 1671
1673 and 1 908 1672
1674 ite 1 1673 5 6
1675 not 1 1674
1676 and 1 1117 1675
1677 and 1 908 1676
1678 uext 1 1677 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:487.23-487.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1679 uext 1 1677 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:493.23-493.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1680 slice 95 902 31 1
1681 concat 22 1680 6
1682 uext 22 1681 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:483.23-483.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1683 uext 1 1676 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:482.23-482.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1684 uext 1 908 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:481.23-481.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1685 uext 22 1681 0 wrapper.uut.IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:495.23-495.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1686 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetchPc_pcRegPropagate ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:489.23-489.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1687 uext 22 842 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:497.23-497.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1688 uext 1 861 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:496.23-496.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1689 uext 22 868 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:499.23-499.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1690 uext 1 897 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:498.23-498.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1691 uext 1 807 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_cmd_hadBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:442.23-442.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1692 uext 22 900 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_finalPc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:445.23-445.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1693 state 22 wrapper.uut.execute_to_memory_PC
1694 state 1 wrapper.uut.execute_to_memory_IS_RVC
1695 not 1 1694
1696 slice 1 1693 1 1
1697 and 1 1695 1696
1698 ite 22 1697 899 1693
1699 uext 22 1698 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_sourceLastWord ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:446.23-446.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1700 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetcherHalt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:440.23-440.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1701 or 1 814 897
1702 uext 1 1701 0 wrapper.uut.IBusSimplePlugin_iBusRsp_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:527.23-527.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1703 uext 22 846 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:536.23-536.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1704 uext 22 885 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:538.23-538.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1705 uext 1 1115 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:535.23-535.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1706 uext 1 876 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:534.23-534.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1707 uext 1 897 0 wrapper.uut.IBusSimplePlugin_iBusRsp_redoFetch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:510.23-510.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1708 uext 1 1674 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:517.23-517.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1709 uext 22 1681 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:513.23-513.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1710 uext 1 1676 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:512.23-512.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1711 uext 1 908 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:511.23-511.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1712 uext 22 846 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:530.23-530.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1713 uext 1 1117 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:529.23-529.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1714 uext 1 860 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:528.23-528.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1715 uext 22 1681 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:516.23-516.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1716 uext 1 1117 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:515.23-515.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1717 and 1 908 1675
1718 uext 1 1717 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:514.23-514.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1719 uext 1 6 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:524.23-524.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1720 uext 22 846 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:520.23-520.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1721 uext 1 1117 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:519.23-519.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1722 uext 1 860 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:518.23-518.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1723 uext 22 846 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:523.23-523.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1724 uext 1 1117 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:522.23-522.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1725 uext 1 860 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:521.23-521.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1726 uext 1 1185 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:685.23-685.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1727 uext 1 1171 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:608.23-608.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1728 uext 22 910 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:607.23-607.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1729 uext 1 1088 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:604.23-604.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1730 uext 1 909 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:603.23-603.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1731 state 22 wrapper.uut.IBusSimplePlugin_injector_formal_rawInDecode
1732 uext 22 901 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:480.23-480.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1733 uext 1 813 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:479.23-479.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1734 redor 1 872
1735 or 1 1734 1701
1736 or 1 1116 1735
1737 and 1 871 1736
1738 uext 1 1737 0 wrapper.uut.IBusSimplePlugin_pending_dec ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:692.23-692.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1739 uext 1 1163 0 wrapper.uut.IBusSimplePlugin_pending_inc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:691.23-691.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1740 uext 298 1163 2
1741 add 298 1118 1740
1742 uext 298 1737 2
1743 sub 298 1741 1742
1744 uext 298 1743 0 wrapper.uut.IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:694.23-694.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1745 state 1 wrapper.uut.IBusSimplePlugin_predictor_writeLast_valid
1746 state 187 wrapper.uut.IBusSimplePlugin_predictor_writeLast_payload_address
1747 slice 187 846 11 2
1748 eq 1 1746 1747
1749 and 1 1745 1748
1750 uext 1 1749 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:648.23-648.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1751 state 629 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port1
1752 slice 23 1751 21 20
1753 uext 23 1752 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:643.23-643.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1754 slice 1 1751 22 22
1755 uext 1 1754 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:644.23-644.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1756 slice 63 1751 19 0
1757 uext 63 1756 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:642.23-642.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1758 slice 22 1751 54 23
1759 uext 22 1758 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:645.23-645.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1760 uext 1 878 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_predictionBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:682.23-682.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1761 uext 1 896 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_unalignedWordIssue ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:683.23-683.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1762 uext 1 857 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:657.23-657.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1763 uext 1 853 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:658.23-658.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1764 uext 23 843 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:660.23-660.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1765 uext 1 849 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:661.23-661.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1766 uext 63 845 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:659.23-659.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1767 uext 22 842 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:662.23-662.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1768 uext 1 857 0 wrapper.uut.IBusSimplePlugin_predictor_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:654.23-654.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1769 slice 187 1698 11 2
1770 ite 187 896 1747 1769
1771 uext 187 5 9
1772 sub 187 1770 1771
1773 uext 187 1772 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:624.23-624.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1774 eq 1 805 147
1775 uext 23 1774 1
1776 add 23 805 1775
1777 uext 23 5 1
1778 eq 1 805 1777
1779 uext 23 1778 1
1780 sub 23 1776 1779
1781 uext 23 806 1
1782 sub 23 805 1781
1783 not 1 806
1784 uext 23 1783 1
1785 add 23 1782 1784
1786 ite 23 801 1785 147
1787 ite 23 812 1786 1780
1788 ite 23 896 100 1787
1789 uext 23 1788 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:626.23-626.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1790 and 1 1696 1694
1791 uext 1 1790 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:627.23-627.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1792 slice 63 1698 31 12
1793 uext 63 1792 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:625.23-625.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1794 uext 22 900 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:628.23-628.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1795 ite 1 812 5 801
1796 and 1 787 799
1797 not 1 1796
1798 or 1 802 1797
1799 ite 1 1798 6 1795
1800 ite 1 896 5 1799
1801 uext 1 1800 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:623.23-623.80|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1802 uext 187 1770 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:630.23-630.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1803 uext 23 1788 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:632.23-632.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1804 uext 1 1790 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:633.23-633.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1805 uext 63 1792 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:631.23-631.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1806 uext 22 900 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:634.23-634.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1807 uext 1 1800 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:629.23-629.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1808 uext 1 853 0 wrapper.uut.IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:655.23-655.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1809 uext 1 857 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:663.23-663.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1810 uext 1 1103 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:664.23-664.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1811 uext 23 843 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:666.23-666.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1812 uext 1 849 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:667.23-667.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1813 uext 63 845 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:665.23-665.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1814 uext 22 842 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:668.23-668.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1815 uext 1 1182 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:675.23-675.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1816 uext 1 1180 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:676.23-676.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1817 uext 23 1178 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:678.23-678.81|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1818 uext 22 1176 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:680.23-680.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1819 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_exceptionDetected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:720.23-720.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1820 uext 22 846 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:709.23-709.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1821 uext 22 885 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:711.23-711.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1822 uext 1 1116 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:721.23-721.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1823 uext 1 1116 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:722.23-722.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1824 uext 22 846 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:716.23-716.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1825 uext 22 885 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:718.23-718.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1826 uext 1 1115 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:715.23-715.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1827 uext 1 876 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:714.23-714.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1828 uext 882 883 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3708.23-3708.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1829 uext 882 883 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3711.23-3711.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1830 uext 1 3 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3687.23-3687.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1831 uext 1 870 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.full ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3703.23-3703.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1832 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3685.23-3685.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1833 uext 1 870 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3686.23-3686.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1834 uext 22 885 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3684.23-3684.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1835 uext 1 1736 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3682.23-3682.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1836 uext 1 871 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3681.23-3681.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1837 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3679.23-3679.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1838 uext 22 881 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3680.23-3680.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1839 not 1 870
1840 uext 1 1839 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3678.23-3678.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1841 uext 1 869 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3677.23-3677.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1842 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3697.23-3697.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1843 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3698.23-3698.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1844 uext 1 1737 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popping ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3705.23-3705.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1845 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.ptrMatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3700.23-3700.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1846 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3693.23-3693.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1847 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3694.23-3694.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1848 and 1 869 1839
1849 uext 1 1848 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3704.23-3704.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1850 slice 1 883 0 0
1851 uext 1 1850 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3706.23-3706.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1852 uext 22 884 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3707.23-3707.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1853 uext 1 4 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3688.23-3688.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1854 ite 1 1848 5 6
1855 uext 1 1854 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Phase_l623 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3691.23-3691.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1856 uext 1 870 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1019 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3709.23-3709.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1857 neq 1 1848 1737
1858 uext 1 1857 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1032 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3710.23-3710.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1859 uext 1 870 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:78.23-78.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1860 uext 1 1737 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:708.23-708.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1861 uext 22 885 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:77.23-77.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1862 uext 1 1736 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:70.23-70.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1863 uext 1 871 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:75.23-75.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1864 uext 1 1839 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:74.23-74.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1865 uext 1 1735 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:707.23-707.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1866 uext 22 885 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:701.23-701.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1867 uext 1 1116 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:699.23-699.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1868 uext 1 875 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:698.23-698.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1869 state 1 wrapper.uut._zz_3
1870 ite 1 1869 5 1029
1871 ite 1 1870 5 6
1872 uext 1 1871 0 wrapper.uut._zz_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:344.23-344.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1873 ite 1 1800 5 6
1874 uext 1 1873 0 wrapper.uut._zz_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:375.23-375.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1875 concat 22 1044 1172
1876 uext 22 1875 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:98.23-98.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1877 uext 298 1172 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:99.23-99.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1878 slice 51 1203 15 0
1879 uext 51 1878 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:567.23-567.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1880 slice 298 1203 9 7
1881 concat 35 24 1880
1882 uext 35 1881 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:569.23-569.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1883 slice 1 1203 12 12
1884 slice 1 1203 12 12
1885 concat 23 1884 1883
1886 slice 1 1203 12 12
1887 concat 298 1886 1885
1888 slice 1 1203 12 12
1889 concat 25 1888 1887
1890 slice 1 1203 12 12
1891 concat 35 1890 1889
1892 slice 1 1203 12 12
1893 concat 911 1892 1891
1894 slice 1 1203 12 12
1895 concat 547 1894 1893
1896 slice 1 1203 12 12
1897 concat 109 1896 1895
1898 slice 1 1203 12 12
1899 concat 185 1898 1897
1900 slice 1 1203 12 12
1901 concat 187 1900 1899
1902 slice 1 1203 12 12
1903 concat 189 1902 1901
1904 slice 1 1203 12 12
1905 concat 39 1904 1903
1906 slice 1 1203 12 12
1907 concat 42 1906 1905
1908 slice 1 1203 12 12
1909 concat 45 1908 1907
1910 slice 1 1203 12 12
1911 concat 48 1910 1909
1912 uext 48 1911 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:578.23-578.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1913 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:579.23-579.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1914 slice 1 1203 12 12
1915 slice 1 1203 12 12
1916 concat 23 1915 1914
1917 slice 1 1203 12 12
1918 concat 298 1917 1916
1919 uext 298 1918 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:580.23-580.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1920 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:581.23-581.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1921 slice 1 1203 12 12
1922 slice 1 1203 12 12
1923 concat 23 1922 1921
1924 slice 1 1203 12 12
1925 concat 298 1924 1923
1926 slice 1 1203 12 12
1927 concat 25 1926 1925
1928 slice 1 1203 12 12
1929 concat 35 1928 1927
1930 slice 1 1203 12 12
1931 concat 911 1930 1929
1932 slice 1 1203 12 12
1933 concat 547 1932 1931
1934 slice 1 1203 12 12
1935 concat 109 1934 1933
1936 slice 1 1203 12 12
1937 concat 185 1936 1935
1938 slice 1 1203 12 12
1939 concat 187 1938 1937
1940 uext 187 1939 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:582.23-582.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1941 slice 298 1203 5 3
1942 concat 25 1941 6
1943 slice 1 1203 11 11
1944 concat 35 1943 1942
1945 slice 1 1203 2 2
1946 concat 911 1945 1944
1947 slice 1 1203 7 7
1948 concat 547 1947 1946
1949 slice 1 1203 6 6
1950 concat 109 1949 1948
1951 slice 23 1203 10 9
1952 concat 187 1951 1950
1953 slice 1 1203 8 8
1954 concat 189 1953 1952
1955 slice 1 1203 12 12
1956 concat 39 1955 1954
1957 slice 1 1203 12 12
1958 concat 42 1957 1956
1959 slice 1 1203 12 12
1960 concat 45 1959 1958
1961 slice 1 1203 12 12
1962 concat 48 1961 1960
1963 slice 1 1203 12 12
1964 concat 51 1963 1962
1965 slice 1 1203 12 12
1966 concat 54 1965 1964
1967 slice 1 1203 12 12
1968 concat 57 1967 1966
1969 slice 1 1203 12 12
1970 concat 60 1969 1968
1971 slice 1 1203 12 12
1972 concat 63 1971 1970
1973 slice 1 1203 12 12
1974 concat 66 1973 1972
1975 uext 66 1974 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:583.23-583.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1976 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:584.23-584.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1977 slice 1 1203 12 12
1978 slice 1 1203 12 12
1979 concat 23 1978 1977
1980 slice 1 1203 12 12
1981 concat 298 1980 1979
1982 slice 1 1203 12 12
1983 concat 25 1982 1981
1984 slice 1 1203 12 12
1985 concat 35 1984 1983
1986 uext 35 1985 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:585.23-585.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1987 slice 23 1203 4 3
1988 concat 298 1987 6
1989 slice 23 1203 11 10
1990 concat 35 1989 1988
1991 slice 1 1203 2 2
1992 concat 911 1991 1990
1993 slice 23 1203 6 5
1994 concat 109 1993 1992
1995 slice 1 1203 12 12
1996 concat 185 1995 1994
1997 slice 1 1203 12 12
1998 concat 187 1997 1996
1999 slice 1 1203 12 12
2000 concat 189 1999 1998
2001 slice 1 1203 12 12
2002 concat 39 2001 2000
2003 slice 1 1203 12 12
2004 concat 42 2003 2002
2005 uext 42 2004 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:586.23-586.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2006 uext 35 125 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:587.23-587.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2007 uext 35 1407 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:570.23-570.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2008 const 35 00001
2009 uext 35 2008 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:588.23-588.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2010 const 35 00010
2011 uext 35 2010 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_21 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:589.23-589.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2012 uext 1 1384 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:591.23-591.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2013 uext 298 1395 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:594.23-594.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2014 uext 298 1405 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:595.23-595.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2015 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:596.23-596.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2016 uext 547 1429 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_26 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:597.23-597.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2017 const 39 000000000000
2018 slice 35 1203 6 2
2019 concat 54 2018 2017
2020 slice 1 1203 12 12
2021 concat 57 2020 2019
2022 slice 1 1203 12 12
2023 concat 60 2022 2021
2024 slice 1 1203 12 12
2025 concat 63 2024 2023
2026 slice 1 1203 12 12
2027 concat 66 2026 2025
2028 slice 1 1203 12 12
2029 concat 69 2028 2027
2030 slice 1 1203 12 12
2031 concat 72 2030 2029
2032 slice 1 1203 12 12
2033 concat 75 2032 2031
2034 slice 1 1203 12 12
2035 concat 78 2034 2033
2036 slice 1 1203 12 12
2037 concat 81 2036 2035
2038 slice 1 1203 12 12
2039 concat 84 2038 2037
2040 slice 1 1203 12 12
2041 concat 27 2040 2039
2042 slice 1 1203 12 12
2043 concat 89 2042 2041
2044 slice 1 1203 12 12
2045 concat 92 2044 2043
2046 slice 1 1203 12 12
2047 concat 95 2046 2045
2048 slice 1 1203 12 12
2049 concat 22 2048 2047
2050 uext 22 2049 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_27 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:100.23-100.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2051 uext 1 1400 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:101.23-101.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2052 uext 1 1413 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:102.23-102.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2053 slice 1 1203 6 6
2054 concat 298 2053 100
2055 slice 298 1203 12 10
2056 concat 911 2055 2054
2057 slice 1 1203 5 5
2058 concat 547 2057 2056
2059 concat 39 125 2058
2060 uext 39 2059 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:571.23-571.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2061 uext 547 1243 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:103.23-103.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2062 uext 35 1249 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:104.23-104.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2063 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:105.23-105.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2064 uext 35 1232 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:106.23-106.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2065 slice 25 1203 12 9
2066 concat 911 2065 100
2067 slice 23 1203 8 7
2068 concat 109 2067 2066
2069 concat 39 376 2068
2070 uext 39 2069 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:107.23-107.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2071 uext 39 2069 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:108.23-108.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2072 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:572.23-572.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2073 slice 35 1203 6 2
2074 slice 1 1203 12 12
2075 concat 911 2074 2073
2076 slice 1 1203 12 12
2077 concat 547 2076 2075
2078 slice 1 1203 12 12
2079 concat 109 2078 2077
2080 slice 1 1203 12 12
2081 concat 185 2080 2079
2082 slice 1 1203 12 12
2083 concat 187 2082 2081
2084 slice 1 1203 12 12
2085 concat 189 2084 2083
2086 slice 1 1203 12 12
2087 concat 39 2086 2085
2088 uext 39 2087 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:573.23-573.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2089 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:574.23-574.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2090 uext 187 1939 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:575.23-575.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2091 uext 66 1974 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:576.23-576.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2092 uext 1 1233 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:577.23-577.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2093 concat 298 832 100
2094 concat 22 1044 2093
2095 uext 22 2094 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:96.23-96.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2096 uext 298 833 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:97.23-97.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2097 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:723.23-723.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2098 uext 1 1675 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:525.23-525.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2099 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:526.23-526.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2100 uext 298 1741 0 wrapper.uut._zz_IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:128.23-128.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2101 concat 298 100 1163
2102 uext 298 2101 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:129.23-129.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2103 uext 1 1163 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:130.23-130.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2104 concat 298 100 1737
2105 uext 298 2104 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:131.23-131.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2106 uext 1 1737 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:132.23-132.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2107 uext 187 1747 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:114.23-114.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2108 slice 92 846 31 2
2109 uext 92 2108 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:115.23-115.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2110 slice 92 902 31 2
2111 uext 92 2110 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:641.23-641.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2112 uext 629 1751 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:646.23-646.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2113 uext 92 2108 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:127.23-127.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2114 uext 23 1776 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:117.23-117.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2115 concat 23 6 1774
2116 uext 23 2115 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:118.23-118.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2117 uext 1 1774 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:119.23-119.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2118 concat 23 6 1778
2119 uext 23 2118 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:120.23-120.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2120 uext 1 1778 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:121.23-121.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2121 uext 23 1782 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:122.23-122.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2122 slice 1 805 1 1
2123 concat 23 6 2122
2124 uext 23 2123 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:123.23-123.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2125 uext 1 806 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:124.23-124.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2126 concat 23 6 1783
2127 uext 23 2126 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:125.23-125.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2128 uext 1 1783 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:126.23-126.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2129 slice 63 1698 31 12
2130 concat 69 1788 2129
2131 concat 72 1790 2130
2132 concat 629 900 2131
2133 uext 629 2132 0 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:111.23-111.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2134 uext 63 847 0 wrapper.uut._zz_IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:116.23-116.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2135 and 1 871 1734
2136 concat 298 100 2135
2137 uext 298 2136 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:133.23-133.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2138 uext 1 2135 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:134.23-134.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2139 uext 298 2104 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:135.23-135.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2140 uext 1 1737 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:136.23-136.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2141 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port0
2142 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port1
2143 slice 187 902 11 2
2144 uext 187 2143 0 wrapper.uut._zz__zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:113.23-113.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2145 slice 298 910 4 2
2146 concat 35 2145 100
2147 concat 22 1050 2146
2148 uext 22 2147 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:138.23-138.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2149 const 22 00000000000000000000000000000100
2150 uext 22 2149 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:139.23-139.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2151 slice 1 910 12 12
2152 uext 1 2151 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:148.23-148.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2153 const 60 0000000000000000000
2154 slice 1 910 12 12
2155 concat 42 2154 2017
2156 concat 22 2153 2155
2157 uext 22 2156 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:149.23-149.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2158 const 22 00000000000000000001000000000000
2159 uext 22 2158 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:150.23-150.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2160 slice 1 910 2 2
2161 slice 1 910 6 6
2162 concat 23 2161 2160
2163 uext 23 5 1
2164 eq 1 2162 2163
2165 slice 1 910 2 2
2166 slice 1 910 4 4
2167 concat 23 2166 2165
2168 uext 23 5 1
2169 eq 1 2167 2168
2170 eq 1 2162 147
2171 slice 1 910 2 2
2172 slice 1 910 4 4
2173 concat 23 2172 2171
2174 slice 1 910 13 13
2175 concat 298 2174 2173
2176 eq 1 2175 1386
2177 slice 1 910 2 2
2178 slice 23 910 5 4
2179 concat 298 2178 2177
2180 slice 1 910 30 30
2181 concat 25 2180 2179
2182 eq 1 2181 1339
2183 concat 23 2176 2170
2184 concat 298 2182 2183
2185 redor 1 2184
2186 const 78 0000000000000000000000000
2187 slice 23 910 4 3
2188 concat 35 2187 299
2189 concat 911 6 2188
2190 slice 1 910 6 6
2191 concat 547 2190 2189
2192 concat 22 2186 2191
2193 redor 1 2192
2194 not 1 2193
2195 slice 1 910 2 2
2196 slice 1 910 4 4
2197 concat 23 2196 2195
2198 slice 23 910 14 13
2199 concat 25 2198 2197
2200 uext 25 1386 1
2201 eq 1 2199 2200
2202 slice 1 910 2 2
2203 slice 1 910 4 4
2204 concat 23 2203 2202
2205 slice 1 910 14 14
2206 concat 298 2205 2204
2207 eq 1 2206 1386
2208 const 81 00000000000000000000000000
2209 slice 1 910 5 5
2210 concat 911 2209 125
2211 concat 22 2208 2210
2212 redor 1 2211
2213 not 1 2212
2214 slice 1 910 2 2
2215 concat 23 2214 2213
2216 redor 1 2215
2217 slice 298 910 6 4
2218 uext 298 147 1
2219 eq 1 2217 2218
2220 slice 1 910 2 2
2221 concat 23 2220 2219
2222 redor 1 2221
2223 slice 1 910 3 3
2224 slice 1 910 6 6
2225 concat 23 2224 2223
2226 eq 1 2225 143
2227 slice 1 910 3 3
2228 concat 25 2227 299
2229 concat 35 6 2228
2230 slice 1 910 5 5
2231 concat 911 2230 2229
2232 concat 22 2208 2231
2233 redor 1 2232
2234 not 1 2233
2235 slice 23 910 3 2
2236 uext 23 5 1
2237 eq 1 2235 2236
2238 concat 23 2234 2226
2239 concat 298 2237 2238
2240 slice 1 910 4 4
2241 concat 25 2240 2239
2242 redor 1 2241
2243 input 1
2244 input 1
2245 slice 1 910 12 12
2246 slice 1 910 14 14
2247 concat 23 2246 2245
2248 uext 23 5 1
2249 eq 1 2247 2248
2250 slice 1 910 4 4
2251 slice 1 910 13 13
2252 concat 23 2251 2250
2253 eq 1 2252 147
2254 concat 23 2253 2249
2255 redor 1 2254
2256 slice 23 910 13 12
2257 eq 1 2256 147
2258 concat 23 2169 2164
2259 concat 298 2185 2258
2260 concat 25 2194 2259
2261 concat 35 1057 2260
2262 concat 911 2201 2261
2263 concat 547 2207 2262
2264 concat 109 2216 2263
2265 concat 185 2222 2264
2266 concat 187 2242 2265
2267 concat 189 2243 2266
2268 slice 23 910 5 4
2269 concat 42 2268 2267
2270 concat 45 2244 2269
2271 concat 48 1075 2270
2272 concat 51 2255 2271
2273 concat 54 2257 2272
2274 uext 54 2273 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:151.23-151.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2275 uext 1 2257 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:152.23-152.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2276 uext 23 2254 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:153.23-153.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2277 const 22 00000000000000000010000000010000
2278 uext 22 2277 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:154.23-154.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2279 const 22 00000000000000000101000000000000
2280 uext 22 2279 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:155.23-155.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2281 uext 1 1075 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:156.23-156.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2282 const 22 00000000000000000000000000100100
2283 uext 22 2282 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:157.23-157.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2284 slice 1 910 3 3
2285 concat 25 2284 299
2286 concat 911 100 2285
2287 slice 1 910 6 6
2288 concat 547 2287 2286
2289 concat 22 2186 2288
2290 uext 22 2289 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:140.23-140.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2291 input 1
2292 uext 1 2291 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:158.23-158.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2293 input 1
2294 concat 23 2169 2164
2295 concat 298 2185 2294
2296 concat 25 2194 2295
2297 concat 35 1057 2296
2298 concat 911 2201 2297
2299 concat 547 2207 2298
2300 concat 109 2216 2299
2301 concat 185 2222 2300
2302 concat 187 2242 2301
2303 concat 189 2293 2302
2304 slice 23 910 5 4
2305 concat 42 2304 2303
2306 uext 42 2305 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:160.23-160.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2307 slice 1 910 5 5
2308 uext 1 2307 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:161.23-161.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2309 slice 1 910 4 4
2310 uext 1 2309 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:162.23-162.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2311 input 1
2312 uext 1 2311 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:163.23-163.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2313 uext 1 2242 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:166.23-166.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2314 uext 1 2226 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:167.23-167.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2315 const 22 00000000000000000000000001000000
2316 uext 22 2315 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:141.23-141.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2317 concat 23 2237 2234
2318 uext 23 2317 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:168.23-168.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2319 slice 23 910 3 2
2320 concat 25 2319 100
2321 concat 22 28 2320
2322 uext 22 2321 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:169.23-169.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2323 uext 22 2149 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:170.23-170.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2324 uext 22 2232 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:171.23-171.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2325 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:172.23-172.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2326 concat 23 2169 2164
2327 concat 298 2185 2326
2328 concat 25 2194 2327
2329 concat 35 1057 2328
2330 concat 911 2201 2329
2331 concat 547 2207 2330
2332 concat 109 2216 2331
2333 concat 185 2222 2332
2334 uext 185 2333 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:173.23-173.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2335 slice 1 910 2 2
2336 uext 1 2335 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_36 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:174.23-174.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2337 uext 1 2219 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:175.23-175.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2338 const 22 00000000000000000000000001110000
2339 uext 22 2338 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_38 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:176.23-176.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2340 uext 23 2215 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_39 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:177.23-177.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2341 slice 1 910 2 2
2342 slice 1 910 4 4
2343 concat 23 2342 2341
2344 slice 298 910 14 12
2345 concat 35 2344 2343
2346 eq 1 2345 1228
2347 uext 1 2346 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:142.23-142.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2348 uext 22 2211 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_40 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:178.23-178.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2349 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_41 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:179.23-179.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2350 uext 1 2207 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_42 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:180.23-180.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2351 const 185 000000000
2352 const 54 00000000000000000
2353 slice 1 910 2 2
2354 concat 298 2353 100
2355 concat 25 6 2354
2356 slice 1 910 4 4
2357 concat 35 2356 2355
2358 concat 45 2351 2357
2359 slice 1 910 14 14
2360 concat 48 2359 2358
2361 concat 22 2352 2360
2362 uext 22 2361 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_43 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:181.23-181.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2363 const 22 00000000000000000100000000010000
2364 uext 22 2363 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:182.23-182.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2365 uext 1 2201 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:183.23-183.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2366 uext 1 2201 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_46 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:184.23-184.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2367 concat 23 2169 2164
2368 concat 298 2185 2367
2369 concat 25 2194 2368
2370 concat 35 1057 2369
2371 uext 35 2370 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_47 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:185.23-185.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2372 concat 23 1049 1055
2373 uext 23 2372 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:186.23-186.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2374 uext 22 2149 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_49 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:187.23-187.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2375 uext 35 1386 2
2376 eq 1 2345 2375
2377 slice 1 910 2 2
2378 slice 1 910 4 4
2379 concat 23 2378 2377
2380 slice 23 910 13 12
2381 concat 25 2380 2379
2382 slice 1 910 30 30
2383 concat 35 2382 2381
2384 eq 1 2383 1228
2385 concat 23 2384 2376
2386 uext 23 2385 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:143.23-143.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2387 uext 1 2194 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_50 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:188.23-188.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2388 const 22 00000000000000000000000001011000
2389 uext 22 2388 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_51 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:189.23-189.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2390 uext 1 2185 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_52 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:190.23-190.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2391 uext 1 2170 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_53 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:191.23-191.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2392 uext 1 2176 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:192.23-192.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2393 uext 1 2182 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_55 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:193.23-193.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2394 concat 23 2169 2164
2395 uext 23 2394 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:194.23-194.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2396 uext 1 2169 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:195.23-195.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2397 uext 1 2164 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:196.23-196.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2398 const 22 01000000000000000011000000010100
2399 uext 22 2398 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:144.23-144.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2400 const 22 00000000000000000111000000010100
2401 uext 22 2400 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:145.23-145.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2402 slice 1 910 2 2
2403 slice 23 910 6 5
2404 concat 298 2403 2402
2405 uext 298 143 1
2406 eq 1 2404 2405
2407 uext 1 2406 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:146.23-146.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2408 const 22 00000000000000000000000001100100
2409 uext 22 2408 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:147.23-147.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2410 uext 22 1875 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:109.23-109.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2411 uext 298 1172 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:110.23-110.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2412 uext 298 1172 0 wrapper.uut._zz__zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:202.23-202.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2413 uext 35 1022 0 wrapper.uut._zz__zz_decode_SRC1_1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:203.23-203.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2414 slice 35 910 11 7
2415 slice 547 910 31 25
2416 concat 39 2415 2414
2417 uext 39 2416 0 wrapper.uut._zz__zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:204.23-204.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2418 slice 187 761 30 21
2419 slice 1 761 20 20
2420 concat 189 2419 2418
2421 slice 109 761 19 12
2422 concat 60 2421 2420
2423 slice 1 761 31 31
2424 concat 63 2423 2422
2425 uext 63 2424 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:212.23-212.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2426 slice 25 761 11 8
2427 slice 911 761 30 25
2428 concat 187 2427 2426
2429 slice 1 761 7 7
2430 concat 189 2429 2428
2431 slice 1 761 31 31
2432 concat 39 2431 2430
2433 uext 39 2432 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:213.23-213.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2434 slice 1 744 31 31
2435 slice 1 745 31 31
2436 state 1 wrapper.uut.decode_to_execute_SRC_LESS_UNSIGNED
2437 ite 1 2436 2435 2434
2438 slice 1 755 31 31
2439 eq 1 2434 2435
2440 ite 1 2439 2438 2437
2441 uext 1 2440 0 wrapper.uut._zz__zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:201.23-201.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2442 uext 22 775 0 wrapper.uut._zz_dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:726.23-726.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2443 uext 1 6 0 wrapper.uut._zz_dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:724.23-724.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2444 slice 1 910 12 12
2445 concat 23 2444 2257
2446 uext 23 2445 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:256.23-256.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2447 uext 23 2445 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:350.23-350.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2448 uext 23 2445 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:748.23-748.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2449 concat 23 2207 2201
2450 uext 23 2449 0 wrapper.uut._zz_decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:268.23-268.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2451 uext 23 2449 0 wrapper.uut._zz_decode_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:352.23-352.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2452 uext 23 2449 0 wrapper.uut._zz_decode_ALU_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:746.23-746.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2453 eq 1 2225 147
2454 slice 298 910 4 2
2455 uext 298 5 2
2456 eq 1 2454 2455
2457 concat 23 2456 2226
2458 redor 1 2457
2459 concat 23 2458 2453
2460 uext 23 2459 0 wrapper.uut._zz_decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:246.23-246.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2461 uext 23 2459 0 wrapper.uut._zz_decode_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:348.23-348.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2462 input 1
2463 input 1
2464 redor 1 2385
2465 concat 23 2169 2164
2466 concat 298 2185 2465
2467 concat 25 2194 2466
2468 concat 35 1057 2467
2469 concat 911 2201 2468
2470 concat 547 2207 2469
2471 concat 109 2216 2470
2472 concat 185 2222 2471
2473 concat 187 2242 2472
2474 concat 189 2462 2473
2475 slice 23 910 5 4
2476 concat 42 2475 2474
2477 concat 45 2463 2476
2478 concat 48 1075 2477
2479 concat 51 2255 2478
2480 concat 54 2257 2479
2481 slice 1 910 12 12
2482 concat 57 2481 2480
2483 concat 60 2406 2482
2484 concat 63 2464 2483
2485 concat 66 2346 2484
2486 concat 69 2453 2485
2487 concat 72 2458 2486
2488 uext 72 2487 0 wrapper.uut._zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:740.23-740.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2489 uext 1 1055 0 wrapper.uut._zz_decode_BRANCH_CTRL_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:741.23-741.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2490 uext 1 2335 0 wrapper.uut._zz_decode_BRANCH_CTRL_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:742.23-742.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2491 uext 1 2226 0 wrapper.uut._zz_decode_BRANCH_CTRL_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:743.23-743.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2492 uext 1 2309 0 wrapper.uut._zz_decode_BRANCH_CTRL_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:744.23-744.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2493 uext 23 2459 0 wrapper.uut._zz_decode_BRANCH_CTRL_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:750.23-750.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2494 ite 22 1186 1176 1174
2495 uext 22 2494 0 wrapper.uut._zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:378.23-378.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2496 const 22 00000000000000000100000001111111
2497 uext 22 2496 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:84.23-84.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2498 const 911 000000
2499 const 57 000000000000000000
2500 slice 547 910 6 0
2501 concat 42 2498 2500
2502 slice 1 910 13 13
2503 concat 45 2502 2501
2504 concat 22 2499 2503
2505 uext 22 2504 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:85.23-85.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2506 uext 1 980 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:94.23-94.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2507 concat 23 935 932
2508 uext 23 2507 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:95.23-95.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2509 const 22 00000000000000000010000000010011
2510 uext 22 2509 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:86.23-86.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2511 uext 1 917 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:87.23-87.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2512 uext 1 922 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:88.23-88.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2513 concat 23 935 932
2514 concat 298 980 2513
2515 concat 25 972 2514
2516 concat 35 940 2515
2517 concat 911 946 2516
2518 concat 547 953 2517
2519 concat 109 962 2518
2520 uext 109 2519 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:89.23-89.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2521 const 22 00000000000000000110000001111111
2522 uext 22 2521 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:90.23-90.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2523 slice 547 910 6 0
2524 concat 78 2499 2523
2525 slice 547 910 31 25
2526 concat 22 2525 2524
2527 uext 22 2526 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:91.23-91.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2528 const 22 00000000000000000000000000110011
2529 uext 22 2528 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:92.23-92.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2530 uext 1 972 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:93.23-93.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2531 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:198.23-198.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2532 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:200.23-200.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2533 concat 23 2346 2464
2534 uext 23 2533 0 wrapper.uut._zz_decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:252.23-252.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2535 uext 23 2533 0 wrapper.uut._zz_decode_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:349.23-349.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2536 uext 23 2533 0 wrapper.uut._zz_decode_SHIFT_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:749.23-749.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2537 uext 22 2141 0 wrapper.uut._zz_decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:331.23-331.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2538 slice 35 910 19 15
2539 concat 22 1050 2538
2540 slice 63 910 31 12
2541 concat 22 2540 2017
2542 uext 23 5 1
2543 eq 1 2394 2542
2544 ite 22 2543 2541 2539
2545 eq 1 2394 147
2546 ite 22 2545 1875 2544
2547 redor 1 2394
2548 not 1 2547
2549 ite 22 2548 2141 2546
2550 uext 22 2549 0 wrapper.uut._zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:762.23-762.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2551 uext 23 2394 0 wrapper.uut._zz_decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:333.23-333.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2552 uext 23 2394 0 wrapper.uut._zz_decode_SRC1_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:353.23-353.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2553 uext 23 2394 0 wrapper.uut._zz_decode_SRC1_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:745.23-745.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2554 uext 22 1169 0 wrapper.uut._zz_decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:327.23-327.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2555 uext 22 2142 0 wrapper.uut._zz_decode_SRC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:328.23-328.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2556 slice 1 910 31 31
2557 uext 1 2556 0 wrapper.uut._zz_decode_SRC2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:763.23-763.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2558 slice 1 910 31 31
2559 slice 1 910 31 31
2560 concat 23 2559 2558
2561 slice 1 910 31 31
2562 concat 298 2561 2560
2563 slice 1 910 31 31
2564 concat 25 2563 2562
2565 slice 1 910 31 31
2566 concat 35 2565 2564
2567 slice 1 910 31 31
2568 concat 911 2567 2566
2569 slice 1 910 31 31
2570 concat 547 2569 2568
2571 slice 1 910 31 31
2572 concat 109 2571 2570
2573 slice 1 910 31 31
2574 concat 185 2573 2572
2575 slice 1 910 31 31
2576 concat 187 2575 2574
2577 slice 1 910 31 31
2578 concat 189 2577 2576
2579 slice 1 910 31 31
2580 concat 39 2579 2578
2581 slice 1 910 31 31
2582 concat 42 2581 2580
2583 slice 1 910 31 31
2584 concat 45 2583 2582
2585 slice 1 910 31 31
2586 concat 48 2585 2584
2587 slice 1 910 31 31
2588 concat 51 2587 2586
2589 slice 1 910 31 31
2590 concat 54 2589 2588
2591 slice 1 910 31 31
2592 concat 57 2591 2590
2593 slice 1 910 31 31
2594 concat 60 2593 2592
2595 slice 1 910 31 31
2596 concat 63 2595 2594
2597 uext 63 2596 0 wrapper.uut._zz_decode_SRC2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:764.23-764.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2598 uext 1 2556 0 wrapper.uut._zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:765.23-765.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2599 uext 63 2596 0 wrapper.uut._zz_decode_SRC2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:766.23-766.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2600 slice 35 910 11 7
2601 slice 547 910 31 25
2602 concat 39 2601 2600
2603 slice 1 910 31 31
2604 concat 42 2603 2602
2605 slice 1 910 31 31
2606 concat 45 2605 2604
2607 slice 1 910 31 31
2608 concat 48 2607 2606
2609 slice 1 910 31 31
2610 concat 51 2609 2608
2611 slice 1 910 31 31
2612 concat 54 2611 2610
2613 slice 1 910 31 31
2614 concat 57 2613 2612
2615 slice 1 910 31 31
2616 concat 60 2615 2614
2617 slice 1 910 31 31
2618 concat 63 2617 2616
2619 slice 1 910 31 31
2620 concat 66 2619 2618
2621 slice 1 910 31 31
2622 concat 69 2621 2620
2623 slice 1 910 31 31
2624 concat 72 2623 2622
2625 slice 1 910 31 31
2626 concat 75 2625 2624
2627 slice 1 910 31 31
2628 concat 78 2627 2626
2629 slice 1 910 31 31
2630 concat 81 2629 2628
2631 slice 1 910 31 31
2632 concat 84 2631 2630
2633 slice 1 910 31 31
2634 concat 27 2633 2632
2635 slice 1 910 31 31
2636 concat 89 2635 2634
2637 slice 1 910 31 31
2638 concat 92 2637 2636
2639 slice 1 910 31 31
2640 concat 95 2639 2638
2641 slice 1 910 31 31
2642 concat 22 2641 2640
2643 concat 23 2222 2216
2644 eq 1 2643 147
2645 ite 22 2644 2642 1169
2646 slice 39 910 31 20
2647 slice 1 910 31 31
2648 concat 42 2647 2646
2649 slice 1 910 31 31
2650 concat 45 2649 2648
2651 slice 1 910 31 31
2652 concat 48 2651 2650
2653 slice 1 910 31 31
2654 concat 51 2653 2652
2655 slice 1 910 31 31
2656 concat 54 2655 2654
2657 slice 1 910 31 31
2658 concat 57 2657 2656
2659 slice 1 910 31 31
2660 concat 60 2659 2658
2661 slice 1 910 31 31
2662 concat 63 2661 2660
2663 slice 1 910 31 31
2664 concat 66 2663 2662
2665 slice 1 910 31 31
2666 concat 69 2665 2664
2667 slice 1 910 31 31
2668 concat 72 2667 2666
2669 slice 1 910 31 31
2670 concat 75 2669 2668
2671 slice 1 910 31 31
2672 concat 78 2671 2670
2673 slice 1 910 31 31
2674 concat 81 2673 2672
2675 slice 1 910 31 31
2676 concat 84 2675 2674
2677 slice 1 910 31 31
2678 concat 27 2677 2676
2679 slice 1 910 31 31
2680 concat 89 2679 2678
2681 slice 1 910 31 31
2682 concat 92 2681 2680
2683 slice 1 910 31 31
2684 concat 95 2683 2682
2685 slice 1 910 31 31
2686 concat 22 2685 2684
2687 uext 23 5 1
2688 eq 1 2643 2687
2689 ite 22 2688 2686 2645
2690 redor 1 2643
2691 not 1 2690
2692 ite 22 2691 2142 2689
2693 uext 22 2692 0 wrapper.uut._zz_decode_SRC2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:767.23-767.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2694 uext 23 2643 0 wrapper.uut._zz_decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:330.23-330.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2695 uext 23 2643 0 wrapper.uut._zz_decode_SRC2_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:351.23-351.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2696 uext 23 2643 0 wrapper.uut._zz_decode_SRC2_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:747.23-747.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2697 uext 23 2445 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:257.23-257.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2698 uext 23 2445 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:258.23-258.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2699 uext 23 2449 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:269.23-269.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2700 uext 23 2449 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:270.23-270.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2701 uext 23 2459 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:247.23-247.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2702 uext 23 2459 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:248.23-248.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2703 uext 23 2533 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:253.23-253.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2704 uext 23 2533 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:254.23-254.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2705 state 23 wrapper.uut.decode_to_execute_ALU_BITWISE_CTRL
2706 uext 23 2705 0 wrapper.uut._zz_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:343.23-343.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2707 state 23 wrapper.uut.decode_to_execute_ALU_CTRL
2708 uext 23 2707 0 wrapper.uut._zz_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:339.23-339.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2709 state 23 wrapper.uut.decode_to_execute_BRANCH_CTRL
2710 uext 23 2709 0 wrapper.uut._zz_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:309.23-309.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2711 not 1 2440
2712 slice 1 761 12 12
2713 slice 1 761 14 14
2714 concat 23 2713 2712
2715 eq 1 2714 143
2716 ite 1 2715 2711 2440
2717 eq 1 744 745
2718 not 1 2717
2719 slice 298 761 14 12
2720 uext 298 5 2
2721 eq 1 2719 2720
2722 ite 1 2721 2718 2716
2723 redor 1 2719
2724 not 1 2723
2725 ite 1 2724 2717 2722
2726 uext 1 2725 0 wrapper.uut._zz_execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:801.23-801.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2727 eq 1 2709 143
2728 eq 1 2709 147
2729 concat 23 2728 2727
2730 redor 1 2729
2731 ite 1 2730 5 2725
2732 redor 1 2709
2733 not 1 2732
2734 ite 1 2733 6 2731
2735 uext 1 2734 0 wrapper.uut._zz_execute_BRANCH_DO_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:802.23-802.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2736 slice 1 761 31 31
2737 uext 1 2736 0 wrapper.uut._zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:804.23-804.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2738 slice 1 761 31 31
2739 slice 1 761 31 31
2740 concat 23 2739 2738
2741 slice 1 761 31 31
2742 concat 298 2741 2740
2743 slice 1 761 31 31
2744 concat 25 2743 2742
2745 slice 1 761 31 31
2746 concat 35 2745 2744
2747 slice 1 761 31 31
2748 concat 911 2747 2746
2749 slice 1 761 31 31
2750 concat 547 2749 2748
2751 slice 1 761 31 31
2752 concat 109 2751 2750
2753 slice 1 761 31 31
2754 concat 185 2753 2752
2755 slice 1 761 31 31
2756 concat 187 2755 2754
2757 slice 1 761 31 31
2758 concat 189 2757 2756
2759 uext 189 2758 0 wrapper.uut._zz_execute_BRANCH_SRC22_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:805.23-805.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2760 uext 1 2736 0 wrapper.uut._zz_execute_BRANCH_SRC22_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:806.23-806.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2761 slice 1 761 31 31
2762 slice 1 761 31 31
2763 concat 23 2762 2761
2764 slice 1 761 31 31
2765 concat 298 2764 2763
2766 slice 1 761 31 31
2767 concat 25 2766 2765
2768 slice 1 761 31 31
2769 concat 35 2768 2767
2770 slice 1 761 31 31
2771 concat 911 2770 2769
2772 slice 1 761 31 31
2773 concat 547 2772 2771
2774 slice 1 761 31 31
2775 concat 109 2774 2773
2776 slice 1 761 31 31
2777 concat 185 2776 2775
2778 slice 1 761 31 31
2779 concat 187 2778 2777
2780 slice 1 761 31 31
2781 concat 189 2780 2779
2782 slice 1 761 31 31
2783 concat 39 2782 2781
2784 slice 1 761 31 31
2785 concat 42 2784 2783
2786 slice 1 761 31 31
2787 concat 45 2786 2785
2788 slice 1 761 31 31
2789 concat 48 2788 2787
2790 slice 1 761 31 31
2791 concat 51 2790 2789
2792 slice 1 761 31 31
2793 concat 54 2792 2791
2794 slice 1 761 31 31
2795 concat 57 2794 2793
2796 slice 1 761 31 31
2797 concat 60 2796 2795
2798 slice 1 761 31 31
2799 concat 63 2798 2797
2800 uext 63 2799 0 wrapper.uut._zz_execute_BRANCH_SRC22_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:807.23-807.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2801 uext 1 2736 0 wrapper.uut._zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:808.23-808.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2802 slice 1 761 31 31
2803 slice 1 761 31 31
2804 concat 23 2803 2802
2805 slice 1 761 31 31
2806 concat 298 2805 2804
2807 slice 1 761 31 31
2808 concat 25 2807 2806
2809 slice 1 761 31 31
2810 concat 35 2809 2808
2811 slice 1 761 31 31
2812 concat 911 2811 2810
2813 slice 1 761 31 31
2814 concat 547 2813 2812
2815 slice 1 761 31 31
2816 concat 109 2815 2814
2817 slice 1 761 31 31
2818 concat 185 2817 2816
2819 slice 1 761 31 31
2820 concat 187 2819 2818
2821 slice 1 761 31 31
2822 concat 189 2821 2820
2823 slice 1 761 31 31
2824 concat 39 2823 2822
2825 slice 1 761 31 31
2826 concat 42 2825 2824
2827 slice 1 761 31 31
2828 concat 45 2827 2826
2829 slice 1 761 31 31
2830 concat 48 2829 2828
2831 slice 1 761 31 31
2832 concat 51 2831 2830
2833 slice 1 761 31 31
2834 concat 54 2833 2832
2835 slice 1 761 31 31
2836 concat 57 2835 2834
2837 slice 1 761 31 31
2838 concat 60 2837 2836
2839 uext 60 2838 0 wrapper.uut._zz_execute_BRANCH_SRC22_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:809.23-809.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2840 slice 25 761 11 8
2841 concat 35 2840 6
2842 slice 911 761 30 25
2843 concat 189 2842 2841
2844 slice 1 761 7 7
2845 concat 39 2844 2843
2846 slice 1 761 31 31
2847 concat 42 2846 2845
2848 slice 1 761 31 31
2849 concat 45 2848 2847
2850 slice 1 761 31 31
2851 concat 48 2850 2849
2852 slice 1 761 31 31
2853 concat 51 2852 2851
2854 slice 1 761 31 31
2855 concat 54 2854 2853
2856 slice 1 761 31 31
2857 concat 57 2856 2855
2858 slice 1 761 31 31
2859 concat 60 2858 2857
2860 slice 1 761 31 31
2861 concat 63 2860 2859
2862 slice 39 761 31 20
2863 slice 1 761 31 31
2864 concat 42 2863 2862
2865 slice 1 761 31 31
2866 concat 45 2865 2864
2867 slice 1 761 31 31
2868 concat 48 2867 2866
2869 slice 1 761 31 31
2870 concat 51 2869 2868
2871 slice 1 761 31 31
2872 concat 54 2871 2870
2873 slice 1 761 31 31
2874 concat 57 2873 2872
2875 slice 1 761 31 31
2876 concat 60 2875 2874
2877 slice 1 761 31 31
2878 concat 63 2877 2876
2879 ite 63 2727 2878 2861
2880 slice 187 761 30 21
2881 concat 189 2880 6
2882 slice 1 761 20 20
2883 concat 39 2882 2881
2884 slice 109 761 19 12
2885 concat 63 2884 2883
2886 ite 63 2728 2885 2879
2887 slice 1 761 31 31
2888 concat 66 2887 2886
2889 slice 1 761 31 31
2890 concat 69 2889 2888
2891 slice 1 761 31 31
2892 concat 72 2891 2890
2893 slice 1 761 31 31
2894 concat 75 2893 2892
2895 slice 1 761 31 31
2896 concat 78 2895 2894
2897 slice 1 761 31 31
2898 concat 81 2897 2896
2899 slice 1 761 31 31
2900 concat 84 2899 2898
2901 slice 1 761 31 31
2902 concat 27 2901 2900
2903 slice 1 761 31 31
2904 concat 89 2903 2902
2905 slice 1 761 31 31
2906 concat 92 2905 2904
2907 slice 1 761 31 31
2908 concat 95 2907 2906
2909 slice 1 761 31 31
2910 concat 22 2909 2908
2911 uext 22 2910 0 wrapper.uut._zz_execute_BRANCH_SRC22_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:810.23-810.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2912 const 25 0011
2913 ite 25 764 2912 944
2914 ite 25 774 1608 2913
2915 uext 25 2914 0 wrapper.uut._zz_execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:728.23-728.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2916 slice 1 744 31 31
2917 slice 1 744 30 30
2918 concat 23 2917 2916
2919 slice 1 744 29 29
2920 concat 298 2919 2918
2921 slice 1 744 28 28
2922 concat 25 2921 2920
2923 slice 1 744 27 27
2924 concat 35 2923 2922
2925 slice 1 744 26 26
2926 concat 911 2925 2924
2927 slice 1 744 25 25
2928 concat 547 2927 2926
2929 slice 1 744 24 24
2930 concat 109 2929 2928
2931 slice 1 744 23 23
2932 concat 185 2931 2930
2933 slice 1 744 22 22
2934 concat 187 2933 2932
2935 slice 1 744 21 21
2936 concat 189 2935 2934
2937 slice 1 744 20 20
2938 concat 39 2937 2936
2939 slice 1 744 19 19
2940 concat 42 2939 2938
2941 slice 1 744 18 18
2942 concat 45 2941 2940
2943 slice 1 744 17 17
2944 concat 48 2943 2942
2945 slice 1 744 16 16
2946 concat 51 2945 2944
2947 slice 1 744 15 15
2948 concat 54 2947 2946
2949 slice 1 744 14 14
2950 concat 57 2949 2948
2951 slice 1 744 13 13
2952 concat 60 2951 2950
2953 slice 1 744 12 12
2954 concat 63 2953 2952
2955 slice 1 744 11 11
2956 concat 66 2955 2954
2957 slice 1 744 10 10
2958 concat 69 2957 2956
2959 slice 1 744 9 9
2960 concat 72 2959 2958
2961 slice 1 744 8 8
2962 concat 75 2961 2960
2963 slice 1 744 7 7
2964 concat 78 2963 2962
2965 slice 1 744 6 6
2966 concat 81 2965 2964
2967 slice 1 744 5 5
2968 concat 84 2967 2966
2969 slice 1 744 4 4
2970 concat 27 2969 2968
2971 slice 1 744 3 3
2972 concat 89 2971 2970
2973 slice 1 744 2 2
2974 concat 92 2973 2972
2975 slice 1 744 1 1
2976 concat 95 2975 2974
2977 slice 1 744 0 0
2978 concat 22 2977 2976
2979 uext 22 2978 0 wrapper.uut._zz_execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:771.23-771.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2980 state 1 wrapper.uut.decode_to_execute_IS_RVC
2981 ite 298 2980 1170 362
2982 concat 22 1044 2981
2983 uext 22 2982 0 wrapper.uut._zz_execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:79.23-79.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2984 uext 298 2981 0 wrapper.uut._zz_execute_NEXT_PC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:80.23-80.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2985 concat 22 751 2440
2986 uext 23 5 1
2987 eq 1 2707 2986
2988 ite 22 2987 2985 755
2989 xor 22 744 745
2990 or 22 744 745
2991 uext 23 5 1
2992 eq 1 2705 2991
2993 ite 22 2992 2990 2989
2994 and 22 744 745
2995 eq 1 2705 147
2996 ite 22 2995 2994 2993
2997 eq 1 2707 147
2998 ite 22 2997 2996 2988
2999 uext 22 2998 0 wrapper.uut._zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:761.23-761.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3000 state 23 wrapper.uut.decode_to_execute_SHIFT_CTRL
3001 uext 23 3000 0 wrapper.uut._zz_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:323.23-323.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3002 uext 23 5 1
3003 eq 1 3000 3002
3004 ite 22 3003 2978 744
3005 eq 1 3000 143
3006 slice 1 3004 31 31
3007 and 1 3005 3006
3008 concat 882 3007 3004
3009 slice 35 745 4 0
3010 uext 882 3009 28
3011 sra 882 3008 3010
3012 slice 22 3011 31 0
3013 uext 22 3012 0 wrapper.uut._zz_execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:81.23-81.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3014 input 1
3015 concat 882 3014 3012
3016 uext 882 3015 0 wrapper.uut._zz_execute_SHIFT_RIGHT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:82.23-82.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3017 uext 882 3008 0 wrapper.uut._zz_execute_SHIFT_RIGHT_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:83.23-83.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3018 uext 22 753 0 wrapper.uut._zz_execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:205.23-205.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3019 uext 22 749 0 wrapper.uut._zz_execute_SrcPlugin_addSub_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:206.23-206.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3020 uext 22 744 0 wrapper.uut._zz_execute_SrcPlugin_addSub_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:207.23-207.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3021 uext 22 748 0 wrapper.uut._zz_execute_SrcPlugin_addSub_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:208.23-208.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3022 uext 22 752 0 wrapper.uut._zz_execute_SrcPlugin_addSub_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:209.23-209.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3023 const 22 00000000000000000000000000000001
3024 uext 22 3023 0 wrapper.uut._zz_execute_SrcPlugin_addSub_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:210.23-210.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3025 uext 22 30 0 wrapper.uut._zz_execute_SrcPlugin_addSub_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:211.23-211.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3026 uext 23 3000 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:249.23-249.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3027 uext 23 3000 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:250.23-250.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3028 state 23 wrapper.uut.execute_to_memory_SHIFT_CTRL
3029 uext 23 3028 0 wrapper.uut._zz_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:321.23-321.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3030 state 22 wrapper.uut.execute_to_memory_FORMAL_PC_NEXT
3031 ite 22 813 901 3030
3032 uext 22 3031 0 wrapper.uut._zz_memory_to_writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:376.23-376.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3033 state 22 wrapper.uut.execute_to_memory_SHIFT_RIGHT
3034 eq 1 3028 147
3035 eq 1 3028 143
3036 concat 23 3035 3034
3037 redor 1 3036
3038 ite 22 3037 3033 1152
3039 slice 1 3033 31 31
3040 slice 1 3033 30 30
3041 concat 23 3040 3039
3042 slice 1 3033 29 29
3043 concat 298 3042 3041
3044 slice 1 3033 28 28
3045 concat 25 3044 3043
3046 slice 1 3033 27 27
3047 concat 35 3046 3045
3048 slice 1 3033 26 26
3049 concat 911 3048 3047
3050 slice 1 3033 25 25
3051 concat 547 3050 3049
3052 slice 1 3033 24 24
3053 concat 109 3052 3051
3054 slice 1 3033 23 23
3055 concat 185 3054 3053
3056 slice 1 3033 22 22
3057 concat 187 3056 3055
3058 slice 1 3033 21 21
3059 concat 189 3058 3057
3060 slice 1 3033 20 20
3061 concat 39 3060 3059
3062 slice 1 3033 19 19
3063 concat 42 3062 3061
3064 slice 1 3033 18 18
3065 concat 45 3064 3063
3066 slice 1 3033 17 17
3067 concat 48 3066 3065
3068 slice 1 3033 16 16
3069 concat 51 3068 3067
3070 slice 1 3033 15 15
3071 concat 54 3070 3069
3072 slice 1 3033 14 14
3073 concat 57 3072 3071
3074 slice 1 3033 13 13
3075 concat 60 3074 3073
3076 slice 1 3033 12 12
3077 concat 63 3076 3075
3078 slice 1 3033 11 11
3079 concat 66 3078 3077
3080 slice 1 3033 10 10
3081 concat 69 3080 3079
3082 slice 1 3033 9 9
3083 concat 72 3082 3081
3084 slice 1 3033 8 8
3085 concat 75 3084 3083
3086 slice 1 3033 7 7
3087 concat 78 3086 3085
3088 slice 1 3033 6 6
3089 concat 81 3088 3087
3090 slice 1 3033 5 5
3091 concat 84 3090 3089
3092 slice 1 3033 4 4
3093 concat 27 3092 3091
3094 slice 1 3033 3 3
3095 concat 89 3094 3093
3096 slice 1 3033 2 2
3097 concat 92 3096 3095
3098 slice 1 3033 1 1
3099 concat 95 3098 3097
3100 slice 1 3033 0 0
3101 concat 22 3100 3099
3102 uext 23 5 1
3103 eq 1 3028 3102
3104 ite 22 3103 3101 3038
3105 ite 22 787 3104 1152
3106 uext 22 3105 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:319.23-319.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3107 uext 22 3101 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:773.23-773.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3108 uext 1 128 0 wrapper.uut._zz_rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:386.23-386.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3109 uext 22 218 0 wrapper.uut._zz_rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:385.23-385.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3110 input 547
3111 concat 22 3110 126
3112 uext 22 3111 0 wrapper.uut._zz_rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:388.23-388.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3113 uext 1 32 0 wrapper.uut._zz_rvfi_rs1_addr_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:389.23-389.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3114 uext 1 255 0 wrapper.uut._zz_rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:387.23-387.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3115 state 1 wrapper.uut.memory_to_writeBack_FORMAL_HALT
3116 uext 1 3115 0 wrapper.uut._zz_when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:381.23-381.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3117 state 1 wrapper.uut.execute_to_memory_FORMAL_HALT
3118 ite 1 790 5 3117
3119 uext 1 3118 0 wrapper.uut._zz_when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:382.23-382.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3120 state 1 wrapper.uut.decode_to_execute_FORMAL_HALT
3121 ite 1 814 6 3120
3122 uext 1 3121 0 wrapper.uut._zz_when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:383.23-383.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3123 ite 1 814 6 1020
3124 uext 1 3123 0 wrapper.uut._zz_when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:384.23-384.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3125 uext 1 184 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:734.23-734.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3126 uext 22 211 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:735.23-735.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3127 uext 1 161 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:736.23-736.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3128 uext 22 178 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:737.23-737.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3129 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:44.23-44.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3130 uext 22 755 0 wrapper.uut.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:38.23-38.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3131 uext 22 775 0 wrapper.uut.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:39.23-39.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3132 uext 23 762 0 wrapper.uut.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:40.23-40.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3133 uext 1 778 0 wrapper.uut.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:37.23-37.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3134 uext 1 780 0 wrapper.uut.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:36.23-36.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3135 uext 1 826 0 wrapper.uut.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:35.23-35.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3136 uext 22 828 0 wrapper.uut.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:43.23-43.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3137 uext 1 6 0 wrapper.uut.dBus_rsp_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:42.23-42.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3138 uext 1 795 0 wrapper.uut.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:41.23-41.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3139 uext 22 910 0 wrapper.uut.decodeExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:456.23-456.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3140 const 25 0010
3141 uext 25 3140 0 wrapper.uut.decodeExceptionPort_payload_code ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:455.23-455.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3142 uext 1 1019 0 wrapper.uut.decodeExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:454.23-454.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3143 uext 23 2445 0 wrapper.uut.decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:255.23-255.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3144 uext 23 2449 0 wrapper.uut.decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:267.23-267.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3145 uext 23 2459 0 wrapper.uut.decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:245.23-245.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3146 uext 1 2311 0 wrapper.uut.decode_BYPASSABLE_EXECUTE_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:266.23-266.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3147 uext 1 2309 0 wrapper.uut.decode_BYPASSABLE_MEMORY_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:265.23-265.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3148 uext 1 6 0 wrapper.uut.decode_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:298.23-298.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3149 uext 22 1731 0 wrapper.uut.decode_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:294.23-294.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3150 uext 22 2494 0 wrapper.uut.decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:290.23-290.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3151 uext 22 910 0 wrapper.uut.decode_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:379.23-379.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3152 ite 22 1087 910 1654
3153 uext 22 3152 0 wrapper.uut.decode_INSTRUCTION_ANTICIPATED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:345.23-345.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3154 uext 1 1171 0 wrapper.uut.decode_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:380.23-380.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3155 uext 1 1017 0 wrapper.uut.decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:347.23-347.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3156 uext 1 2194 0 wrapper.uut.decode_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:274.23-274.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3157 uext 1 2307 0 wrapper.uut.decode_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:263.23-263.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3158 uext 22 1169 0 wrapper.uut.decode_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:377.23-377.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3159 uext 1 1182 0 wrapper.uut.decode_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:281.23-281.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3160 uext 1 1180 0 wrapper.uut.decode_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:282.23-282.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3161 uext 23 1178 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:284.23-284.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3162 uext 22 1176 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:286.23-286.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3163 slice 35 910 11 7
3164 redor 1 3163
3165 not 1 3164
3166 ite 1 3165 6 2242
3167 uext 1 3166 0 wrapper.uut.decode_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:346.23-346.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3168 uext 22 2141 0 wrapper.uut.decode_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:244.23-244.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3169 uext 1 1057 0 wrapper.uut.decode_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:311.23-311.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3170 uext 22 2142 0 wrapper.uut.decode_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:241.23-241.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3171 uext 1 1075 0 wrapper.uut.decode_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:310.23-310.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3172 slice 35 3152 19 15
3173 uext 35 3172 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:752.23-752.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3174 slice 35 3152 24 20
3175 uext 35 3174 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:753.23-753.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3176 uext 22 2141 0 wrapper.uut.decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:754.23-754.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3177 uext 22 2142 0 wrapper.uut.decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:755.23-755.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3178 uext 23 2533 0 wrapper.uut.decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:251.23-251.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3179 uext 22 2549 0 wrapper.uut.decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:237.23-237.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3180 uext 23 2394 0 wrapper.uut.decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:332.23-332.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3181 uext 22 2692 0 wrapper.uut.decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:236.23-236.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3182 uext 23 2643 0 wrapper.uut.decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:329.23-329.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3183 not 1 2185
3184 and 1 2406 3183
3185 uext 1 3184 0 wrapper.uut.decode_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:238.23-238.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3186 uext 1 2406 0 wrapper.uut.decode_SRC_ADD_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:335.23-335.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3187 uext 1 2255 0 wrapper.uut.decode_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:259.23-259.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3188 uext 1 2185 0 wrapper.uut.decode_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:334.23-334.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3189 uext 1 6 0 wrapper.uut.decode_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:395.23-395.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3190 uext 1 6 0 wrapper.uut.decode_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:396.23-396.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3191 uext 1 1079 0 wrapper.uut.decode_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:393.23-393.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3192 uext 1 1020 0 wrapper.uut.decode_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:392.23-392.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3193 ite 1 814 5 6
3194 not 1 3193
3195 and 1 1185 3194
3196 uext 1 3195 0 wrapper.uut.decode_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:402.23-402.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3197 uext 1 814 0 wrapper.uut.decode_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:400.23-400.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3198 uext 1 1087 0 wrapper.uut.decode_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:398.23-398.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3199 uext 1 1086 0 wrapper.uut.decode_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:399.23-399.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3200 uext 1 909 0 wrapper.uut.decode_arbitration_isValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:397.23-397.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3201 uext 1 3193 0 wrapper.uut.decode_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:394.23-394.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3202 state 22 wrapper.uut.decode_to_execute_FORMAL_INSTRUCTION
3203 state 22 wrapper.uut.decode_to_execute_FORMAL_PC_NEXT
3204 state 22 wrapper.uut.decode_to_execute_PC
3205 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hazard
3206 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hit
3207 state 23 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_line_branchWish
3208 state 22 wrapper.uut.decode_to_execute_RS1
3209 state 1 wrapper.uut.decode_to_execute_RS1_USE
3210 state 1 wrapper.uut.decode_to_execute_RS2_USE
3211 uext 1 823 0 wrapper.uut.execute_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:366.23-366.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3212 uext 23 2705 0 wrapper.uut.execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:342.23-342.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3213 uext 23 2707 0 wrapper.uut.execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:338.23-338.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3214 ite 22 2727 3208 3204
3215 add 22 3214 2910
3216 slice 95 3215 31 1
3217 concat 22 3216 6
3218 uext 22 3217 0 wrapper.uut.execute_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:303.23-303.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3219 uext 23 2709 0 wrapper.uut.execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:308.23-308.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3220 uext 1 2734 0 wrapper.uut.execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:218.23-218.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3221 uext 22 2910 0 wrapper.uut.execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:305.23-305.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3222 uext 22 3215 0 wrapper.uut.execute_BranchPlugin_branchAdder ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:811.23-811.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3223 uext 22 3214 0 wrapper.uut.execute_BranchPlugin_branch_src1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:803.23-803.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3224 uext 1 2717 0 wrapper.uut.execute_BranchPlugin_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:799.23-799.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3225 uext 25 818 2
3226 sll 25 2914 3225
3227 uext 25 3226 0 wrapper.uut.execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:729.23-729.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3228 uext 1 824 0 wrapper.uut.execute_DBusSimplePlugin_skipCmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:725.23-725.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3229 uext 1 3120 0 wrapper.uut.execute_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:297.23-297.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3230 uext 22 3202 0 wrapper.uut.execute_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:293.23-293.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3231 slice 92 755 31 2
3232 concat 22 3231 100
3233 uext 22 3232 0 wrapper.uut.execute_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:233.23-233.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3234 not 1 778
3235 and 1 826 3234
3236 ite 25 3235 3226 376
3237 uext 25 3236 0 wrapper.uut.execute_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:227.23-227.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3238 uext 22 775 0 wrapper.uut.execute_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:224.23-224.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3239 and 1 826 778
3240 ite 25 3239 3226 376
3241 uext 25 3240 0 wrapper.uut.execute_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:230.23-230.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3242 uext 22 3203 0 wrapper.uut.execute_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:289.23-289.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3243 uext 35 3009 0 wrapper.uut.execute_FullBarrelShifterPlugin_amplitude ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:770.23-770.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3244 uext 22 3004 0 wrapper.uut.execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:772.23-772.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3245 uext 22 761 0 wrapper.uut.execute_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:363.23-363.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3246 uext 1 2980 0 wrapper.uut.execute_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:304.23-304.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3247 uext 22 2996 0 wrapper.uut.execute_IntAluPlugin_bitwise ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:760.23-760.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3248 uext 23 818 0 wrapper.uut.execute_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:235.23-235.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3249 uext 1 783 0 wrapper.uut.execute_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:365.23-365.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3250 uext 1 778 0 wrapper.uut.execute_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:364.23-364.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3251 uext 22 2981 29
3252 add 22 3204 3251
3253 uext 22 3252 0 wrapper.uut.execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:217.23-217.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3254 uext 22 3204 0 wrapper.uut.execute_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:306.23-306.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3255 uext 1 3205 0 wrapper.uut.execute_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:275.23-275.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3256 uext 1 3206 0 wrapper.uut.execute_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:276.23-276.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3257 uext 23 3207 0 wrapper.uut.execute_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:278.23-278.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3258 uext 22 2998 0 wrapper.uut.execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:221.23-221.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3259 uext 1 1041 0 wrapper.uut.execute_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:312.23-312.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3260 uext 22 3208 0 wrapper.uut.execute_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:307.23-307.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3261 uext 1 3209 0 wrapper.uut.execute_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:273.23-273.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3262 uext 22 757 0 wrapper.uut.execute_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:362.23-362.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3263 uext 1 3210 0 wrapper.uut.execute_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:262.23-262.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3264 uext 23 3000 0 wrapper.uut.execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:322.23-322.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3265 uext 22 3012 0 wrapper.uut.execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:219.23-219.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3266 uext 22 744 0 wrapper.uut.execute_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:341.23-341.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3267 uext 22 745 0 wrapper.uut.execute_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:340.23-340.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3268 uext 1 754 0 wrapper.uut.execute_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:325.23-325.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3269 uext 22 755 0 wrapper.uut.execute_SRC_ADD ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:361.23-361.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3270 uext 22 755 0 wrapper.uut.execute_SRC_ADD_SUB ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:336.23-336.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3271 uext 1 2440 0 wrapper.uut.execute_SRC_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:337.23-337.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3272 uext 1 2436 0 wrapper.uut.execute_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:324.23-324.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3273 uext 1 747 0 wrapper.uut.execute_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:326.23-326.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3274 uext 22 755 0 wrapper.uut.execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:768.23-768.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3275 uext 1 2440 0 wrapper.uut.execute_SrcPlugin_less ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:769.23-769.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3276 neq 1 1169 3217
3277 uext 1 3276 0 wrapper.uut.execute_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:216.23-216.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3278 uext 1 6 0 wrapper.uut.execute_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:406.23-406.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3279 uext 1 6 0 wrapper.uut.execute_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:407.23-407.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3280 uext 1 6 0 wrapper.uut.execute_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:404.23-404.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3281 uext 1 1083 0 wrapper.uut.execute_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:403.23-403.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3282 uext 1 814 0 wrapper.uut.execute_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:411.23-411.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3283 uext 1 1084 0 wrapper.uut.execute_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:409.23-409.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3284 uext 1 798 0 wrapper.uut.execute_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:410.23-410.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3285 uext 1 3193 0 wrapper.uut.execute_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:405.23-405.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3286 state 22 wrapper.uut.execute_to_memory_FORMAL_INSTRUCTION
3287 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_ADDR
3288 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_RMASK
3289 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_WDATA
3290 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_WMASK
3291 state 23 wrapper.uut.execute_to_memory_MEMORY_ADDRESS_LOW
3292 state 22 wrapper.uut.execute_to_memory_RS1
3293 state 1 wrapper.uut.execute_to_memory_RS1_USE
3294 state 22 wrapper.uut.execute_to_memory_RS2
3295 state 1 wrapper.uut.execute_to_memory_RS2_USE
3296 uext 22 904 0 wrapper.uut.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:31.23-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3297 uext 1 906 0 wrapper.uut.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:30.23-30.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3298 uext 1 1122 0 wrapper.uut.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:29.23-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3299 uext 1 6 0 wrapper.uut.iBus_rsp_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:33.23-33.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3300 uext 22 881 0 wrapper.uut.iBus_rsp_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:34.23-34.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3301 uext 1 6 0 wrapper.uut.iBus_rsp_toStream_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:705.23-705.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3302 uext 22 881 0 wrapper.uut.iBus_rsp_toStream_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:706.23-706.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3303 uext 1 1839 0 wrapper.uut.iBus_rsp_toStream_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:704.23-704.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3304 uext 1 869 0 wrapper.uut.iBus_rsp_toStream_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:703.23-703.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3305 uext 1 869 0 wrapper.uut.iBus_rsp_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:32.23-32.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3306 uext 22 3111 0 wrapper.uut.lastStageInstruction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:436.23-436.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3307 uext 1 215 0 wrapper.uut.lastStageIsFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:439.23-439.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3308 uext 1 215 0 wrapper.uut.lastStageIsValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:438.23-438.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3309 uext 22 361 0 wrapper.uut.lastStagePc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:437.23-437.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3310 ite 35 1869 125 127
3311 uext 35 3310 0 wrapper.uut.lastStageRegFileWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:757.23-757.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3312 ite 22 1869 30 218
3313 uext 22 3312 0 wrapper.uut.lastStageRegFileWrite_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:758.23-758.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3314 uext 1 1870 0 wrapper.uut.lastStageRegFileWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:756.23-756.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3315 uext 1 785 0 wrapper.uut.memory_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:357.23-357.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3316 uext 22 900 0 wrapper.uut.memory_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:300.23-300.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3317 uext 1 808 0 wrapper.uut.memory_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:302.23-302.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3318 uext 1 812 0 wrapper.uut.memory_BranchPlugin_predictionMissmatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:812.23-812.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3319 uext 1 3117 0 wrapper.uut.memory_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:296.23-296.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3320 uext 22 3286 0 wrapper.uut.memory_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:292.23-292.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3321 uext 22 3287 0 wrapper.uut.memory_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:232.23-232.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3322 uext 25 3288 0 wrapper.uut.memory_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:226.23-226.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3323 uext 22 3289 0 wrapper.uut.memory_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:223.23-223.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3324 uext 25 3290 0 wrapper.uut.memory_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:229.23-229.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3325 uext 22 3030 0 wrapper.uut.memory_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:288.23-288.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3326 uext 22 1031 0 wrapper.uut.memory_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:315.23-315.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3327 uext 1 1694 0 wrapper.uut.memory_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:367.23-367.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3328 uext 23 3291 0 wrapper.uut.memory_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:234.23-234.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3329 uext 1 788 0 wrapper.uut.memory_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:360.23-360.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3330 uext 22 828 0 wrapper.uut.memory_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:215.23-215.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3331 uext 1 792 0 wrapper.uut.memory_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:359.23-359.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3332 uext 22 899 0 wrapper.uut.memory_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:299.23-299.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3333 uext 22 1693 0 wrapper.uut.memory_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:368.23-368.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3334 uext 1 802 0 wrapper.uut.memory_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:369.23-369.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3335 uext 1 801 0 wrapper.uut.memory_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:370.23-370.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3336 uext 23 805 0 wrapper.uut.memory_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:372.23-372.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3337 uext 22 1152 0 wrapper.uut.memory_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:358.23-358.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3338 uext 1 1035 0 wrapper.uut.memory_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:314.23-314.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3339 uext 22 3292 0 wrapper.uut.memory_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:243.23-243.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3340 uext 1 3293 0 wrapper.uut.memory_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:272.23-272.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3341 uext 22 3294 0 wrapper.uut.memory_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:240.23-240.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3342 uext 1 3295 0 wrapper.uut.memory_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:261.23-261.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3343 uext 23 3028 0 wrapper.uut.memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:320.23-320.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3344 uext 22 3033 0 wrapper.uut.memory_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:318.23-318.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3345 uext 1 810 0 wrapper.uut.memory_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:301.23-301.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3346 uext 1 6 0 wrapper.uut.memory_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:417.23-417.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3347 uext 1 814 0 wrapper.uut.memory_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:418.23-418.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3348 uext 1 6 0 wrapper.uut.memory_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:415.23-415.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3349 uext 1 798 0 wrapper.uut.memory_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:414.23-414.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3350 uext 1 1796 0 wrapper.uut.memory_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:424.23-424.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3351 uext 1 6 0 wrapper.uut.memory_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:422.23-422.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3352 uext 1 798 0 wrapper.uut.memory_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:420.23-420.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3353 uext 1 6 0 wrapper.uut.memory_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:421.23-421.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3354 uext 1 6 0 wrapper.uut.memory_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:416.23-416.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3355 uext 22 3111 0 wrapper.uut.memory_to_writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:830.23-830.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3356 uext 1 4 0 wrapper.uut.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:45.23-45.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3357 uext 1 21 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:12.23-12.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3358 uext 22 34 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3359 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:13.23-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3360 uext 23 24 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3361 uext 22 374 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:24.23-24.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3362 uext 22 139 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:27.23-27.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3363 uext 25 391 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:25.23-25.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3364 uext 22 444 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:28.23-28.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3365 uext 25 228 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:26.23-26.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3366 uext 23 143 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:14.23-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3367 uext 695 696 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:9.23-9.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3368 uext 22 361 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:22.23-22.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3369 uext 22 365 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:23.23-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3370 uext 35 129 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:20.23-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3371 uext 22 219 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:21.23-21.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3372 uext 35 240 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:16.23-16.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3373 uext 22 33 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:17.23-17.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3374 uext 35 260 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:18.23-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3375 uext 22 256 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:19.23-19.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3376 uext 1 21 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:11.23-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3377 uext 1 541 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:8.23-8.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3378 uext 23 1383 0 wrapper.uut.switch_Misc_l211 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:592.23-592.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3379 uext 23 1387 0 wrapper.uut.switch_Misc_l211_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:593.23-593.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3380 uext 23 179 0 wrapper.uut.switch_Misc_l211_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:733.23-733.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3381 uext 298 2719 0 wrapper.uut.switch_Misc_l211_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:800.23-800.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3382 uext 35 1227 0 wrapper.uut.switch_Misc_l44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:590.23-590.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3383 uext 1 1082 0 wrapper.uut.when_DBusSimplePlugin_l428 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:727.23-727.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3384 uext 1 797 0 wrapper.uut.when_DBusSimplePlugin_l482 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:730.23-730.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3385 uext 1 217 0 wrapper.uut.when_DBusSimplePlugin_l558 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:739.23-739.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3386 uext 1 1665 0 wrapper.uut.when_Fetcher_l131 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:492.23-492.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3387 not 1 908
3388 and 1 3387 1676
3389 uext 1 3388 0 wrapper.uut.when_Fetcher_l131_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:494.23-494.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3390 or 1 1676 1665
3391 and 1 908 3390
3392 uext 1 3391 0 wrapper.uut.when_Fetcher_l158 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:501.23-501.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3393 uext 1 3195 0 wrapper.uut.when_Fetcher_l180 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:506.23-506.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3394 or 1 1088 3193
3395 and 1 813 3394
3396 uext 1 3395 0 wrapper.uut.when_Fetcher_l192 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:509.23-509.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3397 and 1 1088 1107
3398 uext 1 3397 0 wrapper.uut.when_Fetcher_l283 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:600.23-600.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3399 uext 1 3397 0 wrapper.uut.when_Fetcher_l286 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:601.23-601.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3400 uext 1 814 0 wrapper.uut.when_Fetcher_l291 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:602.23-602.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3401 uext 1 5 0 wrapper.uut.when_Fetcher_l329 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:615.23-615.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3402 uext 1 5 0 wrapper.uut.when_Fetcher_l329_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:621.23-621.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3403 uext 1 852 0 wrapper.uut.when_Fetcher_l550 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:656.23-656.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3404 uext 1 1798 0 wrapper.uut.when_Fetcher_l596 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:681.23-681.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3405 uext 1 1102 0 wrapper.uut.when_Fetcher_l611 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:684.23-684.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3406 uext 1 1114 0 wrapper.uut.when_Fetcher_l617 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:687.23-687.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3407 and 1 909 3123
3408 uext 1 3407 0 wrapper.uut.when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:461.23-461.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3409 and 1 782 3121
3410 uext 1 3409 0 wrapper.uut.when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:463.23-463.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3411 and 1 787 3118
3412 uext 1 3411 0 wrapper.uut.when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:465.23-465.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3413 and 1 215 3115
3414 uext 1 3413 0 wrapper.uut.when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:467.23-467.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3415 not 1 782
3416 not 1 787
3417 and 1 3415 3416
3418 not 1 215
3419 and 1 3417 3418
3420 uext 1 3419 0 wrapper.uut.when_FormalPlugin_l115 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:462.23-462.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3421 and 1 3416 3418
3422 uext 1 3421 0 wrapper.uut.when_FormalPlugin_l115_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:464.23-464.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3423 uext 1 5 0 wrapper.uut.when_FormalPlugin_l115_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:468.23-468.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3424 and 1 541 21
3425 uext 1 3424 0 wrapper.uut.when_FormalPlugin_l127 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:475.23-475.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3426 uext 1 1019 0 wrapper.uut.when_HaltOnExceptionPlugin_l34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:476.23-476.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3427 uext 1 790 0 wrapper.uut.when_HaltOnExceptionPlugin_l34_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:477.23-477.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3428 uext 1 1078 0 wrapper.uut.when_HazardSimplePlugin_l113 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:798.23-798.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3429 uext 1 1029 0 wrapper.uut.when_HazardSimplePlugin_l57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:786.23-786.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3430 uext 1 1036 0 wrapper.uut.when_HazardSimplePlugin_l57_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:790.23-790.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3431 uext 1 1042 0 wrapper.uut.when_HazardSimplePlugin_l57_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:794.23-794.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3432 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:787.23-787.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3433 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:791.23-791.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3434 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:795.23-795.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3435 uext 1 1027 0 wrapper.uut.when_HazardSimplePlugin_l59 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:784.23-784.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3436 uext 1 1033 0 wrapper.uut.when_HazardSimplePlugin_l59_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:788.23-788.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3437 uext 1 1039 0 wrapper.uut.when_HazardSimplePlugin_l59_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:792.23-792.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3438 uext 1 1063 0 wrapper.uut.when_HazardSimplePlugin_l62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:785.23-785.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3439 uext 1 1066 0 wrapper.uut.when_HazardSimplePlugin_l62_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:789.23-789.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3440 uext 1 1069 0 wrapper.uut.when_HazardSimplePlugin_l62_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:793.23-793.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3441 uext 1 1673 0 wrapper.uut.when_IBusSimplePlugin_l305 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:696.23-696.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3442 uext 1 5 0 wrapper.uut.when_Pipeline_l124_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:839.23-839.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3443 uext 1 5 0 wrapper.uut.when_Pipeline_l124_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:845.23-845.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3444 uext 1 5 0 wrapper.uut.when_Pipeline_l124_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:817.23-817.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3445 uext 1 5 0 wrapper.uut.when_Pipeline_l124_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:867.23-867.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3446 uext 1 5 0 wrapper.uut.when_Pipeline_l124_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:873.23-873.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3447 uext 1 5 0 wrapper.uut.when_Pipeline_l124_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:881.23-881.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3448 uext 1 5 0 wrapper.uut.when_Pipeline_l124_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:897.23-897.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3449 uext 1 5 0 wrapper.uut.when_Pipeline_l124_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:913.23-913.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3450 uext 1 5 0 wrapper.uut.when_Pipeline_l124_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:919.23-919.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3451 uext 1 5 0 wrapper.uut.when_Pipeline_l124_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:823.23-823.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3452 uext 1 5 0 wrapper.uut.when_Pipeline_l124_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:931.23-931.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3453 uext 1 5 0 wrapper.uut.when_Pipeline_l124_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:935.23-935.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3454 uext 1 5 0 wrapper.uut.when_Pipeline_l124_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:939.23-939.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3455 uext 1 5 0 wrapper.uut.when_Pipeline_l124_60 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:943.23-943.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3456 uext 1 5 0 wrapper.uut.when_Pipeline_l124_62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:947.23-947.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3457 uext 1 5 0 wrapper.uut.when_Pipeline_l124_64 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:951.23-951.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3458 uext 1 5 0 wrapper.uut.when_Pipeline_l124_70 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:963.23-963.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3459 uext 1 5 0 wrapper.uut.when_Pipeline_l124_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:829.23-829.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3460 not 1 1084
3461 or 1 3460 3193
3462 uext 1 3461 0 wrapper.uut.when_Pipeline_l151 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:965.23-965.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3463 uext 1 5 0 wrapper.uut.when_Pipeline_l151_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:969.23-969.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3464 and 1 1088 3194
3465 uext 1 3464 0 wrapper.uut.when_Pipeline_l154 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:966.23-966.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3466 and 1 3460 3194
3467 uext 1 3466 0 wrapper.uut.when_Pipeline_l154_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:968.23-968.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3468 uext 1 3165 0 wrapper.uut.when_RegFilePlugin_l63 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:751.23-751.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3469 uext 22 214 0 wrapper.uut.writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:738.23-738.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3470 uext 22 157 0 wrapper.uut.writeBack_DBusSimplePlugin_rspShifted ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:732.23-732.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3471 uext 1 3115 0 wrapper.uut.writeBack_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:295.23-295.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3472 uext 22 34 0 wrapper.uut.writeBack_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:291.23-291.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3473 uext 22 374 0 wrapper.uut.writeBack_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:231.23-231.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3474 uext 22 139 0 wrapper.uut.writeBack_FORMAL_MEM_RDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:214.23-214.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3475 uext 25 391 0 wrapper.uut.writeBack_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:225.23-225.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3476 uext 22 444 0 wrapper.uut.writeBack_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:222.23-222.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3477 uext 25 228 0 wrapper.uut.writeBack_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:228.23-228.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3478 uext 22 365 0 wrapper.uut.writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:287.23-287.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3479 ite 1 3419 5 6
3480 ite 1 3407 3479 6
3481 ite 1 3421 5 3480
3482 ite 1 3409 3481 3480
3483 ite 1 215 3482 5
3484 ite 1 3411 3483 3482
3485 ite 1 3413 5 3484
3486 uext 1 3485 0 wrapper.uut.writeBack_FormalPlugin_haltRequest ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:460.23-460.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3487 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_1
3488 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_2
3489 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_3
3490 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_4
3491 uext 22 3111 0 wrapper.uut.writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:391.23-391.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3492 uext 23 142 0 wrapper.uut.writeBack_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:355.23-355.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3493 uext 1 216 0 wrapper.uut.writeBack_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:354.23-354.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3494 uext 22 139 0 wrapper.uut.writeBack_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:356.23-356.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3495 uext 22 361 0 wrapper.uut.writeBack_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:390.23-390.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3496 uext 22 138 0 wrapper.uut.writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:220.23-220.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3497 uext 1 128 0 wrapper.uut.writeBack_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:317.23-317.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3498 uext 22 31 0 wrapper.uut.writeBack_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:242.23-242.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3499 uext 1 32 0 wrapper.uut.writeBack_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:271.23-271.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3500 uext 22 254 0 wrapper.uut.writeBack_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:239.23-239.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3501 uext 1 255 0 wrapper.uut.writeBack_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:260.23-260.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3502 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:428.23-428.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3503 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:429.23-429.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3504 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:426.23-426.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3505 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:425.23-425.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3506 uext 1 215 0 wrapper.uut.writeBack_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:435.23-435.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3507 uext 1 6 0 wrapper.uut.writeBack_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:433.23-433.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3508 uext 1 5 0 wrapper.uut.writeBack_arbitration_isMoving ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:434.23-434.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3509 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:431.23-431.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3510 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:432.23-432.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3511 uext 1 6 0 wrapper.uut.writeBack_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:427.23-427.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3512 ite 1 4 6 3490
3513 next 1 20 3512
3514 next 22 31 3292
3515 next 1 32 3293
3516 next 22 34 3286
3517 const 109 11111111
3518 neq 1 111 3517
3519 uext 109 3518 7
3520 add 109 111 3519
3521 const 109 00000001
3522 ite 109 4 3521 3520
3523 next 109 111 3522
3524 slice 78 1031 24 0
3525 next 78 126 3524
3526 next 1 128 1035
3527 next 22 138 3105
3528 next 22 139 828
3529 next 23 142 3291
3530 ite 1 798 6 787
3531 ite 1 4 6 3530
3532 next 1 215 3531
3533 next 1 216 788
3534 next 25 228 3290
3535 next 22 254 3294
3536 next 1 255 3295
3537 next 22 361 1693
3538 next 22 365 3031
3539 next 22 374 3287
3540 next 25 391 3288
3541 next 22 444 3289
3542 ite 1 3424 5 540
3543 ite 1 4 6 3542
3544 next 1 540 3543
3545 uext 695 5 63
3546 add 695 696 3545
3547 ite 695 215 3546 696
3548 const 695 0000000000000000000000000000000000000000000000000000000000000000
3549 ite 695 4 3548 3547
3550 next 695 696 3549
3551 ite 22 1084 744 2549
3552 next 22 744 3551
3553 ite 22 1084 745 2692
3554 next 22 745 3553
3555 ite 1 1084 747 2185
3556 next 1 747 3555
3557 ite 1 1084 754 3184
3558 next 1 754 3557
3559 ite 22 1084 757 2142
3560 next 22 757 3559
3561 ite 22 1084 761 910
3562 next 22 761 3561
3563 ite 1 1084 778 2307
3564 next 1 778 3563
3565 ite 1 3461 6 782
3566 ite 1 3464 909 3565
3567 ite 1 4 6 3566
3568 next 1 782 3567
3569 ite 1 1084 783 2194
3570 next 1 783 3569
3571 ite 1 798 785 823
3572 next 1 785 3571
3573 ite 1 798 787 6
3574 ite 1 3466 782 3573
3575 ite 1 4 6 3574
3576 next 1 787 3575
3577 ite 1 798 788 783
3578 next 1 788 3577
3579 ite 1 798 792 778
3580 next 1 792 3579
3581 ite 1 798 801 3206
3582 next 1 801 3581
3583 ite 1 798 802 3205
3584 next 1 802 3583
3585 ite 23 798 805 3207
3586 next 23 805 3585
3587 ite 1 798 808 2734
3588 next 1 808 3587
3589 ite 1 798 810 3276
3590 next 1 810 3589
3591 ite 22 3391 1681 831
3592 ite 22 4 30 3591
3593 next 22 831 3592
3594 ite 1 1665 6 832
3595 ite 1 1677 5 3594
3596 ite 1 3388 6 3595
3597 ite 1 4 6 3596
3598 next 1 832 3597
3599 ite 22 1117 1758 842
3600 next 22 842 3599
3601 ite 23 1117 1752 843
3602 next 23 843 3601
3603 ite 63 1117 1756 845
3604 next 63 845 3603
3605 ite 22 1117 1681 846
3606 next 22 846 3605
3607 ite 1 1117 1754 849
3608 next 1 849 3607
3609 ite 1 1117 1749 855
3610 next 1 855 3609
3611 ite 1 1676 1667 856
3612 next 1 856 3611
3613 ite 1 1701 6 860
3614 ite 1 1117 1717 3613
3615 ite 1 4 6 3614
3616 next 1 860 3615
3617 or 1 1094 1090
3618 ite 1 1113 3617 863
3619 ite 1 814 6 3618
3620 ite 1 1114 6 3619
3621 ite 1 4 6 3620
3622 next 1 863 3621
3623 ite 1 1857 1848 870
3624 ite 1 4 6 3623
3625 next 1 870 3624
3626 uext 298 2135 2
3627 sub 298 872 3626
3628 uext 298 1737 2
3629 sub 298 1118 3628
3630 ite 298 1701 3629 3627
3631 ite 298 4 299 3630
3632 next 298 872 3631
3633 concat 882 881 6
3634 ite 882 1854 3633 883
3635 next 882 883 3634
3636 ite 1 3397 6 893
3637 ite 1 1209 5 3636
3638 ite 1 3397 3637 3636
3639 ite 1 814 6 3638
3640 ite 1 1114 6 3639
3641 ite 1 4 6 3640
3642 next 1 893 3641
3643 ite 22 798 899 3252
3644 next 22 899 3643
3645 ite 22 798 900 3217
3646 next 22 900 3645
3647 ite 1 4 6 5
3648 next 1 908 3647
3649 and 1 1112 815
3650 ite 1 3193 6 909
3651 ite 1 1087 3650 3649
3652 ite 1 4 6 3651
3653 next 1 909 3652
3654 next 22 910 3152
3655 next 35 1021 127
3656 ite 1 4 6 1029
3657 next 1 1025 3656
3658 ite 22 798 1031 761
3659 next 22 1031 3658
3660 ite 1 798 1035 1041
3661 next 1 1035 3660
3662 ite 1 1084 1041 3166
3663 next 1 1041 3662
3664 ite 298 4 299 1743
3665 next 298 1118 3664
3666 ite 22 798 1152 2998
3667 next 22 1152 3666
3668 ite 22 3195 1174 1169
3669 ite 22 1186 1176 3668
3670 ite 22 3395 901 3669
3671 ite 22 4 30 3670
3672 next 22 1169 3671
3673 ite 1 1087 1171 1205
3674 next 1 1171 3673
3675 ite 22 1087 1176 842
3676 next 22 1176 3675
3677 ite 23 1087 1178 843
3678 next 23 1178 3677
3679 ite 1 1087 1180 1103
3680 next 1 1180 3679
3681 ite 1 1087 1182 857
3682 next 1 1182 3681
3683 ite 51 3397 1193 1188
3684 next 51 1188 3683
3685 next 1 1194 1195
3686 next 1 1201 1202
3687 ite 1 1665 5 1666
3688 ite 1 1677 6 3687
3689 ite 1 4 6 3688
3690 next 1 1666 3689
3691 ite 22 798 1693 3204
3692 next 22 1693 3691
3693 ite 1 798 1694 2980
3694 next 1 1694 3693
3695 ite 22 1087 1731 1203
3696 next 22 1731 3695
3697 ite 1 1117 1800 1745
3698 next 1 1745 3697
3699 ite 187 1117 1772 1746
3700 next 187 1746 3699
3701 sort array 187 629
3702 state 3701 wrapper.uut.IBusSimplePlugin_predictor_history
3703 read 629 3702 2143
3704 ite 629 1117 3703 1751
3705 next 629 1751 3704
3706 ite 1 4 5 6
3707 next 1 1869 3706
3708 sort array 35 22
3709 state 3708 wrapper.uut.RegFilePlugin_regFile
3710 read 22 3709 3174
3711 read 22 3709 3172
3712 next 22 2141 3711
3713 next 22 2142 3710
3714 ite 1 1084 2436 2255
3715 next 1 2436 3714
3716 ite 23 1084 2705 2445
3717 next 23 2705 3716
3718 ite 23 1084 2707 2449
3719 next 23 2707 3718
3720 ite 23 1084 2709 2459
3721 next 23 2709 3720
3722 ite 1 1084 2980 1171
3723 next 1 2980 3722
3724 ite 23 1084 3000 2533
3725 next 23 3000 3724
3726 ite 23 798 3028 3000
3727 next 23 3028 3726
3728 ite 22 798 3030 3203
3729 next 22 3030 3728
3730 ite 22 798 3033 3012
3731 next 22 3033 3730
3732 next 1 3115 3118
3733 ite 1 798 3117 3121
3734 next 1 3117 3733
3735 ite 1 1084 3120 3123
3736 next 1 3120 3735
3737 ite 22 1084 3202 1731
3738 next 22 3202 3737
3739 ite 22 1084 3203 2494
3740 next 22 3203 3739
3741 ite 22 1084 3204 1169
3742 next 22 3204 3741
3743 ite 1 1084 3205 1182
3744 next 1 3205 3743
3745 ite 1 1084 3206 1180
3746 next 1 3206 3745
3747 ite 23 1084 3207 1178
3748 next 23 3207 3747
3749 ite 22 1084 3208 2141
3750 next 22 3208 3749
3751 ite 1 1084 3209 1057
3752 next 1 3209 3751
3753 ite 1 1084 3210 1075
3754 next 1 3210 3753
3755 ite 22 798 3286 3202
3756 next 22 3286 3755
3757 ite 22 798 3287 3232
3758 next 22 3287 3757
3759 ite 25 798 3288 3236
3760 next 25 3288 3759
3761 ite 22 798 3289 775
3762 next 22 3289 3761
3763 ite 25 798 3290 3240
3764 next 25 3290 3763
3765 ite 23 798 3291 818
3766 next 23 3291 3765
3767 ite 22 798 3292 3208
3768 next 22 3292 3767
3769 ite 1 798 3293 3209
3770 next 1 3293 3769
3771 ite 22 798 3294 757
3772 next 22 3294 3771
3773 ite 1 798 3295 3210
3774 next 1 3295 3773
3775 ite 1 4 6 3485
3776 next 1 3487 3775
3777 ite 1 4 6 3487
3778 next 1 3488 3777
3779 ite 1 4 6 3488
3780 next 1 3489 3779
3781 ite 1 4 6 3489
3782 next 1 3490 3781
3783 ite 187 1873 1772 632
3784 ite 629 1873 2132 630
3785 ite 1 1873 5 6
3786 concat 23 3785 3785
3787 concat 298 3785 3786
3788 concat 25 3785 3787
3789 concat 35 3785 3788
3790 concat 911 3785 3789
3791 concat 547 3785 3790
3792 concat 109 3785 3791
3793 concat 185 3785 3792
3794 concat 187 3785 3793
3795 concat 189 3785 3794
3796 concat 39 3785 3795
3797 concat 42 3785 3796
3798 concat 45 3785 3797
3799 concat 48 3785 3798
3800 concat 51 3785 3799
3801 concat 54 3785 3800
3802 concat 57 3785 3801
3803 concat 60 3785 3802
3804 concat 63 3785 3803
3805 concat 66 3785 3804
3806 concat 69 3785 3805
3807 concat 72 3785 3806
3808 concat 75 3785 3807
3809 concat 78 3785 3808
3810 concat 81 3785 3809
3811 concat 84 3785 3810
3812 concat 27 3785 3811
3813 concat 89 3785 3812
3814 concat 92 3785 3813
3815 concat 95 3785 3814
3816 concat 22 3785 3815
3817 concat 882 3785 3816
3818 sort bitvec 34
3819 concat 3818 3785 3817
3820 sort bitvec 35
3821 concat 3820 3785 3819
3822 sort bitvec 36
3823 concat 3822 3785 3821
3824 sort bitvec 37
3825 concat 3824 3785 3823
3826 sort bitvec 38
3827 concat 3826 3785 3825
3828 sort bitvec 39
3829 concat 3828 3785 3827
3830 sort bitvec 40
3831 concat 3830 3785 3829
3832 sort bitvec 41
3833 concat 3832 3785 3831
3834 sort bitvec 42
3835 concat 3834 3785 3833
3836 sort bitvec 43
3837 concat 3836 3785 3835
3838 sort bitvec 44
3839 concat 3838 3785 3837
3840 sort bitvec 45
3841 concat 3840 3785 3839
3842 sort bitvec 46
3843 concat 3842 3785 3841
3844 sort bitvec 47
3845 concat 3844 3785 3843
3846 sort bitvec 48
3847 concat 3846 3785 3845
3848 sort bitvec 49
3849 concat 3848 3785 3847
3850 sort bitvec 50
3851 concat 3850 3785 3849
3852 sort bitvec 51
3853 concat 3852 3785 3851
3854 sort bitvec 52
3855 concat 3854 3785 3853
3856 sort bitvec 53
3857 concat 3856 3785 3855
3858 sort bitvec 54
3859 concat 3858 3785 3857
3860 concat 629 3785 3859
3861 read 629 3702 3783
3862 not 629 3860
3863 and 629 3861 3862
3864 and 629 3784 3860
3865 or 629 3864 3863
3866 write 3701 3702 3783 3865
3867 redor 1 3860
3868 ite 3701 3867 3866 3702
3869 next 3701 3702 3868 wrapper.uut.IBusSimplePlugin_predictor_history ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1023.14-1023.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3870 ite 35 1871 3310 627
3871 ite 22 1871 3312 625
3872 ite 1 1871 5 6
3873 concat 23 3872 3872
3874 concat 298 3872 3873
3875 concat 25 3872 3874
3876 concat 35 3872 3875
3877 concat 911 3872 3876
3878 concat 547 3872 3877
3879 concat 109 3872 3878
3880 concat 185 3872 3879
3881 concat 187 3872 3880
3882 concat 189 3872 3881
3883 concat 39 3872 3882
3884 concat 42 3872 3883
3885 concat 45 3872 3884
3886 concat 48 3872 3885
3887 concat 51 3872 3886
3888 concat 54 3872 3887
3889 concat 57 3872 3888
3890 concat 60 3872 3889
3891 concat 63 3872 3890
3892 concat 66 3872 3891
3893 concat 69 3872 3892
3894 concat 72 3872 3893
3895 concat 75 3872 3894
3896 concat 78 3872 3895
3897 concat 81 3872 3896
3898 concat 84 3872 3897
3899 concat 27 3872 3898
3900 concat 89 3872 3899
3901 concat 92 3872 3900
3902 concat 95 3872 3901
3903 concat 22 3872 3902
3904 read 22 3709 3870
3905 not 22 3903
3906 and 22 3904 3905
3907 and 22 3871 3903
3908 or 22 3907 3906
3909 write 3708 3709 3870 3908
3910 redor 1 3903
3911 ite 3708 3910 3909 3709
3912 next 3708 3709 3911 wrapper.uut.RegFilePlugin_regFile ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1024.14-1024.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3913 or 1 122 135
3914 or 1 225 234
3915 or 1 251 271
3916 or 1 283 286
3917 or 1 296 359
3918 or 1 371 388
3919 or 1 402 415
3920 or 1 428 441
3921 or 1 452 462
3922 or 1 472 482
3923 or 1 494 506
3924 or 1 518 530
3925 or 1 3913 3914
3926 or 1 3915 3916
3927 or 1 3917 3918
3928 or 1 3919 3920
3929 or 1 3921 3922
3930 or 1 3923 3924
3931 or 1 3925 3926
3932 or 1 3927 3928
3933 or 1 3929 3930
3934 or 1 3931 3932
3935 or 1 3933 537
3936 or 1 3934 3935
3937 bad 3936
; end of yosys output
