{
    "name": "arRISCado",
    "folder": "arRISCado",
    "sim_files": [
        "testbenches/alu_tb.v",
        "testbenches/cpu_tb.v",
        "testbenches/divider_tb.v",
        "testbenches/fetch_decode_tb.v",
        "testbenches/fetch_tb.v",
        "testbenches/if_de_ex_tb.v",
        "testbenches/if_de_ex_wb_tb.v",
        "testbenches/instruction_tb.v",
        "testbenches/memory_tb.v",
        "testbenches/pwm_tb.v",
        "testbenches/ram_tb.v",
        "testbenches/rom_tb.v",
        "testbenches/writeback_tb.v",
        "testbenches/utils/imports.v"
    ],
    "files": [
        "boards/nano9k/top.v",
        "boards/primer20k/top.v",
        "project/cpu.v",
        "project/flash.v",
        "project/mmu.v",
        "project/ram.v",
        "project/rom.v",
        "project/top.v",
        "project/uart.v",
        "project/cpu/alu.v",
        "project/cpu/decode.v",
        "project/cpu/divider.v",
        "project/cpu/execute.v",
        "project/cpu/fetch.v",
        "project/cpu/memory.v",
        "project/cpu/register_bank.v",
        "project/cpu/writeback.v",
        "project/peripheral/buttons.v",
        "project/peripheral/peripheral_manager.v",
        "project/peripheral/pwm_port.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/arRISCado/arRISCado",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "nano9k",
            "file": "boards/nano9k/top.v"
        },
        {
            "module": "primer20k",
            "file": "boards/primer20k/top.v"
        },
        {
            "module": "cpu",
            "file": "project/cpu.v"
        },
        {
            "module": "flash",
            "file": "project/flash.v"
        },
        {
            "module": "mmu",
            "file": "project/mmu.v"
        },
        {
            "module": "ram",
            "file": "project/ram.v"
        },
        {
            "module": "rom",
            "file": "project/rom.v"
        },
        {
            "module": "nano9k",
            "file": "project/top.v"
        },
        {
            "module": "uart",
            "file": "project/uart.v"
        },
        {
            "module": "alu",
            "file": "project/cpu/alu.v"
        },
        {
            "module": "decode",
            "file": "project/cpu/decode.v"
        },
        {
            "module": "divider",
            "file": "project/cpu/divider.v"
        },
        {
            "module": "execute",
            "file": "project/cpu/execute.v"
        },
        {
            "module": "fetch",
            "file": "project/cpu/fetch.v"
        },
        {
            "module": "memory",
            "file": "project/cpu/memory.v"
        },
        {
            "module": "register_bank",
            "file": "project/cpu/register_bank.v"
        },
        {
            "module": "writeback",
            "file": "project/cpu/writeback.v"
        },
        {
            "module": "buttons",
            "file": "project/peripheral/buttons.v"
        },
        {
            "module": "peripheral_manager",
            "file": "project/peripheral/peripheral_manager.v"
        },
        {
            "module": "pwm_port",
            "file": "project/peripheral/pwm_port.v"
        },
        {
            "module": "test",
            "file": "testbenches/alu_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/cpu_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/divider_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/fetch_decode_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/fetch_tb.v"
        },
        {
            "module": "fetch",
            "file": "testbenches/fetch_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/if_de_ex_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/if_de_ex_wb_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/instruction_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/memory_tb.v"
        },
        {
            "module": "ram",
            "file": "testbenches/memory_tb.v"
        },
        {
            "module": "memory",
            "file": "testbenches/memory_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/pwm_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/ram_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/rom_tb.v"
        },
        {
            "module": "test",
            "file": "testbenches/writeback_tb.v"
        }
    ],
    "module_graph": {
        "nano9k": [],
        "primer20k": [],
        "cpu": [
            "test",
            "test",
            "test"
        ],
        "flash": [],
        "mmu": [
            "cpu"
        ],
        "ram": [
            "cpu",
            "test",
            "test",
            "test",
            "test"
        ],
        "rom": [
            "nano9k",
            "nano9k",
            "test",
            "test",
            "test",
            "test",
            "test",
            "test",
            "test"
        ],
        "uart": [
            "nano9k",
            "nano9k"
        ],
        "alu": [
            "execute",
            "test"
        ],
        "decode": [
            "cpu",
            "test",
            "test",
            "test"
        ],
        "divider": [
            "alu"
        ],
        "execute": [
            "cpu",
            "test",
            "test"
        ],
        "fetch": [
            "test",
            "test",
            "test",
            "test"
        ],
        "memory": [
            "cpu",
            "test"
        ],
        "register_bank": [
            "cpu",
            "test",
            "test"
        ],
        "writeback": [
            "cpu",
            "test",
            "test"
        ],
        "buttons": [
            "peripheral_manager"
        ],
        "peripheral_manager": [
            "cpu"
        ],
        "pwm_port": [],
        "test": []
    },
    "module_graph_inverse": {
        "nano9k": [
            "rom",
            "uart",
            "rom",
            "uart"
        ],
        "primer20k": [],
        "cpu": [
            "ram",
            "peripheral_manager",
            "mmu",
            "register_bank",
            "decode",
            "execute",
            "memory",
            "writeback"
        ],
        "flash": [],
        "mmu": [],
        "ram": [],
        "rom": [],
        "uart": [],
        "alu": [
            "divider"
        ],
        "decode": [],
        "divider": [],
        "execute": [
            "alu"
        ],
        "fetch": [],
        "memory": [],
        "register_bank": [],
        "writeback": [],
        "buttons": [],
        "peripheral_manager": [
            "buttons"
        ],
        "pwm_port": [],
        "test": [
            "alu",
            "cpu",
            "rom",
            "rom",
            "fetch",
            "decode",
            "fetch",
            "rom",
            "ram",
            "rom",
            "register_bank",
            "fetch",
            "decode",
            "execute",
            "ram",
            "rom",
            "register_bank",
            "fetch",
            "decode",
            "execute",
            "writeback",
            "cpu",
            "rom",
            "ram",
            "memory",
            "cpu",
            "ram",
            "rom",
            "writeback"
        ]
    },
    "non_tb_files": [
        "boards/nano9k/top.v",
        "boards/primer20k/top.v",
        "project/cpu.v",
        "project/flash.v",
        "project/mmu.v",
        "project/ram.v",
        "project/rom.v",
        "project/top.v",
        "project/uart.v",
        "project/cpu/alu.v",
        "project/cpu/decode.v",
        "project/cpu/divider.v",
        "project/cpu/execute.v",
        "project/cpu/fetch.v",
        "project/cpu/memory.v",
        "project/cpu/register_bank.v",
        "project/cpu/writeback.v",
        "project/peripheral/buttons.v",
        "project/peripheral/peripheral_manager.v",
        "project/peripheral/pwm_port.v"
    ]
}