static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 , int V_5 )\r\n{\r\nF_2 ( V_2 -> V_6 , F_3 ( V_2 ) -> V_5 , V_5 ,\r\nV_4 -> V_7 [ V_5 ] ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_11 -> V_7 [ V_14 ] = V_9 -> V_15 = V_8 ;\r\nif ( V_9 -> V_15 && F_6 ( V_2 -> V_6 ) ) {\r\nV_11 -> V_7 [ V_14 ] = 0x80 ;\r\nV_11 -> V_7 [ V_16 ] = V_9 -> V_15 << 2 ;\r\nF_1 ( V_2 , V_11 , V_16 ) ;\r\n}\r\nF_1 ( V_2 , V_11 , V_14 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_9 -> V_17 = V_8 ;\r\nif ( V_8 < 0 )\r\nV_8 += 0x40 ;\r\nV_11 -> V_18 = V_8 ;\r\nF_8 ( V_2 -> V_6 , V_9 -> V_5 , V_19 , V_11 -> V_18 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 , struct V_20 * V_21 , int V_22 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_25 * V_26 = V_25 ( V_24 -> V_27 ) ;\r\nstruct V_28 * V_29 = V_28 ( V_24 -> V_27 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_11 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_32 * V_33 = & V_11 -> V_34 ;\r\nstruct V_35 V_36 ;\r\nif ( F_10 ( V_26 , V_9 -> V_5 ? V_37 : V_38 ,\r\n& V_36 ) )\r\nreturn;\r\nV_33 -> V_39 = 0 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 > 0x40 && V_22 <= ( V_36 . V_41 . V_42 / 2 ) )\r\nmemset ( & V_36 . V_43 , 0 , sizeof( V_36 . V_43 ) ) ;\r\nif ( ! V_29 -> V_44 ( V_29 , & V_36 , V_22 , V_33 ) )\r\nreturn;\r\nV_31 -> V_45 &= V_46 | V_47 | V_48 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nV_31 -> V_45 |= V_51 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 < 0x41 )\r\nV_31 -> V_45 |= V_52 |\r\nV_53 ;\r\nV_31 -> V_45 |= V_9 -> V_5 ? V_47 : V_46 ;\r\nif ( V_33 -> V_39 )\r\nF_12 ( V_24 , L_1 ,\r\nV_33 -> V_54 , V_33 -> V_55 , V_33 -> V_56 , V_33 -> V_57 , V_33 -> V_58 ) ;\r\nelse\r\nF_12 ( V_24 , L_2 ,\r\nV_33 -> V_54 , V_33 -> V_56 , V_33 -> V_58 ) ;\r\nV_9 -> V_59 . V_60 ( V_9 , V_9 -> V_59 . V_61 ) ;\r\n}\r\nstatic void\r\nF_13 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nunsigned char V_62 = 0 , V_63 = 0 ;\r\nunsigned char V_64 ;\r\nF_12 ( V_24 , L_3 , V_21 ,\r\nV_9 -> V_5 ) ;\r\nif ( V_9 -> V_65 == V_21 )\r\nreturn;\r\nV_9 -> V_65 = V_21 ;\r\nif ( F_14 ( V_6 ) )\r\nF_15 ( V_6 , V_9 -> V_5 ) ;\r\nV_64 = F_16 ( V_6 , V_9 -> V_5 ,\r\nV_66 ) & ~ 0xC0 ;\r\nswitch ( V_21 ) {\r\ncase V_67 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x80 ;\r\nV_64 |= 0x80 ;\r\nbreak;\r\ncase V_68 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x80 ;\r\nV_64 |= 0x40 ;\r\nbreak;\r\ncase V_69 :\r\nV_62 = 0x20 ;\r\nV_63 = 0x00 ;\r\nV_64 |= 0xC0 ;\r\nbreak;\r\ncase V_70 :\r\ndefault:\r\nV_62 = 0x00 ;\r\nV_63 = 0x80 ;\r\nbreak;\r\n}\r\nF_17 ( V_6 , V_9 -> V_5 , true ) ;\r\nV_62 |= ( F_18 ( V_6 , V_9 -> V_5 , V_71 ) & ~ 0x20 ) ;\r\nF_19 ( V_6 , V_9 -> V_5 , V_71 , V_62 ) ;\r\nV_63 |= ( F_16 ( V_6 , V_9 -> V_5 , V_72 ) & ~ 0x80 ) ;\r\nF_20 ( 10 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_72 , V_63 ) ;\r\nF_17 ( V_6 , V_9 -> V_5 , false ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_66 , V_64 ) ;\r\n}\r\nstatic bool\r\nF_21 ( struct V_1 * V_2 , const struct V_20 * V_21 ,\r\nstruct V_20 * V_73 )\r\n{\r\nreturn true ;\r\n}\r\nstatic void\r\nF_22 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_75 = V_2 -> V_75 ;\r\nint V_76 = ( V_21 -> V_77 >> 3 ) - 1 ;\r\nint V_78 = ( V_21 -> V_79 >> 3 ) + 1 ;\r\nint V_80 = ( V_21 -> V_81 >> 3 ) + 1 ;\r\nint V_82 = ( V_21 -> V_83 >> 3 ) - 5 ;\r\nint V_84 = ( V_21 -> V_77 >> 3 ) - 1 ;\r\nint V_85 = ( V_21 -> V_83 >> 3 ) - 1 ;\r\nint V_86 = V_21 -> V_87 - 1 ;\r\nint V_88 = V_21 -> V_89 - 1 ;\r\nint V_90 = V_21 -> V_91 - 1 ;\r\nint V_92 = V_21 -> V_93 - 2 ;\r\nint V_94 = V_21 -> V_87 - 1 ;\r\nint V_95 = V_21 -> V_93 - 1 ;\r\nstruct V_96 * V_97 ;\r\nbool V_98 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_99 * V_100 = V_99 ( V_97 ) ;\r\nif ( V_97 -> V_2 == V_2 &&\r\n( V_100 -> V_101 -> type == V_102 ||\r\nV_100 -> V_101 -> type == V_103 ) )\r\nV_98 = true ;\r\n}\r\nif ( V_98 ) {\r\nV_88 = V_92 - 3 ;\r\nV_90 = V_92 - 2 ;\r\nV_94 = V_88 ;\r\nV_78 = V_82 - 5 ;\r\nV_80 = V_82 - 2 ;\r\nV_85 = V_82 + 4 ;\r\n#if 0\r\nif (dev->overlayAdaptor && nv_device(drm->device)->card_type >= NV_10)\r\nhorizTotal += 2;\r\n#endif\r\n}\r\nif ( V_21 -> V_104 & V_105 )\r\nV_92 |= 1 ;\r\n#if 0\r\nErrorF("horizDisplay: 0x%X \n", horizDisplay);\r\nErrorF("horizStart: 0x%X \n", horizStart);\r\nErrorF("horizEnd: 0x%X \n", horizEnd);\r\nErrorF("horizTotal: 0x%X \n", horizTotal);\r\nErrorF("horizBlankStart: 0x%X \n", horizBlankStart);\r\nErrorF("horizBlankEnd: 0x%X \n", horizBlankEnd);\r\nErrorF("vertDisplay: 0x%X \n", vertDisplay);\r\nErrorF("vertStart: 0x%X \n", vertStart);\r\nErrorF("vertEnd: 0x%X \n", vertEnd);\r\nErrorF("vertTotal: 0x%X \n", vertTotal);\r\nErrorF("vertBlankStart: 0x%X \n", vertBlankStart);\r\nErrorF("vertBlankEnd: 0x%X \n", vertBlankEnd);\r\n#endif\r\nif ( ( V_21 -> V_104 & ( V_106 | V_107 ) )\r\n&& ( V_21 -> V_104 & ( V_108 | V_109 ) ) ) {\r\nV_11 -> V_110 = 0x23 ;\r\nif ( V_21 -> V_104 & V_107 )\r\nV_11 -> V_110 |= 0x40 ;\r\nif ( V_21 -> V_104 & V_109 )\r\nV_11 -> V_110 |= 0x80 ;\r\n} else {\r\nint V_111 = V_21 -> V_111 ;\r\nif ( V_21 -> V_104 & V_112 )\r\nV_111 *= 2 ;\r\nif ( V_21 -> V_113 > 1 )\r\nV_111 *= V_21 -> V_113 ;\r\nif ( V_111 < 400 )\r\nV_11 -> V_110 = 0xA3 ;\r\nelse if ( V_111 < 480 )\r\nV_11 -> V_110 = 0x63 ;\r\nelse if ( V_111 < 768 )\r\nV_11 -> V_110 = 0xE3 ;\r\nelse\r\nV_11 -> V_110 = 0x23 ;\r\n}\r\nV_11 -> V_110 |= ( V_21 -> V_114 & 0x03 ) << 2 ;\r\nV_11 -> V_115 [ V_116 ] = 0x00 ;\r\nif ( V_21 -> V_104 & V_117 )\r\nV_11 -> V_115 [ V_71 ] = 0x29 ;\r\nelse\r\nV_11 -> V_115 [ V_71 ] = 0x21 ;\r\nV_11 -> V_115 [ V_118 ] = 0x0F ;\r\nV_11 -> V_115 [ V_119 ] = 0x00 ;\r\nV_11 -> V_115 [ V_120 ] = 0x0E ;\r\nV_11 -> V_7 [ V_121 ] = V_82 ;\r\nV_11 -> V_7 [ V_122 ] = V_76 ;\r\nV_11 -> V_7 [ V_123 ] = V_84 ;\r\nV_11 -> V_7 [ V_124 ] = ( 1 << 7 ) |\r\nF_24 ( V_85 , 0 , V_125 ) ;\r\nV_11 -> V_7 [ V_126 ] = V_78 ;\r\nV_11 -> V_7 [ V_127 ] = F_24 ( V_85 , 5 , V_128 ) |\r\nF_24 ( V_80 , 0 , V_129 ) ;\r\nV_11 -> V_7 [ V_130 ] = V_92 ;\r\nV_11 -> V_7 [ V_131 ] = F_24 ( V_88 , 9 , V_132 ) |\r\nF_24 ( V_86 , 9 , V_133 ) |\r\nF_24 ( V_92 , 9 , V_134 ) |\r\n( 1 << 4 ) |\r\nF_24 ( V_94 , 8 , V_135 ) |\r\nF_24 ( V_88 , 8 , V_136 ) |\r\nF_24 ( V_86 , 8 , V_137 ) |\r\nF_24 ( V_92 , 8 , V_138 ) ;\r\nV_11 -> V_7 [ V_139 ] = 0x00 ;\r\nV_11 -> V_7 [ V_140 ] = ( ( V_21 -> V_104 & V_112 ) ? F_25 ( V_141 ) : 0 ) |\r\n1 << 6 |\r\nF_24 ( V_94 , 9 , V_142 ) ;\r\nV_11 -> V_7 [ V_143 ] = 0x00 ;\r\nV_11 -> V_7 [ V_144 ] = 0x00 ;\r\nV_11 -> V_7 [ V_145 ] = 0x00 ;\r\nV_11 -> V_7 [ V_146 ] = 0x00 ;\r\nV_11 -> V_7 [ V_147 ] = 0x00 ;\r\nV_11 -> V_7 [ V_148 ] = 0x00 ;\r\nV_11 -> V_7 [ V_149 ] = V_88 ;\r\nV_11 -> V_7 [ V_150 ] = 1 << 5 | F_24 ( V_90 , 0 , V_151 ) ;\r\nV_11 -> V_7 [ V_152 ] = V_86 ;\r\nV_11 -> V_7 [ V_153 ] = V_75 -> V_154 [ 0 ] / 8 ;\r\nV_11 -> V_7 [ V_155 ] = 0x00 ;\r\nV_11 -> V_7 [ V_156 ] = V_94 ;\r\nV_11 -> V_7 [ V_157 ] = V_95 ;\r\nV_11 -> V_7 [ V_72 ] = 0x43 ;\r\nV_11 -> V_7 [ V_158 ] = 0xff ;\r\nV_11 -> V_7 [ V_159 ] =\r\nF_24 ( V_75 -> V_154 [ 0 ] / 8 , 8 , V_160 ) ;\r\nV_11 -> V_7 [ V_161 ] =\r\nF_24 ( V_75 -> V_154 [ 0 ] / 8 , 11 , V_162 ) ;\r\nV_11 -> V_7 [ V_66 ] = V_21 -> V_77 < 1280 ?\r\nF_25 ( V_163 ) : 0x00 ;\r\nV_11 -> V_7 [ V_164 ] = F_24 ( V_85 , 6 , V_165 ) |\r\nF_24 ( V_94 , 10 , V_166 ) |\r\nF_24 ( V_88 , 10 , V_167 ) |\r\nF_24 ( V_86 , 10 , V_168 ) |\r\nF_24 ( V_92 , 10 , V_169 ) ;\r\nV_11 -> V_7 [ V_170 ] = F_24 ( V_78 , 8 , V_171 ) |\r\nF_24 ( V_84 , 8 , V_172 ) |\r\nF_24 ( V_76 , 8 , V_173 ) |\r\nF_24 ( V_82 , 8 , V_174 ) ;\r\nV_11 -> V_7 [ V_175 ] = F_24 ( V_94 , 11 , V_176 ) |\r\nF_24 ( V_88 , 11 , V_177 ) |\r\nF_24 ( V_86 , 11 , V_178 ) |\r\nF_24 ( V_92 , 11 , V_179 ) ;\r\nif ( V_21 -> V_104 & V_105 ) {\r\nV_82 = ( V_82 >> 1 ) & ~ 1 ;\r\nV_11 -> V_7 [ V_180 ] = V_82 ;\r\nV_11 -> V_7 [ V_170 ] |= F_24 ( V_82 , 8 , V_181 ) ;\r\n} else\r\nV_11 -> V_7 [ V_180 ] = 0xff ;\r\nV_11 -> V_182 [ V_183 ] = 0x00 ;\r\nV_11 -> V_182 [ V_184 ] = 0x00 ;\r\nV_11 -> V_182 [ V_185 ] = 0x00 ;\r\nV_11 -> V_182 [ V_186 ] = 0x00 ;\r\nV_11 -> V_182 [ V_187 ] = 0x00 ;\r\nV_11 -> V_182 [ V_188 ] = 0x40 ;\r\nV_11 -> V_182 [ V_189 ] = 0x05 ;\r\nV_11 -> V_182 [ V_190 ] = 0x0F ;\r\nV_11 -> V_182 [ V_191 ] = 0xFF ;\r\nV_11 -> V_192 [ 0 ] = 0x00 ;\r\nV_11 -> V_192 [ 1 ] = 0x01 ;\r\nV_11 -> V_192 [ 2 ] = 0x02 ;\r\nV_11 -> V_192 [ 3 ] = 0x03 ;\r\nV_11 -> V_192 [ 4 ] = 0x04 ;\r\nV_11 -> V_192 [ 5 ] = 0x05 ;\r\nV_11 -> V_192 [ 6 ] = 0x06 ;\r\nV_11 -> V_192 [ 7 ] = 0x07 ;\r\nV_11 -> V_192 [ 8 ] = 0x08 ;\r\nV_11 -> V_192 [ 9 ] = 0x09 ;\r\nV_11 -> V_192 [ 10 ] = 0x0A ;\r\nV_11 -> V_192 [ 11 ] = 0x0B ;\r\nV_11 -> V_192 [ 12 ] = 0x0C ;\r\nV_11 -> V_192 [ 13 ] = 0x0D ;\r\nV_11 -> V_192 [ 14 ] = 0x0E ;\r\nV_11 -> V_192 [ 15 ] = 0x0F ;\r\nV_11 -> V_192 [ V_193 ] = 0x01 ;\r\nV_11 -> V_192 [ V_194 ] = 0x00 ;\r\nV_11 -> V_192 [ V_195 ] = 0x0F ;\r\nV_11 -> V_192 [ V_196 ] = 0x00 ;\r\nV_11 -> V_192 [ V_197 ] = 0x00 ;\r\n}\r\nstatic void\r\nF_26 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_3 * V_198 = & F_5 ( V_6 ) -> V_199 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_96 * V_97 ;\r\nbool V_200 = false , V_201 = false , V_202 = false ,\r\nV_203 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_99 * V_100 = V_99 ( V_97 ) ;\r\nbool V_204 = false ;\r\nif ( V_97 -> V_2 != V_2 )\r\ncontinue;\r\nif ( V_100 -> V_101 -> type == V_102 )\r\nV_204 = V_200 = true ;\r\nif ( V_100 -> V_101 -> type == V_205 )\r\nV_202 = true ;\r\nif ( V_100 -> V_101 -> type == V_103 )\r\nV_204 = V_201 = true ;\r\nif ( V_100 -> V_101 -> V_206 != V_207 && V_204 )\r\nV_203 = true ;\r\n}\r\nV_11 -> V_7 [ V_208 ] = V_198 -> V_7 [ V_208 ] & ~ ( 1 << 5 ) ;\r\nV_11 -> V_209 = 0 ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_209 |= V_210 ;\r\n#if 0\r\nif (dev->overlayAdaptor) {\r\nNVPortPrivPtr pPriv = GET_OVERLAY_PRIVATE(dev);\r\nif (pPriv->overlayCRTC == nv_crtc->index)\r\nregp->crtc_eng_ctrl |= NV_CRTC_FSEL_OVERLAY;\r\n}\r\n#endif\r\nV_11 -> V_211 = V_212 |\r\nV_213 |\r\nV_214 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nV_11 -> V_211 |= V_215 ;\r\nif ( V_21 -> V_104 & V_112 )\r\nV_11 -> V_211 |= V_216 ;\r\nV_11 -> V_7 [ V_217 ] = 0 ;\r\nV_11 -> V_7 [ V_218 ] = 0 ;\r\nif ( V_200 )\r\nV_11 -> V_7 [ V_219 ] = 0x11 ;\r\nelse if ( V_201 )\r\nV_11 -> V_7 [ V_219 ] = 0x88 ;\r\nelse\r\nV_11 -> V_7 [ V_219 ] = 0x22 ;\r\nV_11 -> V_7 [ V_220 ] = V_198 -> V_7 [ V_220 ] ;\r\nF_4 ( V_2 , V_9 -> V_15 ) ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_7 [ V_221 ] = V_198 -> V_7 [ V_221 ] | 0x80 ;\r\nV_11 -> V_7 [ V_222 ] = F_5 ( V_6 ) -> V_199 . V_13 [ 0 ] . V_7 [ V_222 ] ;\r\nif ( ! V_9 -> V_5 )\r\nV_11 -> V_7 [ V_222 ] += 4 ;\r\nV_11 -> V_7 [ V_223 ] = V_203 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_224 )\r\nV_11 -> V_7 [ 0x9f ] = V_203 ? 0x11 : 0x1 ;\r\nV_11 -> V_225 = V_21 -> V_87 - 3 ;\r\nV_11 -> V_226 = V_21 -> V_87 - 1 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nV_11 -> V_227 = F_27 ( V_6 , 0 , V_228 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_224 )\r\nV_11 -> V_229 = F_27 ( V_6 , 0 , V_230 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_231 )\r\nV_11 -> V_232 = V_233 ;\r\nelse\r\nV_11 -> V_232 = V_234 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 ) {\r\nV_11 -> V_7 [ V_235 ] = 0xFF ;\r\nV_11 -> V_7 [ V_236 ] = 0x1 ;\r\n}\r\nV_11 -> V_7 [ V_237 ] = ( V_2 -> V_75 -> V_238 + 1 ) / 8 ;\r\nif ( V_200 || V_201 || V_202 )\r\nV_11 -> V_7 [ V_237 ] |= ( 1 << 7 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_231 )\r\nV_11 -> V_239 = ( 1 << 25 ) ;\r\nV_11 -> V_240 = V_241 |\r\nV_242 |\r\nV_243 ;\r\nif ( V_2 -> V_75 -> V_238 == 16 )\r\nV_11 -> V_240 |= V_244 ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nV_11 -> V_240 |= V_245 ;\r\nV_11 -> V_246 = 0 ;\r\nV_11 -> V_247 = 0 ;\r\nF_7 ( V_2 , V_9 -> V_17 ) ;\r\nV_11 -> V_248 = 0x100 ;\r\nV_11 -> V_249 = 0x0 ;\r\nV_11 -> V_250 = 0xfffff ;\r\nV_11 -> V_251 = 0x1 ;\r\n}\r\nstatic int\r\nF_28 ( struct V_1 * V_2 , struct V_20 * V_21 ,\r\nstruct V_20 * V_73 ,\r\nint V_252 , int V_253 , struct V_74 * V_254 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nF_12 ( V_24 , L_4 , V_9 -> V_5 ) ;\r\nF_29 ( V_73 ) ;\r\nF_30 ( V_6 , V_9 -> V_5 , - 1 ) ;\r\nF_22 ( V_2 , V_73 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 )\r\nF_8 ( V_6 , 0 , V_255 , F_5 ( V_6 ) -> V_12 . V_256 ) ;\r\nF_26 ( V_2 , V_73 ) ;\r\nF_9 ( V_2 , V_21 , V_73 -> clock ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_31 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_257 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_30 * V_258 = & F_5 ( V_6 ) -> V_199 ;\r\nstruct V_3 * V_259 = & V_258 -> V_13 [ V_9 -> V_5 ] ;\r\nif ( F_14 ( V_2 -> V_6 ) )\r\nF_15 ( V_2 -> V_6 , V_9 -> V_5 ) ;\r\nF_32 ( V_2 -> V_6 , V_9 -> V_5 , V_258 ) ;\r\nV_31 -> V_256 = V_258 -> V_256 & ~ ( 0x5 << 16 ) ;\r\nV_257 -> V_7 [ V_260 ] = V_259 -> V_7 [ V_260 ] ;\r\nV_31 -> V_45 = V_258 -> V_45 & ~ ( V_46 | V_47 | V_48 ) ;\r\nV_257 -> V_229 = V_259 -> V_229 ;\r\n}\r\nstatic void F_33 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nint V_261 = V_9 -> V_5 ;\r\nT_1 V_262 = F_5 ( V_6 ) -> V_199 . V_13 [ V_261 ] . V_7 [ V_263 ] ;\r\nif ( F_14 ( V_2 -> V_6 ) )\r\nF_15 ( V_2 -> V_6 , V_261 ) ;\r\nF_34 ( V_2 -> V_6 , V_261 , & F_5 ( V_6 ) -> V_199 ) ;\r\nF_30 ( V_2 -> V_6 , V_261 , V_262 ) ;\r\nV_9 -> V_65 = V_264 ;\r\n}\r\nstatic void F_35 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_265 * V_266 = V_2 -> V_267 ;\r\nif ( F_14 ( V_6 ) )\r\nF_15 ( V_6 , V_9 -> V_5 ) ;\r\nF_36 ( V_6 , V_9 -> V_5 ) ;\r\nV_266 -> V_268 ( V_2 , V_69 ) ;\r\nF_37 ( V_6 , V_9 -> V_5 , true ) ;\r\nF_38 ( V_6 , V_9 -> V_5 , V_269 , V_270 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 == V_50 ) {\r\nT_2 V_271 = F_39 ( V_6 , V_9 -> V_5 , V_272 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_272 , V_271 & ~ 0x10000 ) ;\r\n}\r\n}\r\nstatic void F_40 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_265 * V_266 = V_2 -> V_267 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_34 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\nF_41 ( V_2 , V_2 -> V_252 , V_2 -> V_253 , NULL ) ;\r\n#ifdef F_42\r\n{\r\nT_1 V_273 = F_16 ( V_6 , V_9 -> V_5 , V_274 ) ;\r\nV_273 |= F_25 ( V_275 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_274 , V_273 ) ;\r\n}\r\n#endif\r\nV_266 -> V_268 ( V_2 , V_70 ) ;\r\nF_43 ( V_6 , V_9 -> V_5 ) ;\r\n}\r\nstatic void F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nF_45 ( V_2 ) ;\r\nF_46 ( V_9 -> V_59 . V_276 ) ;\r\nF_47 ( V_9 -> V_59 . V_276 ) ;\r\nF_48 ( NULL , & V_9 -> V_59 . V_276 ) ;\r\nF_49 ( V_9 ) ;\r\n}\r\nstatic void\r\nF_50 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_9 -> V_277 . V_6 ;\r\nstruct V_278 { T_1 V_279 , V_280 , V_281 ; } V_282 ( ( V_283 ) ) * V_284 ;\r\nint V_285 ;\r\nV_284 = (struct V_278 * ) F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] . V_286 ;\r\nfor ( V_285 = 0 ; V_285 < 256 ; V_285 ++ ) {\r\nV_284 [ V_285 ] . V_279 = V_9 -> V_287 . V_279 [ V_285 ] >> 8 ;\r\nV_284 [ V_285 ] . V_280 = V_9 -> V_287 . V_280 [ V_285 ] >> 8 ;\r\nV_284 [ V_285 ] . V_281 = V_9 -> V_287 . V_281 [ V_285 ] >> 8 ;\r\n}\r\nF_51 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\n}\r\nstatic void\r\nF_52 ( struct V_1 * V_2 , T_3 * V_279 , T_3 * V_280 , T_3 * V_281 , T_2 V_288 ,\r\nT_2 V_289 )\r\n{\r\nint V_290 = ( V_288 + V_289 > 256 ) ? 256 : V_288 + V_289 , V_285 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nfor ( V_285 = V_288 ; V_285 < V_290 ; V_285 ++ ) {\r\nV_9 -> V_287 . V_279 [ V_285 ] = V_279 [ V_285 ] ;\r\nV_9 -> V_287 . V_280 [ V_285 ] = V_280 [ V_285 ] ;\r\nV_9 -> V_287 . V_281 [ V_285 ] = V_281 [ V_285 ] ;\r\n}\r\nif ( ! V_9 -> V_277 . V_75 ) {\r\nV_9 -> V_287 . V_238 = 0 ;\r\nreturn;\r\n}\r\nF_50 ( V_2 ) ;\r\n}\r\nstatic int\r\nF_53 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_291 ,\r\nint V_252 , int V_253 , bool V_292 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_293 ;\r\nstruct V_294 * V_75 ;\r\nint V_295 , V_296 ;\r\nint V_297 ;\r\nF_12 ( V_24 , L_5 , V_9 -> V_5 ) ;\r\nif ( ! V_292 && ! V_2 -> V_75 ) {\r\nF_12 ( V_24 , L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_292 ) {\r\nV_293 = V_291 ;\r\nV_75 = V_294 ( V_291 ) ;\r\n} else {\r\nV_293 = V_2 -> V_75 ;\r\nV_75 = V_294 ( V_2 -> V_75 ) ;\r\nV_297 = F_54 ( V_75 -> V_276 , V_298 ) ;\r\nif ( V_297 )\r\nreturn V_297 ;\r\nif ( V_291 ) {\r\nstruct V_294 * V_299 = V_294 ( V_291 ) ;\r\nF_47 ( V_299 -> V_276 ) ;\r\n}\r\n}\r\nV_9 -> V_75 . V_61 = V_75 -> V_276 -> V_300 . V_61 ;\r\nif ( V_9 -> V_287 . V_238 != V_293 -> V_238 ) {\r\nV_9 -> V_287 . V_238 = V_293 -> V_238 ;\r\nF_50 ( V_2 ) ;\r\n}\r\nV_11 -> V_7 [ V_237 ] &= ~ 3 ;\r\nV_11 -> V_7 [ V_237 ] |= ( V_2 -> V_75 -> V_238 + 1 ) / 8 ;\r\nV_11 -> V_240 &= ~ V_244 ;\r\nif ( V_2 -> V_75 -> V_238 == 16 )\r\nV_11 -> V_240 |= V_244 ;\r\nF_1 ( V_2 , V_11 , V_237 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_301 ,\r\nV_11 -> V_240 ) ;\r\nV_11 -> V_7 [ V_153 ] = V_293 -> V_154 [ 0 ] >> 3 ;\r\nV_11 -> V_7 [ V_159 ] =\r\nF_24 ( V_293 -> V_154 [ 0 ] >> 3 , 8 , V_160 ) ;\r\nV_11 -> V_7 [ V_161 ] =\r\nF_24 ( V_293 -> V_154 [ 0 ] / 8 , 11 , V_162 ) ;\r\nF_1 ( V_2 , V_11 , V_159 ) ;\r\nF_1 ( V_2 , V_11 , V_153 ) ;\r\nF_1 ( V_2 , V_11 , V_161 ) ;\r\nV_11 -> V_302 = V_9 -> V_75 . V_61 & ~ 3 ;\r\nV_11 -> V_302 += ( V_253 * V_293 -> V_154 [ 0 ] ) + ( V_252 * V_293 -> V_303 / 8 ) ;\r\nF_55 ( V_6 , V_9 -> V_5 , V_11 -> V_302 ) ;\r\nF_56 ( V_6 , V_2 -> V_21 . clock , V_293 -> V_303 ,\r\n& V_295 , & V_296 ) ;\r\nV_11 -> V_7 [ V_304 ] = V_295 ;\r\nV_11 -> V_7 [ V_305 ] = V_296 & 0xff ;\r\nF_1 ( V_2 , V_11 , V_304 ) ;\r\nF_1 ( V_2 , V_11 , V_305 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_49 >= V_306 ) {\r\nV_11 -> V_7 [ V_307 ] = V_296 >> 8 ;\r\nF_1 ( V_2 , V_11 , V_307 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_41 ( struct V_1 * V_2 , int V_252 , int V_253 ,\r\nstruct V_74 * V_254 )\r\n{\r\nreturn F_53 ( V_2 , V_254 , V_252 , V_253 , false ) ;\r\n}\r\nstatic int\r\nF_57 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_75 ,\r\nint V_252 , int V_253 , enum V_308 V_31 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nif ( V_31 == V_309 )\r\nF_58 ( V_6 ) ;\r\nelse\r\nF_59 ( V_6 ) ;\r\nreturn F_53 ( V_2 , V_75 , V_252 , V_253 , true ) ;\r\n}\r\nstatic void F_60 ( struct V_10 * V_6 , struct V_310 * V_311 ,\r\nstruct V_310 * V_312 )\r\n{\r\nint V_313 = F_61 ( V_6 ) ;\r\nT_2 V_314 ;\r\nint V_285 , V_315 ;\r\nfor ( V_285 = 0 ; V_285 < V_313 ; V_285 ++ ) {\r\nfor ( V_315 = 0 ; V_315 < V_313 ; V_315 ++ ) {\r\nV_314 = F_62 ( V_311 , V_285 * 64 + V_315 ) ;\r\nF_63 ( V_312 , V_285 * V_313 + V_315 , ( V_314 & 0x80000000 ) >> 16\r\n| ( V_314 & 0xf80000 ) >> 9\r\n| ( V_314 & 0xf800 ) >> 6\r\n| ( V_314 & 0xf8 ) >> 3 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_64 ( struct V_10 * V_6 , struct V_310 * V_311 ,\r\nstruct V_310 * V_312 )\r\n{\r\nT_2 V_314 ;\r\nint V_316 , V_285 ;\r\nfor ( V_285 = 0 ; V_285 < 64 * 64 ; V_285 ++ ) {\r\nV_314 = F_62 ( V_311 , V_285 ) ;\r\nV_316 = V_314 >> 24 ;\r\nif ( V_316 > 0 && V_316 < 255 )\r\nV_314 = ( V_314 & 0x00ffffff ) | ( ( V_316 + 1 ) << 24 ) ;\r\n#ifdef F_42\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 == 0x11 ) {\r\nV_314 = ( ( V_314 & 0x000000ff ) << 24 ) |\r\n( ( V_314 & 0x0000ff00 ) << 8 ) |\r\n( ( V_314 & 0x00ff0000 ) >> 8 ) |\r\n( ( V_314 & 0xff000000 ) >> 24 ) ;\r\n}\r\n}\r\n#endif\r\nF_65 ( V_312 , V_285 , V_314 ) ;\r\n}\r\n}\r\nstatic int\r\nF_66 ( struct V_1 * V_2 , struct V_317 * V_318 ,\r\nT_2 V_319 , T_2 V_313 , T_2 V_320 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_310 * V_59 = NULL ;\r\nstruct V_321 * V_322 ;\r\nint V_297 = 0 ;\r\nif ( ! V_319 ) {\r\nV_9 -> V_59 . V_323 ( V_9 , true ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_313 != 64 || V_320 != 64 )\r\nreturn - V_324 ;\r\nV_322 = F_67 ( V_6 , V_318 , V_319 ) ;\r\nif ( ! V_322 )\r\nreturn - V_325 ;\r\nV_59 = F_68 ( V_322 ) ;\r\nV_297 = F_69 ( V_59 ) ;\r\nif ( V_297 )\r\ngoto V_326;\r\nif ( F_11 ( V_24 -> V_27 ) -> V_40 >= 0x11 )\r\nF_64 ( V_6 , V_59 , V_9 -> V_59 . V_276 ) ;\r\nelse\r\nF_60 ( V_6 , V_59 , V_9 -> V_59 . V_276 ) ;\r\nF_46 ( V_59 ) ;\r\nV_9 -> V_59 . V_61 = V_9 -> V_59 . V_276 -> V_300 . V_61 ;\r\nV_9 -> V_59 . V_60 ( V_9 , V_9 -> V_59 . V_61 ) ;\r\nV_9 -> V_59 . V_327 ( V_9 , true ) ;\r\nV_326:\r\nF_70 ( V_322 ) ;\r\nreturn V_297 ;\r\n}\r\nstatic int\r\nF_71 ( struct V_1 * V_2 , int V_252 , int V_253 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nV_9 -> V_59 . V_328 ( V_9 , V_252 , V_253 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_72 ( struct V_10 * V_6 , int V_329 )\r\n{\r\nstruct F_3 * V_9 ;\r\nint V_297 , V_285 ;\r\nV_9 = F_73 ( sizeof( * V_9 ) , V_330 ) ;\r\nif ( ! V_9 )\r\nreturn - V_331 ;\r\nfor ( V_285 = 0 ; V_285 < 256 ; V_285 ++ ) {\r\nV_9 -> V_287 . V_279 [ V_285 ] = V_285 << 8 ;\r\nV_9 -> V_287 . V_280 [ V_285 ] = V_285 << 8 ;\r\nV_9 -> V_287 . V_281 [ V_285 ] = V_285 << 8 ;\r\n}\r\nV_9 -> V_287 . V_238 = 0 ;\r\nV_9 -> V_5 = V_329 ;\r\nV_9 -> V_65 = V_264 ;\r\nF_74 ( V_6 , & V_9 -> V_277 , & V_332 ) ;\r\nF_75 ( & V_9 -> V_277 , & V_333 ) ;\r\nF_76 ( & V_9 -> V_277 , 256 ) ;\r\nV_297 = F_77 ( V_6 , 64 * 64 * 4 , 0x100 , V_298 ,\r\n0 , 0x0000 , NULL , & V_9 -> V_59 . V_276 ) ;\r\nif ( ! V_297 ) {\r\nV_297 = F_54 ( V_9 -> V_59 . V_276 , V_298 ) ;\r\nif ( ! V_297 ) {\r\nV_297 = F_69 ( V_9 -> V_59 . V_276 ) ;\r\nif ( V_297 )\r\nF_47 ( V_9 -> V_59 . V_276 ) ;\r\n}\r\nif ( V_297 )\r\nF_48 ( NULL , & V_9 -> V_59 . V_276 ) ;\r\n}\r\nF_78 ( V_9 ) ;\r\nreturn 0 ;\r\n}
