module muxtwo(out, a, b, s);
	output out;
	input a, b, s;
	reg out;

	always@( a or b or s)
		if(!s) out = a;
		else out = b;
endmodule
