

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_s'
================================================================
* Date:           Sun Nov  3 13:42:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94                   |FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6                  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103                            |FC_1u_800u_500u_Pipeline_L2_L3                            |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114  |FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |   400004|   400004|  4.000 ms|  4.000 ms|  400004|  400004|       no|
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126                 |FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7                 |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    1212|   4397|    -|
|Memory           |      257|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     684|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      257|   15|    1896|   4863|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    6|       1|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103                            |FC_1u_800u_500u_Pipeline_L2_L3                            |        0|   2|  333|   474|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126                 |FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7                 |        0|   0|   35|   138|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114  |FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        0|   1|  131|   319|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94                   |FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6                  |        0|   0|   53|   140|    0|
    |mul_32ns_11ns_42_2_1_U365                                            |mul_32ns_11ns_42_2_1                                      |        0|   2|  165|    50|    0|
    |mul_32ns_32ns_64_2_1_U364                                            |mul_32ns_32ns_64_2_1                                      |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U368                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U369                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U370                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_2_1_U366                                              |mul_32s_32s_32_2_1                                        |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U367                                              |mul_32s_32s_32_2_1                                        |        0|   3|  165|    50|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                |                                                          |        0|  15| 1212|  4397|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|                 Module                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |A_U    |FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W  |        1|  0|   0|    0|     800|    8|     1|         6400|
    |B_U    |FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W  |      256|  0|   0|    0|  400000|    8|     1|      3200000|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                       |      257|  0|   0|    0|  400800|   16|     2|      3206400|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_212_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_call_state12    |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_207_p2               |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |A_ce0                   |    9|          2|    1|          2|
    |A_ce1                   |    9|          2|    1|          2|
    |A_we1                   |    9|          2|    1|          2|
    |B_ce0                   |    9|          2|    1|          2|
    |B_ce1                   |    9|          2|    1|          2|
    |B_we1                   |    9|          2|    1|          2|
    |ap_NS_fsm               |  117|         26|    1|         26|
    |ap_done                 |    9|          2|    1|          2|
    |connect_6_blk_n         |    9|          2|    1|          2|
    |connect_6_read          |   25|          5|    1|          5|
    |connect_7_blk_n         |    9|          2|    1|          2|
    |connect_7_din           |   20|          4|   32|        128|
    |connect_7_write         |   25|          5|    1|          5|
    |grp_fu_144_p0           |   14|          3|   32|         96|
    |grp_fu_144_p1           |   14|          3|   32|         96|
    |indvar_flatten13_fu_76  |    9|          2|   64|        128|
    |real_start              |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  314|         68|  173|        504|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL_2                                                                           |  32|   0|   32|          0|
    |B_ROW_2                                                                           |  32|   0|   32|          0|
    |B_ROW_2_load_load_fu_200_p1                                                       |  32|   0|   32|          0|
    |KER_bound_reg_331                                                                 |  32|   0|   32|          0|
    |KER_size_0_reg_285                                                                |  32|   0|   32|          0|
    |KER_size_1_reg_326                                                                |  32|   0|   32|          0|
    |OFMDim_current_2                                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                                         |  25|   0|   25|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |ap_predicate_pred366_state8                                                       |   1|   0|    1|          0|
    |ap_predicate_pred381_state8                                                       |   1|   0|    1|          0|
    |ap_predicate_pred383_state8                                                       |   1|   0|    1|          0|
    |bound11_reg_313                                                                   |  64|   0|   64|          0|
    |bound4_reg_308                                                                    |  42|   0|   42|          0|
    |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103_ap_start_reg                            |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126_ap_start_reg                 |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_76                                                            |  64|   0|   64|          0|
    |mul_ln73_reg_321                                                                  |  32|   0|   32|          0|
    |reg_152                                                                           |  32|   0|   32|          0|
    |start_once_reg                                                                    |   1|   0|    1|          0|
    |valIn_a_22_reg_237                                                                |  32|   0|   32|          0|
    |valIn_a_23_reg_241                                                                |  32|   0|   32|          0|
    |valIn_a_24_reg_246                                                                |  32|   0|   32|          0|
    |valIn_a_25_reg_254                                                                |  32|   0|   32|          0|
    |valIn_a_26_reg_260                                                                |  32|   0|   32|          0|
    |valIn_a_27_reg_267                                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 684|   0|  684|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|connect_6_dout            |   in|   32|     ap_fifo|           connect_6|       pointer|
|connect_6_num_data_valid  |   in|    7|     ap_fifo|           connect_6|       pointer|
|connect_6_fifo_cap        |   in|    7|     ap_fifo|           connect_6|       pointer|
|connect_6_empty_n         |   in|    1|     ap_fifo|           connect_6|       pointer|
|connect_6_read            |  out|    1|     ap_fifo|           connect_6|       pointer|
|connect_7_din             |  out|   32|     ap_fifo|           connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|           connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|           connect_7|       pointer|
|connect_7_full_n          |   in|    1|     ap_fifo|           connect_7|       pointer|
|connect_7_write           |  out|    1|     ap_fifo|           connect_7|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

