<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORE10100_AHBAPB</name><vendor>Actel</vendor><library>DirectCore</library><version>5.1.105</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"/><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="0"><name>mti\scripts\bfmcompile.tcl</name><userFileType>tclSource</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="1"><name>mti\scripts\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="2"><name>mti\scripts\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="3"><name>mti\scripts\core10100.bfm</name><userFileType>BFM</userFileType></file><file fileid="4"><name>mti\scripts\core10100.vec</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl\vlog\core\utility.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\core\bd.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>rtl\vlog\core\csr.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\core\dma.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\core\rc.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\core\rfifo.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\core\rlsm.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\core\rstc.v</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vlog\core\tc.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\core\tfifo.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vlog\core\tlsm.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vlog\core\mac.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl\vlog\core\dualram.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl\vlog\core\ramblocks_igloo2.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl\vlog\core\rmii_mii.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>