C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  Z:\windows\LVR_firmware\synthesis   -part A3PN250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile Z:\windows\LVR_firmware\synthesis\synlog\report\TOP_LVR_GEN3_CNTL_fpga_mapper.xml  -top_level_module  work.TOP_LVR_GEN3_CNTL  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  Z:\windows\LVR_firmware\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.edn   -freq 100.000   -tcl  Z:\windows\LVR_firmware\synthesis\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc  Z:\windows\LVR_firmware\synthesis\synwork\TOP_LVR_GEN3_CNTL_prem.srd  -sap  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.sap  -otap  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.tap  -omap  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.sap  -ologparam  Z:\windows\LVR_firmware\synthesis\syntmp\TOP_LVR_GEN3_CNTL.plg  -osyn  Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srm  -prjdir  Z:\windows\LVR_firmware\synthesis\  -prjname  TOP_LVR_GEN3_CNTL_syn  -log  Z:\windows\LVR_firmware\synthesis\synlog\TOP_LVR_GEN3_CNTL_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PN250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\TOP_LVR_GEN3_CNTL_fpga_mapper.xml -top_level_module work.TOP_LVR_GEN3_CNTL -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\TOP_LVR_GEN3_CNTL.edn -freq 100.000 -tcl ..\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc ..\synwork\TOP_LVR_GEN3_CNTL_prem.srd -sap ..\TOP_LVR_GEN3_CNTL.sap -otap ..\TOP_LVR_GEN3_CNTL.tap -omap ..\TOP_LVR_GEN3_CNTL.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\TOP_LVR_GEN3_CNTL.sap -ologparam TOP_LVR_GEN3_CNTL.plg -osyn ..\TOP_LVR_GEN3_CNTL.srm -prjdir ..\ -prjname TOP_LVR_GEN3_CNTL_syn -log ..\synlog\TOP_LVR_GEN3_CNTL_fpga_mapper.srr
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1561474082|size:2041|exec:0|csum:
file:..\TOP_LVR_GEN3_CNTL.edn|io:o|time:1561474092|size:857102|exec:0|csum:
file:..\TomO_Constraint_TOP_LVR_GEN3_CNTL.sdc|io:i|time:1551752396|size:487|exec:0|csum:18EA53B6D556199E8DB5B874C1EE00D9
file:..\synwork\TOP_LVR_GEN3_CNTL_prem.srd|io:i|time:1561474087|size:20808|exec:0|csum:9E1F1923BBFA4D07154BB8DFBD47644A
file:..\TOP_LVR_GEN3_CNTL.sap|io:o|time:1561474087|size:2524|exec:0|csum:
file:..\TOP_LVR_GEN3_CNTL.tap|io:o|time:0|size:0|exec:0|csum:
file:..\TOP_LVR_GEN3_CNTL.map|io:o|time:1561474092|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509041888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\TOP_LVR_GEN3_CNTL.sap|io:o|time:1561474087|size:2524|exec:0|csum:
file:TOP_LVR_GEN3_CNTL.plg|io:o|time:1561474092|size:1095|exec:0|csum:
file:..\TOP_LVR_GEN3_CNTL.srm|io:o|time:1561474092|size:83375|exec:0|csum:
file:..\synlog\TOP_LVR_GEN3_CNTL_fpga_mapper.srr|io:o|time:1561474092|size:63078|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509388272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509389686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
