// Seed: 2408493518
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd8,
    parameter id_4 = 32'd53
) (
    input  tri0 _id_0,
    output wor  id_1,
    output tri  id_2
);
  logic [-1 'h0 : -1] _id_4;
  wire [id_0 : id_4] id_5;
  wire id_6 = id_6;
  logic id_7;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  always @(negedge id_4 or -1) {1, -1'b0, id_6} <= -1;
  wire id_8;
  wire [( "" ) : -1] id_9;
endmodule
