

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 02:59:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      313|      313|  3.130 us|  3.130 us|  314|  314|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |      106|      106|        53|          -|          -|     2|        no|
        |- VITIS_LOOP_82_6  |       94|       94|        47|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tile = alloca i32 1"   --->   Operation 15 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 16 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 17 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [nn.cpp:38]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_9, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:44]   --->   Operation 41 'alloca' 'layer1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer1_output_1 = alloca i64 1" [nn.cpp:44]   --->   Operation 42 'alloca' 'layer1_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer1_output_2 = alloca i64 1" [nn.cpp:44]   --->   Operation 43 'alloca' 'layer1_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer1_output_3 = alloca i64 1" [nn.cpp:44]   --->   Operation 44 'alloca' 'layer1_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer1_weight_tile = alloca i64 1" [nn.cpp:53]   --->   Operation 45 'alloca' 'layer1_weight_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1 = alloca i64 1" [nn.cpp:53]   --->   Operation 46 'alloca' 'layer1_weight_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2 = alloca i64 1" [nn.cpp:53]   --->   Operation 47 'alloca' 'layer1_weight_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3 = alloca i64 1" [nn.cpp:53]   --->   Operation 48 'alloca' 'layer1_weight_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_weight_tile = alloca i64 1" [nn.cpp:54]   --->   Operation 49 'alloca' 'layer2_weight_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1 = alloca i64 1" [nn.cpp:54]   --->   Operation 50 'alloca' 'layer2_weight_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2 = alloca i64 1" [nn.cpp:54]   --->   Operation 51 'alloca' 'layer2_weight_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3 = alloca i64 1" [nn.cpp:54]   --->   Operation 52 'alloca' 'layer2_weight_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0"   --->   Operation 53 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1"   --->   Operation 54 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2"   --->   Operation 55 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3"   --->   Operation 56 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln60 = store i4 0, i4 %tile" [nn.cpp:60]   --->   Operation 57 'store' 'store_ln60' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 58 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tile_2 = load i4 %tile" [nn.cpp:60]   --->   Operation 59 'load' 'tile_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %tile_2, i32 3" [nn.cpp:60]   --->   Operation 60 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %VITIS_LOOP_62_2.split, void %VITIS_LOOP_84_7.preheader" [nn.cpp:60]   --->   Operation 61 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %tile_2" [nn.cpp:60]   --->   Operation 62 'trunc' 'trunc_ln60' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i9 %layer1_weight_tile, i3 %trunc_ln60, i9 %layer1_weight_tile_3, i9 %layer1_weight_tile_2, i9 %layer1_weight_tile_1, i9 %layer1_weights" [nn.cpp:60]   --->   Operation 63 'call' 'call_ln60' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (1.77ns)   --->   "%add_ln60 = add i4 %tile_2, i4 4" [nn.cpp:60]   --->   Operation 64 'add' 'add_ln60' <Predicate = (!tmp)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.61ns)   --->   "%store_ln60 = store i4 %add_ln60, i4 %tile" [nn.cpp:60]   --->   Operation 65 'store' 'store_ln60' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tile_1 = alloca i32 1"   --->   Operation 66 'alloca' 'tile_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1 = alloca i32 1"   --->   Operation 67 'alloca' 'p_0_0_0114_i1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_i_i_le8_lcssa15 = alloca i32 1"   --->   Operation 68 'alloca' 'conv_i_i_le8_lcssa15' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa17 = alloca i32 1"   --->   Operation 69 'alloca' 'conv_i_i_le10_lcssa17' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa19 = alloca i32 1"   --->   Operation 70 'alloca' 'conv_i_i_le12_lcssa19' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln82 = store i4 0, i4 %tile_1" [nn.cpp:82]   --->   Operation 71 'store' 'store_ln82' <Predicate = (tmp)> <Delay = 1.61>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 72 'br' 'br_ln82' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i9 %layer1_weight_tile, i3 %trunc_ln60, i9 %layer1_weight_tile_3, i9 %layer1_weight_tile_2, i9 %layer1_weight_tile_1, i9 %layer1_weights" [nn.cpp:60]   --->   Operation 73 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i3 %trunc_ln60, i9 %layer1_weight_tile, i16 %input_0_read, i9 %layer1_weight_tile_1, i16 %input_1_read, i9 %layer1_weight_tile_2, i16 %input_2_read, i9 %layer1_weight_tile_3, i16 %input_3_read, i7 %layer1_bias" [nn.cpp:60]   --->   Operation 74 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [nn.cpp:60]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [nn.cpp:60]   --->   Operation 76 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i3 %trunc_ln60, i9 %layer1_weight_tile, i16 %input_0_read, i9 %layer1_weight_tile_1, i16 %input_1_read, i9 %layer1_weight_tile_2, i16 %input_2_read, i9 %layer1_weight_tile_3, i16 %input_3_read, i7 %layer1_bias" [nn.cpp:60]   --->   Operation 77 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 78 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 6.69>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tile_3 = load i4 %tile_1" [nn.cpp:82]   --->   Operation 79 'load' 'tile_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %tile_3" [nn.cpp:82]   --->   Operation 80 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %tile_3, i32 3" [nn.cpp:82]   --->   Operation 81 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %tmp_10, void %VITIS_LOOP_84_7.split, void %for.body.i.preheader" [nn.cpp:82]   --->   Operation 82 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i10 %layer2_weight_tile, i3 %trunc_ln82, i10 %layer2_weight_tile_1, i10 %layer2_weight_tile_2, i10 %layer2_weight_tile_3, i10 %layer2_weights" [nn.cpp:82]   --->   Operation 83 'call' 'call_ln82' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 84 [1/1] (1.77ns)   --->   "%cmp131 = icmp_eq  i4 %tile_3, i4 0" [nn.cpp:82]   --->   Operation 84 'icmp' 'cmp131' <Predicate = (!tmp_10)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.77ns)   --->   "%add_ln82 = add i4 %tile_3, i4 4" [nn.cpp:82]   --->   Operation 85 'add' 'add_ln82' <Predicate = (!tmp_10)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.61ns)   --->   "%store_ln82 = store i4 %add_ln82, i4 %tile_1" [nn.cpp:82]   --->   Operation 86 'store' 'store_ln82' <Predicate = (!tmp_10)> <Delay = 1.61>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1_load = load i16 %p_0_0_0114_i1"   --->   Operation 87 'load' 'p_0_0_0114_i1_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa17_load = load i16 %conv_i_i_le10_lcssa17"   --->   Operation 88 'load' 'conv_i_i_le10_lcssa17_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa19_load = load i16 %conv_i_i_le12_lcssa19"   --->   Operation 89 'load' 'conv_i_i_le12_lcssa19_load' <Predicate = (tmp_10)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (6.69ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le10_lcssa17_load, i16 %conv_i_i_le12_lcssa19_load, i16 %max_val_loc"   --->   Operation 90 'call' 'call_ln0' <Predicate = (tmp_10)> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i10 %layer2_weight_tile, i3 %trunc_ln82, i10 %layer2_weight_tile_1, i10 %layer2_weight_tile_2, i10 %layer2_weight_tile_3, i10 %layer2_weights" [nn.cpp:82]   --->   Operation 91 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 2.15>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%conv_i_i_le8_lcssa15_load_1 = load i16 %conv_i_i_le8_lcssa15"   --->   Operation 92 'load' 'conv_i_i_le8_lcssa15_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (2.15ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i16 %conv_i_i_le8_lcssa15_load_1, i10 %layer2_weight_tile, i10 %layer2_weight_tile_1, i10 %layer2_weight_tile_2, i10 %layer2_weight_tile_3, i3 %trunc_ln82, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i1 %cmp131, i16 %conv_i_i_le12_lcssa19, i16 %conv_i_i_le10_lcssa17, i16 %conv_i_i_le8_lcssa15, i16 %p_0_0_0114_i1" [nn.cpp:82]   --->   Operation 93 'call' 'call_ln82' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [nn.cpp:82]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [nn.cpp:82]   --->   Operation 95 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i16 %conv_i_i_le8_lcssa15_load_1, i10 %layer2_weight_tile, i10 %layer2_weight_tile_1, i10 %layer2_weight_tile_2, i10 %layer2_weight_tile_3, i3 %trunc_ln82, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i1 %cmp131, i16 %conv_i_i_le12_lcssa19, i16 %conv_i_i_le10_lcssa17, i16 %conv_i_i_le8_lcssa15, i16 %p_0_0_0114_i1" [nn.cpp:82]   --->   Operation 96 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 97 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.19>
ST_10 : Operation 98 [1/2] (3.19ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le10_lcssa17_load, i16 %conv_i_i_le12_lcssa19_load, i16 %max_val_loc"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 6.89>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i_i_le8_lcssa15_load = load i16 %conv_i_i_le8_lcssa15"   --->   Operation 99 'load' 'conv_i_i_le8_lcssa15_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 100 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (6.89ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_2, i16 %output_1, i16 %conv_i_i_le8_lcssa15_load, i16 %conv_i_i_le10_lcssa17_load, i16 %conv_i_i_le12_lcssa19_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 6.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 6.45>
ST_12 : Operation 102 [1/2] (6.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_2, i16 %output_1, i16 %conv_i_i_le8_lcssa15_load, i16 %conv_i_i_le10_lcssa17_load, i16 %conv_i_i_le12_lcssa19_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 5.57>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i16 %sum_2_loc"   --->   Operation 103 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (5.57ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 6.39>
ST_14 : Operation 105 [1/2] (6.39ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [nn.cpp:104]   --->   Operation 106 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation ('tile') [14]  (0.000 ns)
	'store' operation ('store_ln60', nn.cpp:60) of constant 0 on local variable 'tile' [56]  (1.610 ns)

 <State 2>: 3.387ns
The critical path consists of the following:
	'load' operation ('tile', nn.cpp:60) on local variable 'tile' [59]  (0.000 ns)
	'add' operation ('add_ln60', nn.cpp:60) [68]  (1.777 ns)
	'store' operation ('store_ln60', nn.cpp:60) of variable 'add_ln60', nn.cpp:60 on local variable 'tile' [69]  (1.610 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 6.691ns
The critical path consists of the following:
	'load' operation ('p_0_0_0114_i1_load') on local variable 'p_0_0_0114_i1' [95]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_21_1' [99]  (6.691 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.152ns
The critical path consists of the following:
	'load' operation ('conv_i_i_le8_lcssa15_load_1') on local variable 'conv_i_i_le8_lcssa15' [85]  (0.000 ns)
	'call' operation ('call_ln82', nn.cpp:82) to 'neural_network_Pipeline_VITIS_LOOP_92_9' [90]  (2.152 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 3.194ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_21_1' [99]  (3.194 ns)

 <State 11>: 6.893ns
The critical path consists of the following:
	'load' operation ('conv_i_i_le8_lcssa15_load') on local variable 'conv_i_i_le8_lcssa15' [96]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_26_2' [101]  (6.893 ns)

 <State 12>: 6.452ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_26_2' [101]  (6.452 ns)

 <State 13>: 5.574ns
The critical path consists of the following:
	'load' operation ('sum_2_loc_load') on local variable 'sum_2_loc' [102]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_32_3' [103]  (5.574 ns)

 <State 14>: 6.391ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_32_3' [103]  (6.391 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
