
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top top_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2509 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.320 ; gain = 82.996 ; free physical = 8381 ; free virtual = 20948
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'top' [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-638] synthesizing module 'top_clk_wiz_0' [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'top_clk_wiz_0' (1#1) [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'top_clk_wiz_0' requires 4 connections, but only 3 given [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/synth/top.v:42]
INFO: [Synth 8-638] synthesizing module 'top_vga_out_0_0' [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_vga_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_vga_out_0_0' (2#1) [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_vga_out_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'top_xlconstant_0_0' [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_xlconstant_0_0' (3#1) [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/realtime/top_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (5#1) [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1299.852 ; gain = 125.527 ; free physical = 8393 ; free virtual = 20961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1299.852 ; gain = 125.527 ; free physical = 8392 ; free virtual = 20961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp3/top_vga_out_0_0_in_context.xdc] for cell 'top_i/vga_out_0'
Finished Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp3/top_vga_out_0_0_in_context.xdc] for cell 'top_i/vga_out_0'
Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp4/top_clk_wiz_0_in_context.xdc] for cell 'top_i/clk_wiz'
Finished Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp4/top_clk_wiz_0_in_context.xdc] for cell 'top_i/clk_wiz'
Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp5/top_xlconstant_0_0_in_context.xdc] for cell 'top_i/xlconstant_0'
Finished Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp5/top_xlconstant_0_0_in_context.xdc] for cell 'top_i/xlconstant_0'
Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'nrst'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:14]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'nrst'. [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc:15]
Finished Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1556.320 ; gain = 0.000 ; free physical = 8105 ; free virtual = 20716
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1556.320 ; gain = 381.996 ; free physical = 8182 ; free virtual = 20793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1556.320 ; gain = 381.996 ; free physical = 8182 ; free virtual = 20793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp4/top_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/.Xil/Vivado-2484-ashley-VirtualBox/dcp4/top_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/vga_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1556.320 ; gain = 381.996 ; free physical = 8183 ; free virtual = 20795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1556.320 ; gain = 381.996 ; free physical = 8183 ; free virtual = 20795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1556.320 ; gain = 381.996 ; free physical = 8171 ; free virtual = 20784
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_i/clk_wiz/clk_out1' to pin 'top_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1587.320 ; gain = 412.996 ; free physical = 8037 ; free virtual = 20657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1587.320 ; gain = 412.996 ; free physical = 8037 ; free virtual = 20657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |top_clk_wiz_0      |         1|
|2     |top_vga_out_0_0    |         1|
|3     |top_xlconstant_0_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |top_clk_wiz_0      |     1|
|2     |top_vga_out_0_0    |     1|
|3     |top_xlconstant_0_0 |     1|
|4     |OBUF               |     5|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
|2     |  top_i  |top    |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.336 ; gain = 423.012 ; free physical = 8036 ; free virtual = 20656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1597.336 ; gain = 166.543 ; free physical = 8094 ; free virtual = 20715
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.344 ; gain = 423.012 ; free physical = 8094 ; free virtual = 20715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 1603.336 ; gain = 442.383 ; free physical = 8076 ; free virtual = 20697
INFO: [Common 17-1381] The checkpoint '/home/ashley/Verilog/vga_out/vivado/vivado.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1603.336 ; gain = 0.000 ; free physical = 8077 ; free virtual = 20697
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 11:26:33 2018...
