
---------- Begin Simulation Statistics ----------
final_tick                               1148764440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565687                       # Simulator instruction rate (inst/s)
host_mem_usage                                4562380                       # Number of bytes of host memory used
host_op_rate                                   860472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2298.09                       # Real time elapsed on the host
host_tick_rate                               37500056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086179                       # Number of seconds simulated
sim_ticks                                 86178564750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        206028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69133                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494675                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193442                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223783                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30341                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653350                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82508                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6724                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615159                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087814                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69142                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27171040                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3618123                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171841540                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.204798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.938703                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     72540866     42.21%     42.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42197795     24.56%     66.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2449109      1.43%     68.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11774087      6.85%     75.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501669      4.95%     79.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1524084      0.89%     80.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2317989      1.35%     82.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3364901      1.96%     84.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27171040     15.81%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171841540                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.689429                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.689429                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    111987874                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383527546                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10375706                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32560537                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72426                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17359395                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799576                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1391                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316262                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11470                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653350                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544401                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           152705119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253560330                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144852                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073414                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275950                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.471133                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    172355949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.234693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.302871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      110038724     63.84%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4237965      2.46%     66.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2373472      1.38%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4913268      2.85%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925942      4.60%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1195994      0.69%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758465      1.02%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093514      3.54%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33818605     19.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    172355949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1892143                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         948534                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88730                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196936                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.211117                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146160134                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316240                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        814179                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923997                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          437                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          610                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393619                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382493858                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843894                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       138514                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381101813                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17492526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72426                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17533036                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11033                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7026138                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3584                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649430                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140050                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3584                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640225104                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380913221                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497820                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318716694                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.210023                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380960663                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773999837                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329387883                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.450477                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.450477                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90288      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233980604     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103510      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49993      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          157      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66554      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61712      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183185      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199320      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227543      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32965      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15622      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606551     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318723     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302588      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          974      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381240328                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1207778                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2406223                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170930                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1783347                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1952297                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005121                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204403     10.47%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            3      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2826      0.14%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6625      0.34%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736724     88.96%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1629      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           73      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381894559                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    934455610                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379742291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384331855                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382492554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381240328                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3617846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72932                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5946590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    172355949                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.211936                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170929                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     60532754     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15277709      8.86%     43.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26324521     15.27%     59.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22223781     12.89%     72.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19181375     11.13%     83.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12376971      7.18%     90.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9380739      5.44%     95.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4717347      2.74%     98.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2340752      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    172355949                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.211921                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544411                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  25                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5223122                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6393551                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170755136                       # number of misc regfile reads
system.switch_cpus_1.numCycles              172357129                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20112952                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2077543                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17738700                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32015415                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1618739                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356285888                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383057772                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533377762                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42499593                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     51882038                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72426                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     91932268                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5533508                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2315532                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777251450                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101304874                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          527164554                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765507056                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            983                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        13980                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651824                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          13980                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102064                       # Transaction distribution
system.membus.trans_dist::CleanEvict              898                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102059                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1007                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       309094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       309094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 309094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13128320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13128320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13128320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            103066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  103066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              103066                       # Request fanout histogram
system.membus.reqLayer2.occupancy           642035500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          559983000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1148764440000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          784292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          736212                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2236751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000451                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021234                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2235742     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1009      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2236751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246814500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            144499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171387                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171398                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171387                       # number of overall hits
system.l2.overall_hits::total                  171398                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325206                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325291                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           85                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325206                       # number of overall misses
system.l2.overall_misses::total               1325291                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  45702266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45710642500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8376000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  45702266500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45710642500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496689                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496689                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.885417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885482                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885482                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.885417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885482                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885482                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98541.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 34486.914865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34491.023104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98541.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 34486.914865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34491.023104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  32450206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32457732500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  32450206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32457732500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.885417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885482                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.885417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885482                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88541.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24486.914865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 24491.023104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88541.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24486.914865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 24491.023104                       # average overall mshr miss latency
system.l2.replacements                         722232                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726362                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726362                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           96                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               96                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           96                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           96                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603047                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603047                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1255                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1255                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1255                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20850000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20850000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16613.545817                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16613.545817                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28387936500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28387936500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 39380.214547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39380.214547                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21179256500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21179256500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 29380.214547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 29380.214547                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           85                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17314330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17322706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.885417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98541.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28650.076613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28659.905397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           85                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11270950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11278476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.885417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780707                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88541.176471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18650.076613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18659.905397                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.347024                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730553                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432648                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.347024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24704074                       # Number of tag accesses
system.l2.tags.data_accesses                 24704074                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            7                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1222218                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1222225                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            7                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1222218                       # number of overall hits
system.l3.overall_hits::total                 1222225                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102988                       # number of demand (read+write) misses
system.l3.demand_misses::total                 103066                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           78                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102988                       # number of overall misses
system.l3.overall_misses::total                103066                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6917000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   9082451000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9089368000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6917000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   9082451000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9089368000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           85                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325206                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325291                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           85                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325206                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325291                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.917647                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.077715                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.077769                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.917647                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.077715                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.077769                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88679.487179                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88189.410417                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88189.781305                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88679.487179                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88189.410417                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88189.781305                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              102064                       # number of writebacks
system.l3.writebacks::total                    102064                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102988                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            103066                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           78                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102988                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           103066                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5981000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7846595000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7852576000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5981000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7846595000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7852576000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.917647                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.077715                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.077769                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.917647                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.077715                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.077769                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76679.487179                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76189.410417                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76189.781305                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76679.487179                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76189.410417                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76189.781305                       # average overall mshr miss latency
system.l3.replacements                         116859                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1255                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1255                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1255                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1255                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       618809                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                618809                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       102059                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              102059                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   8994450500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    8994450500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720868                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720868                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.141578                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.141578                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88129.910150                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88129.910150                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       102059                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         102059                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7769742500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   7769742500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.141578                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.141578                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76129.910150                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76129.910150                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            7                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603409                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603416                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          929                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1007                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6917000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     88000500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     94917500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604338                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604423                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.917647                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001537                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001666                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88679.487179                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94726.049516                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94257.696127                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          929                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1007                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5981000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     76852500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     82833500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.917647                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001537                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001666                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76679.487179                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82726.049516                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82257.696127                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8607017                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    149627                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     57.523154                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1131.235931                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      9786.356797                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4168.451308                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    10.490716                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17671.465248                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.034523                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.298656                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.127211                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000320                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.539290                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          631                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6638                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         3545                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        21895                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42546043                       # Number of tag accesses
system.l3.tags.data_accesses                 42546043                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604423                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       824210                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          617927                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1255                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1255                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720868                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720868                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604423                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978370                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          116859                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6532096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1443405                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.009685                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.097937                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1429425     99.03%     99.03% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  13980      0.97%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1443405                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048058000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988564000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6591232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6596224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6532096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6532096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       102064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        57926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     76483427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76541354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        57926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75797224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75797224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75797224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        57926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     76483427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152338578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    100147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019840366750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5902                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5902                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              321400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      103066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102064                       # Number of write requests accepted
system.mem_ctrls.readBursts                    103066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2841                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6358                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1756685250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  501125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3635904000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17527.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36277.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    53362                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83540                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                103066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.114924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.803951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.659041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39896     61.07%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7404     11.33%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5930      9.08%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4410      6.75%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2181      3.34%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1740      2.66%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1425      2.18%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1102      1.69%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1242      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.979329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.932677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             117      1.98%      1.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1350     22.87%     24.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4073     69.01%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           257      4.35%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            61      1.03%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            17      0.29%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.27%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5902                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.283972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.250476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2276     38.56%     38.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.58%     39.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3302     55.95%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              252      4.27%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.46%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5902                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6414400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6528640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6596224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6532096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86195623000                       # Total gap between requests
system.mem_ctrls.avgGap                     420199.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6409408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6528640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 57926.237394200740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 74373575.593807965517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75757121.494646370411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       102064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2763750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3633140250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1965168484500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35432.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35277.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19254276.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            233556540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            124130655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           338800140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253926900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6802835520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9307825830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25254399360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42315474945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.020883                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65391128000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2877680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17909756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            232921080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123796695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           376806360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          278565300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6802835520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9458643840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25127394720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42400963515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.012876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  65041767750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2877680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18259117000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544278                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total          2067                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11014000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11014000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11014000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11014000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 89544.715447                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5328.495404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 89544.715447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5328.495404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1528                       # number of writebacks
system.cpu.icache.writebacks::total              1528                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           96                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8638000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89979.166667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89979.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89979.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89979.166667                       # average overall mshr miss latency
system.cpu.icache.replacements                   1528                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2067                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 89544.715447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5328.495404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89979.166667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89979.166667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980873                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          721326.524510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.453962                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.526911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886026588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886026588                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136590599                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738231963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136590599                       # number of overall hits
system.cpu.dcache.overall_hits::total       738231963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8908921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435424                       # number of overall misses
system.cpu.dcache.overall_misses::total       8908921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11779963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  66306677388                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78086640388                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11779963000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  66306677388                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78086640388                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139026023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747140884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139026023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747140884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37452.827729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 27225.927554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8764.994143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37452.827729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 27225.927554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8764.994143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226579                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.638097                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765197                       # number of writebacks
system.cpu.dcache.writebacks::total           3765197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935800                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935800                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11465435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  49843412388                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61308847388                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11465435000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  49843412388                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61308847388                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010787                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36452.827729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33237.273068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33794.768789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36452.827729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33237.273068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33794.768789                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949709                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99063380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543520009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4456423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36012447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40468870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100772465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548663562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26556.836127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21071.185751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7867.882473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       934981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       934981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4288616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20275521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24564137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25556.836127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26192.244840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26079.043031                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7323540000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  30294229888                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37617769888                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49914.736132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41708.114101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9990.463054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872241                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7176819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  29567890888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36744709888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48914.736132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 40754.067273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42126.785932                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746206393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.859830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.321275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.299602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.372724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.094335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.074947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996513757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996513757                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148764440000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 195949391000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
