// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1420\sampleModel1420_5_sub\Mysubsystem_21.v
// Created: 2024-06-10 02:42:52
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1420_5_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (clk,
           reset,
           enb,
           In1,
           Y,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  Y;
  output  [15:0] Out2;  // ufix16_En7


  wire cfblk2_out1;
  wire [15:0] cfblk58_out1;  // ufix16_En7


  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(In1),  // uint8
                   .Y(cfblk2_out1)
                   );

  assign Y = cfblk2_out1;

  assign cfblk58_out1 = {1'b0, {In1, 7'b0000000}};



  assign Out2 = cfblk58_out1;

endmodule  // Mysubsystem_21

