0.6
2017.4
Dec 15 2017
20:57:24
/home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/sim/verilog/glbl.v,1513215259,systemVerilog,,,,glbl,/opt/Xilinx_tools/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
