$date
	Thu Mar 16 23:58:50 2023
$end

$version
	Synopsys VCS version S-2021.09
$end

$timescale
	1ns
$end

$comment Csum: 1 edc4d2f23f8f4742 $end


$scope module $unit $end
$upscope $end


$scope module test $end
$var reg 1 ! pclk $end
$var reg 1 " reset_n $end
$var reg 32 # paddr [31:0] $end
$var reg 1 $ psel $end
$var reg 1 % penable $end
$var reg 1 & pwrite $end
$var reg 32 ' prdata [31:0] $end
$var reg 32 ( pwdata [31:0] $end

$scope begin unnamed$$_vcs_4 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end
$upscope $end


$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_2 $end
$upscope $end


$scope begin unnamed$$_vcs_3 $end
$upscope $end


$scope module apb_if $end
$var reg 1 ) pclk $end
$var reg 1 * rst_n $end
$var reg 32 + paddr [31:0] $end
$var reg 1 , psel $end
$var reg 1 - penable $end
$var reg 1 . wr $end
$var reg 32 / pwdata [31:0] $end
$var reg 1 0 pready $end
$var reg 32 1 prdata [31:0] $end
$var reg 1 2 transfer $end
$upscope $end


$scope module dut $end
$var reg 2 3 apb_st [1:0] $end
$var reg 2 4 IDLE [1:0] $end
$var reg 2 5 SETUP [1:0] $end
$var reg 2 6 ACCESS [1:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end

$upscope $end


$scope module uvm_pkg $end
$var reg 32 7 UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 8 uvm_start_uvm_declarations $end
$var time 64 9 setting_offset $end
$var reg 32 : setting_verbosity [31:0] $end
$var reg 1 ; is_verdi_set_verbosity_called $end
$var reg 32 < uvm_global_random_seed [31:0] $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
0;
18
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 9
b11111111111111111111111111111111 7
b00000000000000000000000000000000 :
b01000010000001111100110001000111 <
b10 6
b00 4
b01 5
b00 3
b00000000000000000000000000000000 1
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx +
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx (
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx '
x&
x%
x$
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx #
x"
x!
0)
0-
00
0,
0*
02
x.
$end
#10
1)
1*
#20
0)
#30
1)
1.
12
#40
0)
#50
1)
b01 3
b00000000000000000000000000000110 +
#60
0)
#70
1)
1,
b10 3
b00000000000000000000000000111101 /
#80
0)
#90
1)
1-
#100
0)
#110
1)
0.
#120
0)
#130
1)
b00000000000000000000000000111101 1
b00000000000000000000000011001001 +
#140
0)
#150
1)
b00000000000000000000000011001001 1
#160
0)
#170
1)
#180
0)
#190
1)
#200
0)
#210
1)
b00000000000000000000000010101111 +
#220
0)
#230
1)
b00000000000000000000000010101111 1
#240
0)
#250
1)
#260
0)
#270
1)
1.
#280
0)
#290
1)
b00000000000000000000000001110110 +
#300
0)
#310
1)
b00000000000000000000000011001000 /
#320
0)
#330
1)
#340
0)
#350
1)
0.
#360
0)
#370
1)
b00000000000000000000000011001000 1
b00000000000000000000000001000010 +
#380
0)
#390
1)
b00000000000000000000000001000010 1
#400
0)
#410
1)
#420
0)
#430
1)
#440
0)
#450
1)
b00000000000000000000000000100101 +
#460
0)
#470
1)
b00000000000000000000000000100101 1
#480
0)
#490
1)
#500
0)
#510
1)
1.
#520
0)
#530
1)
b00000000000000000000000000101011 +
#540
0)
#550
1)
b00000000000000000000000000001110 /
#560
0)
#570
1)
#580
0)
#590
1)
#600
0)
#610
1)
b00000000000000000000000010011100 +
#620
0)
#630
1)
b00000000000000000000000001011101 /
#640
0)
#650
1)
#660
0)
#670
1)
#680
0)
#690
1)
b00000000000000000000000001000111 +
#700
0)
#710
1)
b00000000000000000000000001010010 /
#720
0)
#730
1)
#740
0)
#750
1)
0.
#760
0)
#770
1)
b00000000000000000000000001010010 1
b00000000000000000000000011010001 +
#780
0)
#790
1)
b00000000000000000000000011010001 1
