```
 *  Copyright: Sybe Feitsma
 *  This work is licensed under CC BY-SA 4.0 
```

## Convert the diagram to verilog.
  The `register` module is provided for you, you are only required to create instances of the module.

<img src="diagram.svg" style="background-color:white;margin:5px;max-width:100%;">