

================================================================
== Vivado HLS Report for 'fixed_point_mul'
================================================================
* Date:           Sat Apr 03 10:40:15 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: b_read (3)  [1/1] 0.00ns
:0  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b)

ST_1: a_read (4)  [1/1] 0.00ns
:1  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a)

ST_1: tmp_2 (6)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:61
:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)

ST_1: tmp_3 (7)  [1/1] 2.44ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:61
:4  %tmp_3 = sub i32 0, %a_read

ST_1: a_assign (8)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:61
:5  %a_assign = select i1 %tmp_2, i32 %tmp_3, i32 %a_read

ST_1: tmp_4 (9)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:62
:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %b_read, i32 31)

ST_1: tmp_5 (10)  [1/1] 2.44ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:62
:7  %tmp_5 = sub i32 0, %b_read

ST_1: b_assign (11)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:62
:8  %b_assign = select i1 %tmp_4, i32 %tmp_5, i32 %b_read


 <State 2>: 6.08ns
ST_2: tmp_6 (12)  [6/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 3>: 6.08ns
ST_3: tmp_6 (12)  [5/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 4>: 6.08ns
ST_4: tmp_6 (12)  [4/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 5>: 6.08ns
ST_5: tmp_6 (12)  [3/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 6>: 6.08ns
ST_6: tmp_6 (12)  [2/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 7>: 6.08ns
ST_7: tmp_6 (12)  [1/6] 6.08ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign

ST_7: tmp_1 (13)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:10  %tmp_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %tmp_6, i32 10, i32 31)


 <State 8>: 3.57ns
ST_8: tmp (5)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:59 (grouped into LUT with out node result)
:2  %tmp = xor i32 %b_read, %a_read

ST_8: result_cast (14)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:64
:11  %result_cast = zext i22 %tmp_1 to i23

ST_8: tmp_7 (15)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:66 (grouped into LUT with out node result)
:12  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp, i32 31)

ST_8: tmp_8 (16)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:66
:13  %tmp_8 = sub i23 0, %result_cast

ST_8: result (17)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:66 (out node of the LUT)
:14  %result = select i1 %tmp_7, i23 %tmp_8, i23 %result_cast

ST_8: StgValue_29 (18)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/fixed_point.h:66
:15  ret i23 %result



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read      (read      ) [ 011111111]
a_read      (read      ) [ 011111111]
tmp_2       (bitselect ) [ 000000000]
tmp_3       (sub       ) [ 000000000]
a_assign    (select    ) [ 011111110]
tmp_4       (bitselect ) [ 000000000]
tmp_5       (sub       ) [ 000000000]
b_assign    (select    ) [ 011111110]
tmp_6       (mul       ) [ 000000000]
tmp_1       (partselect) [ 010000001]
tmp         (xor       ) [ 000000000]
result_cast (zext      ) [ 000000000]
tmp_7       (bitselect ) [ 000000000]
tmp_8       (sub       ) [ 000000000]
result      (select    ) [ 000000000]
StgValue_29 (ret       ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="a_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_2_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="6" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_3_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_assign_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_5_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_assign_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="7"/>
<pin id="90" dir="0" index="1" bw="32" slack="7"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="result_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="1"/>
<pin id="94" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_7_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_8_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="22" slack="0"/>
<pin id="106" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="result_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="23" slack="0"/>
<pin id="112" dir="0" index="2" bw="22" slack="0"/>
<pin id="113" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/8 "/>
</bind>
</comp>

<comp id="117" class="1005" name="b_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="7"/>
<pin id="119" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="a_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="7"/>
<pin id="124" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="a_assign_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="132" class="1005" name="b_assign_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_assign "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="1"/>
<pin id="139" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="24" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="30" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="24" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="18" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="60" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="74" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="92" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="103" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="92" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="18" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="24" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="130"><net_src comp="44" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="135"><net_src comp="66" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="140"><net_src comp="78" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fixed_point_mul : a | {1 }
	Port: fixed_point_mul : b | {1 }
  - Chain level:
	State 1
		a_assign : 1
		b_assign : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_1 : 1
	State 8
		tmp_8 : 1
		result : 2
		StgValue_29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   a_assign_fu_44  |    0    |    0    |    32   |
|  select  |   b_assign_fu_66  |    0    |    0    |    32   |
|          |   result_fu_109   |    0    |    0    |    23   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_3_fu_38    |    0    |    0    |    32   |
|    sub   |    tmp_5_fu_60    |    0    |    0    |    32   |
|          |    tmp_8_fu_103   |    0    |    0    |    22   |
|----------|-------------------|---------|---------|---------|
|    xor   |     tmp_fu_88     |    0    |    0    |    44   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_74     |    4    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   read   | b_read_read_fu_18 |    0    |    0    |    0    |
|          | a_read_read_fu_24 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    tmp_2_fu_30    |    0    |    0    |    0    |
| bitselect|    tmp_4_fu_52    |    0    |    0    |    0    |
|          |    tmp_7_fu_95    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_1_fu_78    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | result_cast_fu_92 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |    0    |   217   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_assign_reg_127|   32   |
| a_read_reg_122 |   32   |
|b_assign_reg_132|   32   |
| b_read_reg_117 |   32   |
|  tmp_1_reg_137 |   22   |
+----------------+--------+
|      Total     |   150  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   150  |   217  |
+-----------+--------+--------+--------+
