Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,Math (18x18),Chip Globals,PLL
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,4,1
CLOCKS_AND_RESETS_inst_0/Primitives,1,0,0,0,0,0,0,0,1,0
CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/Primitives,1,16,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/Primitives,629,506,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/Primitives,873,37,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_0/Primitives,0,14,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_1/Primitives,0,6,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_2/Primitives,0,21,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/Primitives,0,11,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/cf_mmap_0/Primitives,8,28,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/Primitives,1319,336,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/Primitives,72,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_1/Primitives,62,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_2/Primitives,65,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/Primitives,337,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/delay_0/Primitives,0,8,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/delay_1/Primitives,0,6,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_0/Primitives,12,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_2/Primitives,12,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_6/Primitives,12,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_half_7/Primitives,12,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/Primitives,76,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/m_2_mulonly_0[23:0]/Primitives,0,0,36,36,0,0,0,1,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/Primitives,76,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/m_2_mulonly_0[23:0]/Primitives,0,0,36,36,0,0,0,1,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_2/Primitives,76,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_2/m_2_mulonly_0[23:0]/Primitives,0,0,36,36,0,0,0,1,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_3/Primitives,76,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_3/m_2_mulonly_0[23:0]/Primitives,0,0,36,36,0,0,0,1,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sub_rd_0/Primitives,37,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sub_rd_1/Primitives,58,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sub_rd_2/Primitives,46,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sub_rd_3/Primitives,25,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf0_ROM_0/Primitives,93,12,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf1_ROM_0/Primitives,127,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/Primitives,2,3,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/arbiter_0/Primitives,20,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/Primitives,5,3,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_2/Primitives,0,60,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux1/Primitives,80,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux2/Primitives,309,8,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/Primitives,208,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/delay_0/Primitives,5,3,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/delay_1/Primitives,0,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/Primitives,5,3,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_2/Primitives,0,60,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux1/Primitives,80,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux2/Primitives,293,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/Primitives,208,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/delay_0/Primitives,5,3,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/delay_1/Primitives,0,24,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/Primitives,112,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_1_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_2_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_3_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,57,108,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,57,108,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,56,106,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,12,18,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,69,112,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,65,114,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,59,106,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,11,18,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/Primitives,185,112,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/DWC_DownConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd/Primitives,49,64,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.widthConvrd/Primitives,403,152,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/rdCmdFifoWriteCtrl/Primitives,450,143,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,3,1,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/DWC_DownConv_preCalcCmdFifoWrCtrl_inst/Primitives,205,105,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/DWC_DownConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/caxi4interconnect_DWC_DownConv_Hold_Reg_Wr/Primitives,34,45,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.brespCtrl/Primitives,8,10,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/widthConvwr/Primitives,221,129,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifoWriteCtrl/Primitives,485,149,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A1_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A2_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A3_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A4_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_A5_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_CKE0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_CS0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DM3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ14_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ15_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ16_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ28_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ6_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ7_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_DQ9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_ODT0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/DDR_RAM_RST_N_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO14_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO15_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO16_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO17_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO18_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO19_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO21_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO22_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO24_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO25_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO26_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO27_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO28_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO29_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO32_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO33_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO34_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO35_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO36_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO6_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO7_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/MSSIO9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0
MSS_WRAPPER_1/ICICLE_MSS_inst_0/Primitives,6,0,0,0,0,10,0,0,0,0
MSS_WRAPPER_1/Primitives,1,0,0,0,21,0,0,0,0,0
Primitives/Primitives,6,0,0,0,34,0,0,0,0,0
