[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: No timescale set for "ConnectTB".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: No timescale set for "middle".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: No timescale set for "SUB".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: No timescale set for "OBSERVER".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: No timescale set for "TESTBENCH".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: No timescale set for "TOP".

[INF:CP0300] Compilation...

[INF:CP0304] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: Compile interface "work@ConnectTB".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: Compile module "work@OBSERVER".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: Compile module "work@SUB".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: Compile module "work@TOP".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: Compile module "work@middle".

[INF:CP0306] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Compile program "work@TESTBENCH".

[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:27: Port "intf" definition missing its direction (input, output, inout).

[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:26: Port "intf" definition missing its direction (input, output, inout).

[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: Top level module "work@TOP".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
constant                                              10
cont_assign                                            4
delay_control                                          4
design                                                 1
hier_path                                             23
immediate_assert                                       2
initial                                                1
interface_inst                                         8
io_decl                                               28
logic_net                                             17
logic_typespec                                        22
logic_var                                             10
modport                                               14
module_inst                                           16
operation                                              2
port                                                  21
program                                                2
ref_module                                             7
ref_obj                                               70
sys_func_call                                          9
unsupported_typespec                                   8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@TOP)
|vpiName:work@TOP
|uhdmallInterfaces:
\_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
  |vpiModport:
  \_modport: (dut), line:12:11, endln:12:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:dut
    |vpiIODecl:
    \_io_decl: (drive), line:13:11, endln:13:16
      |vpiDirection:1
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:14:12, endln:14:19
      |vpiDirection:2
      |vpiName:observe
  |vpiModport:
  \_modport: (tb), line:16:11, endln:16:13
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (drive), line:17:12, endln:17:17
      |vpiDirection:2
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:18:11, endln:18:18
      |vpiDirection:1
      |vpiName:observe
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.intf), line:1:31, endln:1:35
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiName:intf
    |vpiFullName:work@TESTBENCH.intf
  |vpiProcess:
  \_initial: , line:2:3, endln:11:6
    |vpiParent:
    \_program: work@TESTBENCH (work@TOP.tb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:18:3, endln:18:35
    |vpiStmt:
    \_begin: (work@TOP.tb), line:2:11, endln:11:6
      |vpiParent:
      \_initial: , line:2:3, endln:11:6
      |vpiFullName:work@TOP.tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:3:15, endln:3:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5:5, endln:5:71
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:5:14, endln:5:39
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiName:$time
        |vpiArgument:
        \_hier_path: (intf.drive), line:5:46, endln:5:56
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiName:intf.drive
          |vpiActual:
          \_ref_obj: (intf), line:5:46, endln:5:50
            |vpiParent:
            \_hier_path: (intf.drive), line:5:46, endln:5:56
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (work@TOP.tb.drive), line:5:51, endln:5:56
            |vpiParent:
            \_hier_path: (intf.drive), line:5:46, endln:5:56
            |vpiName:drive
            |vpiFullName:work@TOP.tb.drive
        |vpiArgument:
        \_hier_path: (intf.observe), line:5:58, endln:5:70
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:71
          |vpiName:intf.observe
          |vpiActual:
          \_ref_obj: (intf), line:5:58, endln:5:62
            |vpiParent:
            \_hier_path: (intf.observe), line:5:58, endln:5:70
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (work@TOP.tb.observe), line:5:63, endln:5:70
            |vpiParent:
            \_hier_path: (intf.observe), line:5:58, endln:5:70
            |vpiName:observe
            |vpiFullName:work@TOP.tb.observe
        |vpiName:$monitor
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:19
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:18, endln:6:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (intf.drive), line:6:5, endln:6:15
          |vpiParent:
          \_assignment: , line:6:5, endln:6:19
          |vpiName:intf.drive
          |vpiActual:
          \_ref_obj: (intf)
            |vpiParent:
            \_hier_path: (intf.drive), line:6:5, endln:6:15
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (drive)
            |vpiParent:
            \_hier_path: (intf.drive), line:6:5, endln:6:15
            |vpiName:drive
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:7
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7:8, endln:7:106
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7
          |vpiExpr:
          \_operation: , line:7:15, endln:7:41
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), line:7:15, endln:7:25
              |vpiParent:
              \_operation: , line:7:15, endln:7:41
              |vpiName:intf.drive
              |vpiActual:
              \_ref_obj: (intf), line:7:15, endln:7:19
                |vpiParent:
                \_hier_path: (intf.drive), line:7:15, endln:7:25
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TOP.tb.drive), line:7:20, endln:7:25
                |vpiParent:
                \_hier_path: (intf.drive), line:7:15, endln:7:25
                |vpiName:drive
                |vpiFullName:work@TOP.tb.drive
            |vpiOperand:
            \_hier_path: (intf.observe), line:7:29, endln:7:41
              |vpiParent:
              \_operation: , line:7:15, endln:7:41
              |vpiName:intf.observe
              |vpiActual:
              \_ref_obj: (intf), line:7:29, endln:7:33
                |vpiParent:
                \_hier_path: (intf.observe), line:7:29, endln:7:41
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TOP.tb.observe), line:7:34, endln:7:41
                |vpiParent:
                \_hier_path: (intf.observe), line:7:29, endln:7:41
                |vpiName:observe
                |vpiFullName:work@TOP.tb.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:7:43, endln:7:58
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiArgument:
            \_constant: , line:7:52, endln:7:57
              |vpiParent:
              \_sys_func_call: ($display), line:7:43, endln:7:58
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7:65, endln:7:105
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:106
            |vpiArgument:
            \_constant: , line:7:72, endln:7:73
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:65, endln:7:105
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:7:75, endln:7:104
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:65, endln:7:105
              |vpiDecompile:"intf.drive != intf.observe!"
              |vpiSize:216
              |STRING:intf.drive != intf.observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:9
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_assignment: , line:8:10, endln:8:24
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:23, endln:8:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_hier_path: (intf.drive), line:8:10, endln:8:20
            |vpiParent:
            \_assignment: , line:8:10, endln:8:24
            |vpiName:intf.drive
            |vpiActual:
            \_ref_obj: (intf)
              |vpiParent:
              \_hier_path: (intf.drive), line:8:10, endln:8:20
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (drive)
              |vpiParent:
              \_hier_path: (intf.drive), line:8:10, endln:8:20
              |vpiName:drive
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:7
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9:8, endln:9:106
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7
          |vpiExpr:
          \_operation: , line:9:15, endln:9:41
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), line:9:15, endln:9:25
              |vpiParent:
              \_operation: , line:9:15, endln:9:41
              |vpiName:intf.drive
              |vpiActual:
              \_ref_obj: (intf), line:9:15, endln:9:19
                |vpiParent:
                \_hier_path: (intf.drive), line:9:15, endln:9:25
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TOP.tb.drive), line:9:20, endln:9:25
                |vpiParent:
                \_hier_path: (intf.drive), line:9:15, endln:9:25
                |vpiName:drive
                |vpiFullName:work@TOP.tb.drive
            |vpiOperand:
            \_hier_path: (intf.observe), line:9:29, endln:9:41
              |vpiParent:
              \_operation: , line:9:15, endln:9:41
              |vpiName:intf.observe
              |vpiActual:
              \_ref_obj: (intf), line:9:29, endln:9:33
                |vpiParent:
                \_hier_path: (intf.observe), line:9:29, endln:9:41
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (work@TOP.tb.observe), line:9:34, endln:9:41
                |vpiParent:
                \_hier_path: (intf.observe), line:9:29, endln:9:41
                |vpiName:observe
                |vpiFullName:work@TOP.tb.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:9:43, endln:9:58
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiArgument:
            \_constant: , line:9:52, endln:9:57
              |vpiParent:
              \_sys_func_call: ($display), line:9:43, endln:9:58
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9:65, endln:9:105
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:106
            |vpiArgument:
            \_constant: , line:9:72, endln:9:73
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:65, endln:9:105
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:9:75, endln:9:104
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:65, endln:9:105
              |vpiDecompile:"intf.drive != intf.observe!"
              |vpiSize:216
              |STRING:intf.drive != intf.observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:10:5, endln:10:9
        |vpiParent:
        \_begin: (work@TOP.tb), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9
          |vpiName:$finish
  |vpiPort:
  \_port: (intf), line:1:31, endln:1:35
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.intf), line:1:31, endln:1:35
|uhdmallModules:
\_module_inst: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@OBSERVER
  |vpiDefName:work@OBSERVER
  |vpiNet:
  \_logic_net: (work@OBSERVER.intf), line:30:27, endln:30:31
    |vpiParent:
    \_module_inst: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiFullName:work@OBSERVER.intf
  |vpiPort:
  \_port: (intf), line:30:27, endln:30:31
    |vpiParent:
    \_module_inst: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@OBSERVER.intf), line:30:27, endln:30:31
    |vpiTypedef:
    \_unsupported_typespec: (intf), line:30:27, endln:30:31
      |vpiName:intf
  |vpiContAssign:
  \_cont_assign: , line:31:11, endln:31:29
    |vpiParent:
    \_module_inst: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiRhs:
    \_hier_path: (intf.observe), line:31:17, endln:31:29
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:29
      |vpiName:intf.observe
      |vpiActual:
      \_ref_obj: (intf), line:31:17, endln:31:21
        |vpiParent:
        \_hier_path: (intf.observe), line:31:17, endln:31:29
        |vpiName:intf
      |vpiActual:
      \_ref_obj: (work@OBSERVER.observe), line:31:22, endln:31:29
        |vpiParent:
        \_hier_path: (intf.observe), line:31:17, endln:31:29
        |vpiName:observe
        |vpiFullName:work@OBSERVER.observe
    |vpiLhs:
    \_ref_obj: (work@OBSERVER.obs), line:31:11, endln:31:14
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:29
      |vpiName:obs
      |vpiFullName:work@OBSERVER.obs
      |vpiActual:
      \_logic_net: (obs)
|uhdmallModules:
\_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:26:24, endln:26:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@SUB.out), line:26:40, endln:26:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiPort:
  \_port: (inp), line:26:24, endln:26:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:26:24, endln:26:27
    |vpiTypedef:
    \_logic_typespec: , line:26:19, endln:26:23
  |vpiPort:
  \_port: (out), line:26:40, endln:26:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.out), line:26:40, endln:26:43
    |vpiTypedef:
    \_logic_typespec: , line:26:36, endln:26:39
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:19
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:27:16, endln:27:19
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:26:24, endln:26:27
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:27:10, endln:27:13
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:26:40, endln:26:43
|uhdmallModules:
\_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@TOP
  |vpiDefName:work@TOP
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:16:13, endln:16:19
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_ref_module: work@dut (dut1), line:17:7, endln:17:11
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiPort:
    \_port: (i), line:17:13, endln:17:29
      |vpiName:i
      |vpiHighConn:
      \_hier_path: (conntb.drive), line:17:16, endln:17:28
        |vpiName:conntb.drive
        |vpiActual:
        \_ref_obj: (conntb), line:17:16, endln:17:22
          |vpiParent:
          \_hier_path: (conntb.drive), line:17:16, endln:17:28
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (drive), line:17:23, endln:17:28
          |vpiParent:
          \_hier_path: (conntb.drive), line:17:16, endln:17:28
          |vpiName:drive
    |vpiPort:
    \_port: (o), line:17:31, endln:17:49
      |vpiName:o
      |vpiHighConn:
      \_hier_path: (conntb.observe), line:17:34, endln:17:48
        |vpiName:conntb.observe
        |vpiActual:
        \_ref_obj: (conntb), line:17:34, endln:17:40
          |vpiParent:
          \_hier_path: (conntb.observe), line:17:34, endln:17:48
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (observe), line:17:41, endln:17:48
          |vpiParent:
          \_hier_path: (conntb.observe), line:17:34, endln:17:48
          |vpiName:observe
  |vpiRefModule:
  \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiPort:
    \_port: (intf), line:18:16, endln:18:32
      |vpiName:intf
      |vpiHighConn:
      \_hier_path: (conntb.tb), line:18:22, endln:18:31
        |vpiName:conntb.tb
        |vpiActual:
        \_ref_obj: (conntb), line:18:22, endln:18:28
          |vpiParent:
          \_hier_path: (conntb.tb), line:18:22, endln:18:31
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (tb), line:18:29, endln:18:31
          |vpiParent:
          \_hier_path: (conntb.tb), line:18:22, endln:18:31
          |vpiName:tb
  |vpiRefModule:
  \_ref_module: work@OBSERVER (obs), line:19:12, endln:19:15
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:obs
    |vpiDefName:work@OBSERVER
    |vpiActual:
    \_module_inst: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiPort:
    \_port: (intf), line:19:16, endln:19:29
      |vpiName:intf
      |vpiHighConn:
      \_ref_obj: (conntb), line:19:22, endln:19:28
        |vpiName:conntb
        |vpiActual:
        \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiTypedef:
    \_logic_typespec: , line:2:19, endln:2:23
  |vpiPort:
  \_port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiTypedef:
    \_logic_typespec: , line:2:34, endln:2:37
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@dut.i), line:3:25, endln:3:26
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:26
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@TOP.dut1.i), line:2:24, endln:2:25
    |vpiLhs:
    \_hier_path: (conntb.drive), line:3:10, endln:3:22
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:26
      |vpiName:conntb.drive
      |vpiActual:
      \_ref_obj: (conntb)
        |vpiParent:
        \_hier_path: (conntb.drive), line:3:10, endln:3:22
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (drive)
        |vpiParent:
        \_hier_path: (conntb.drive), line:3:10, endln:3:22
        |vpiName:drive
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_hier_path: (conntb.observe), line:4:14, endln:4:28
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:28
      |vpiName:conntb.observe
      |vpiActual:
      \_ref_obj: (conntb), line:4:14, endln:4:20
        |vpiParent:
        \_hier_path: (conntb.observe), line:4:14, endln:4:28
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (work@dut.observe), line:4:21, endln:4:28
        |vpiParent:
        \_hier_path: (conntb.observe), line:4:14, endln:4:28
        |vpiName:observe
        |vpiFullName:work@dut.observe
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:4:10, endln:4:11
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:28
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@TOP.dut1.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:5:13, endln:5:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_ref_module: work@middle (middle1), line:6:10, endln:6:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiPort:
    \_port: (intf), line:6:19, endln:6:36
      |vpiName:intf
      |vpiHighConn:
      \_hier_path: (conntb.dut), line:6:25, endln:6:35
        |vpiName:conntb.dut
        |vpiActual:
        \_ref_obj: (conntb), line:6:25, endln:6:31
          |vpiParent:
          \_hier_path: (conntb.dut), line:6:25, endln:6:35
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (dut), line:6:32, endln:6:35
          |vpiParent:
          \_hier_path: (conntb.dut), line:6:25, endln:6:35
          |vpiName:dut
|uhdmallModules:
\_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
  |vpiParent:
  \_design: (work@TOP)
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.intf), line:22:26, endln:22:30
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiFullName:work@middle.intf
  |vpiPort:
  \_port: (intf), line:22:26, endln:22:30
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@middle.intf), line:22:26, endln:22:30
    |vpiTypedef:
    \_unsupported_typespec: (intf), line:22:26, endln:22:30
      |vpiName:intf
  |vpiRefModule:
  \_ref_module: work@SUB (sub1), line:23:7, endln:23:11
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiPort:
    \_port: (inp), line:23:12, endln:23:28
      |vpiName:inp
      |vpiHighConn:
      \_hier_path: (intf.drive), line:23:17, endln:23:27
        |vpiName:intf.drive
        |vpiActual:
        \_ref_obj: (intf), line:23:17, endln:23:21
          |vpiParent:
          \_hier_path: (intf.drive), line:23:17, endln:23:27
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (drive), line:23:22, endln:23:27
          |vpiParent:
          \_hier_path: (intf.drive), line:23:17, endln:23:27
          |vpiName:drive
    |vpiPort:
    \_port: (out), line:23:30, endln:23:48
      |vpiName:out
      |vpiHighConn:
      \_hier_path: (intf.observe), line:23:35, endln:23:47
        |vpiName:intf.observe
        |vpiActual:
        \_ref_obj: (intf), line:23:35, endln:23:39
          |vpiParent:
          \_hier_path: (intf.observe), line:23:35, endln:23:47
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (observe), line:23:40, endln:23:47
          |vpiParent:
          \_hier_path: (intf.observe), line:23:35, endln:23:47
          |vpiName:observe
|uhdmtopModules:
\_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
  |vpiName:work@TOP
  |vpiDefName:work@TOP
  |vpiTop:1
  |vpiProgram:
  \_program: work@TESTBENCH (work@TOP.tb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:18:3, endln:18:35
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:tb
    |vpiFullName:work@TOP.tb
    |vpiDefName:work@TESTBENCH
    |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@TOP.tb.intf), line:1:31, endln:1:35
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:18:3, endln:18:35
      |vpiTypespec:
      \_unsupported_typespec: (intf), line:1:31, endln:1:35
        |vpiName:intf
      |vpiName:intf
      |vpiFullName:work@TOP.tb.intf
    |vpiInstance:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiProcess:
    \_initial: , line:2:3, endln:11:6
    |vpiPort:
    \_port: (intf), line:1:31, endln:1:35
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:18:3, endln:18:35
      |vpiName:intf
      |vpiDirection:3
      |vpiHighConn:
      \_hier_path: (conntb.tb), line:18:22, endln:18:31
        |vpiName:conntb.tb
        |vpiActual:
        \_ref_obj: (conntb), line:18:22, endln:18:28
          |vpiParent:
          \_hier_path: (conntb.tb), line:18:22, endln:18:31
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (tb), line:18:29, endln:18:31
          |vpiParent:
          \_hier_path: (conntb.tb), line:18:22, endln:18:31
          |vpiName:tb
      |vpiLowConn:
      \_ref_obj: , line:1:31, endln:1:35
        |vpiActual:
        \_modport: (tb), line:16:11, endln:16:13
      |vpiTypedef:
      \_unsupported_typespec: (intf), line:1:31, endln:1:35
        |vpiName:intf
  |vpiTopModule:1
  |vpiInterface:
  \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:conntb
    |vpiFullName:work@TOP.conntb
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.drive), line:10:9, endln:10:14
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiTypespec:
      \_logic_typespec: , line:10:3, endln:10:8
      |vpiName:drive
      |vpiFullName:work@TOP.conntb.drive
      |vpiVisibility:1
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.observe), line:11:9, endln:11:16
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiTypespec:
      \_logic_typespec: , line:11:3, endln:11:8
      |vpiName:observe
      |vpiFullName:work@TOP.conntb.observe
      |vpiVisibility:1
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.drive), line:10:9, endln:10:14
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiTypespec:
      \_logic_typespec: , line:10:3, endln:10:8
      |vpiName:drive
      |vpiFullName:work@TOP.conntb.drive
      |vpiVisibility:1
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.observe), line:11:9, endln:11:16
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiTypespec:
      \_logic_typespec: , line:11:3, endln:11:8
      |vpiName:observe
      |vpiFullName:work@TOP.conntb.observe
      |vpiVisibility:1
    |vpiDefName:work@ConnectTB
    |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
    |vpiDefLineNo:9
    |vpiInstance:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiModport:
    \_modport: (dut), line:12:11, endln:12:14
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiName:dut
      |vpiIODecl:
      \_io_decl: (drive), line:13:11, endln:13:16
        |vpiParent:
        \_modport: (dut), line:12:11, endln:12:14
        |vpiDirection:1
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), line:14:12, endln:14:19
        |vpiParent:
        \_modport: (dut), line:12:11, endln:12:14
        |vpiDirection:2
        |vpiName:observe
      |vpiInterface:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
    |vpiModport:
    \_modport: (tb), line:16:11, endln:16:13
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
      |vpiName:tb
      |vpiIODecl:
      \_io_decl: (drive), line:17:12, endln:17:17
        |vpiParent:
        \_modport: (tb), line:16:11, endln:16:13
        |vpiDirection:2
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), line:18:11, endln:18:18
        |vpiParent:
        \_modport: (tb), line:16:11, endln:16:13
        |vpiDirection:1
        |vpiName:observe
      |vpiInterface:
      \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:3, endln:16:22
  |vpiModule:
  \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:dut1
    |vpiFullName:work@TOP.dut1
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@TOP.dut1.i), line:2:24, endln:2:25
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiTypespec:
      \_logic_typespec: , line:2:19, endln:2:23
      |vpiName:i
      |vpiFullName:work@TOP.dut1.i
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@TOP.dut1.o), line:2:38, endln:2:39
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiTypespec:
      \_logic_typespec: , line:2:34, endln:2:37
      |vpiName:o
      |vpiFullName:work@TOP.dut1.o
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiPort:
    \_port: (i), line:2:24, endln:2:25
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiName:i
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.drive), line:17:16, endln:17:28
        |vpiName:conntb.drive
        |vpiActual:
        \_ref_obj: (conntb), line:17:16, endln:17:22
          |vpiParent:
          \_hier_path: (conntb.drive), line:17:16, endln:17:28
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (drive), line:17:23, endln:17:28
          |vpiParent:
          \_hier_path: (conntb.drive), line:17:16, endln:17:28
          |vpiName:drive
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.i), line:17:14, endln:17:15
        |vpiName:i
        |vpiFullName:work@TOP.dut1.i
        |vpiActual:
        \_logic_net: (work@TOP.dut1.i), line:2:24, endln:2:25
      |vpiTypedef:
      \_logic_typespec: , line:2:19, endln:2:23
    |vpiPort:
    \_port: (o), line:2:38, endln:2:39
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.observe), line:17:34, endln:17:48
        |vpiName:conntb.observe
        |vpiActual:
        \_ref_obj: (conntb), line:17:34, endln:17:40
          |vpiParent:
          \_hier_path: (conntb.observe), line:17:34, endln:17:48
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (observe), line:17:41, endln:17:48
          |vpiParent:
          \_hier_path: (conntb.observe), line:17:34, endln:17:48
          |vpiName:observe
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.o), line:17:32, endln:17:33
        |vpiName:o
        |vpiFullName:work@TOP.dut1.o
        |vpiActual:
        \_logic_net: (work@TOP.dut1.o), line:2:38, endln:2:39
      |vpiTypedef:
      \_logic_typespec: , line:2:34, endln:2:37
    |vpiInterface:
    \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiName:conntb
      |vpiFullName:work@TOP.dut1.conntb
      |vpiVariables:
      \_logic_var: (work@TOP.dut1.conntb.drive), line:10:9, endln:10:14
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
        |vpiTypespec:
        \_logic_typespec: , line:10:3, endln:10:8
        |vpiName:drive
        |vpiFullName:work@TOP.dut1.conntb.drive
        |vpiVisibility:1
      |vpiVariables:
      \_logic_var: (work@TOP.dut1.conntb.observe), line:11:9, endln:11:16
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
        |vpiTypespec:
        \_logic_typespec: , line:11:3, endln:11:8
        |vpiName:observe
        |vpiFullName:work@TOP.dut1.conntb.observe
        |vpiVisibility:1
      |vpiDefName:work@ConnectTB
      |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
      |vpiDefLineNo:9
      |vpiInstance:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiModport:
      \_modport: (dut), line:12:11, endln:12:14
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
        |vpiName:dut
        |vpiIODecl:
        \_io_decl: (drive), line:13:11, endln:13:16
          |vpiParent:
          \_modport: (dut), line:12:11, endln:12:14
          |vpiDirection:1
          |vpiName:drive
        |vpiIODecl:
        \_io_decl: (observe), line:14:12, endln:14:19
          |vpiParent:
          \_modport: (dut), line:12:11, endln:12:14
          |vpiDirection:2
          |vpiName:observe
        |vpiInterface:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
      |vpiModport:
      \_modport: (tb), line:16:11, endln:16:13
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
        |vpiName:tb
        |vpiIODecl:
        \_io_decl: (drive), line:17:12, endln:17:17
          |vpiParent:
          \_modport: (tb), line:16:11, endln:16:13
          |vpiDirection:2
          |vpiName:drive
        |vpiIODecl:
        \_io_decl: (observe), line:18:11, endln:18:18
          |vpiParent:
          \_modport: (tb), line:16:11, endln:16:13
          |vpiDirection:1
          |vpiName:observe
        |vpiInterface:
        \_interface_inst: work@ConnectTB (work@TOP.dut1.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:5:3, endln:5:22
    |vpiModule:
    \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
      |vpiParent:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiName:middle1
      |vpiFullName:work@TOP.dut1.middle1
      |vpiDefName:work@middle
      |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
      |vpiDefLineNo:22
      |vpiNet:
      \_logic_net: (work@TOP.dut1.middle1.intf), line:22:26, endln:22:30
        |vpiParent:
        \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
        |vpiTypespec:
        \_unsupported_typespec: (intf), line:22:26, endln:22:30
          |vpiName:intf
        |vpiName:intf
        |vpiFullName:work@TOP.dut1.middle1.intf
      |vpiInstance:
      \_module_inst: work@dut (work@TOP.dut1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:17:3, endln:17:52
      |vpiPort:
      \_port: (intf), line:22:26, endln:22:30
        |vpiParent:
        \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
        |vpiName:intf
        |vpiDirection:3
        |vpiHighConn:
        \_hier_path: (conntb.dut), line:6:25, endln:6:35
          |vpiName:conntb.dut
          |vpiActual:
          \_ref_obj: (conntb), line:6:25, endln:6:31
            |vpiParent:
            \_hier_path: (conntb.dut), line:6:25, endln:6:35
            |vpiName:conntb
          |vpiActual:
          \_ref_obj: (dut), line:6:32, endln:6:35
            |vpiParent:
            \_hier_path: (conntb.dut), line:6:25, endln:6:35
            |vpiName:dut
        |vpiLowConn:
        \_ref_obj: , line:22:26, endln:22:30
          |vpiActual:
          \_modport: (dut), line:12:11, endln:12:14
        |vpiTypedef:
        \_unsupported_typespec: (intf), line:22:26, endln:22:30
          |vpiName:intf
      |vpiInterface:
      \_interface_inst: work@ConnectTB (work@TOP.dut1.middle1.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:0
        |vpiParent:
        \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
        |vpiName:intf
        |vpiFullName:work@TOP.dut1.middle1.intf
        |vpiDefName:work@ConnectTB
        |vpiModport:
        \_modport: (dut), line:12:11, endln:12:14
          |vpiParent:
          \_interface_inst: work@ConnectTB (work@TOP.dut1.middle1.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:0
          |vpiName:dut
          |vpiIODecl:
          \_io_decl: (drive), line:13:11, endln:13:16
            |vpiDirection:1
            |vpiName:drive
            |vpiExpr:
            \_logic_var: (drive), line:10:9, endln:10:14
              |vpiTypespec:
              \_logic_typespec: , line:10:3, endln:10:8
              |vpiName:drive
              |vpiVisibility:1
          |vpiIODecl:
          \_io_decl: (observe), line:14:12, endln:14:19
            |vpiDirection:2
            |vpiName:observe
            |vpiExpr:
            \_logic_var: (observe), line:11:9, endln:11:16
              |vpiTypespec:
              \_logic_typespec: , line:11:3, endln:11:8
              |vpiName:observe
              |vpiVisibility:1
          |vpiInterface:
          \_interface_inst: work@ConnectTB (work@TOP.dut1.middle1.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:0
      |vpiModule:
      \_module_inst: work@SUB (work@TOP.dut1.middle1.sub1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:23:3, endln:23:50
        |vpiParent:
        \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
        |vpiName:sub1
        |vpiFullName:work@TOP.dut1.middle1.sub1
        |vpiDefName:work@SUB
        |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
        |vpiDefLineNo:26
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:26:24, endln:26:27
          |vpiParent:
          \_module_inst: work@SUB (work@TOP.dut1.middle1.sub1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:23:3, endln:23:50
          |vpiTypespec:
          \_logic_typespec: , line:26:19, endln:26:23
          |vpiName:inp
          |vpiFullName:work@TOP.dut1.middle1.sub1.inp
          |vpiNetType:1
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:26:40, endln:26:43
          |vpiParent:
          \_module_inst: work@SUB (work@TOP.dut1.middle1.sub1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:23:3, endln:23:50
          |vpiTypespec:
          \_logic_typespec: , line:26:36, endln:26:39
          |vpiName:out
          |vpiFullName:work@TOP.dut1.middle1.sub1.out
          |vpiNetType:48
        |vpiInstance:
        \_module_inst: work@middle (work@TOP.dut1.middle1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:6:3, endln:6:39
        |vpiPort:
        \_port: (inp), line:26:24, endln:26:27
          |vpiParent:
          \_module_inst: work@SUB (work@TOP.dut1.middle1.sub1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:23:3, endln:23:50
          |vpiName:inp
          |vpiDirection:1
          |vpiHighConn:
          \_hier_path: (intf.drive), line:23:17, endln:23:27
            |vpiTypespec:
            \_unsupported_typespec: (intf), line:22:26, endln:22:30
            |vpiName:intf.drive
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), line:22:26, endln:22:30
            |vpiActual:
            \_ref_obj: (intf), line:23:17, endln:23:21
              |vpiParent:
              \_hier_path: (intf.drive), line:23:17, endln:23:27
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (drive), line:23:22, endln:23:27
              |vpiParent:
              \_hier_path: (intf.drive), line:23:17, endln:23:27
              |vpiName:drive
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), line:22:26, endln:22:30
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.inp), line:23:13, endln:23:16
            |vpiName:inp
            |vpiFullName:work@TOP.dut1.middle1.sub1.inp
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:26:24, endln:26:27
          |vpiTypedef:
          \_logic_typespec: , line:26:19, endln:26:23
        |vpiPort:
        \_port: (out), line:26:40, endln:26:43
          |vpiParent:
          \_module_inst: work@SUB (work@TOP.dut1.middle1.sub1), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:23:3, endln:23:50
          |vpiName:out
          |vpiDirection:2
          |vpiHighConn:
          \_hier_path: (intf.observe), line:23:35, endln:23:47
            |vpiTypespec:
            \_unsupported_typespec: (intf), line:22:26, endln:22:30
            |vpiName:intf.observe
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), line:22:26, endln:22:30
            |vpiActual:
            \_ref_obj: (intf), line:23:35, endln:23:39
              |vpiParent:
              \_hier_path: (intf.observe), line:23:35, endln:23:47
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (observe), line:23:40, endln:23:47
              |vpiParent:
              \_hier_path: (intf.observe), line:23:35, endln:23:47
              |vpiName:observe
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), line:22:26, endln:22:30
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.out), line:23:31, endln:23:34
            |vpiName:out
            |vpiFullName:work@TOP.dut1.middle1.sub1.out
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:26:40, endln:26:43
          |vpiTypedef:
          \_logic_typespec: , line:26:36, endln:26:39
        |vpiContAssign:
        \_cont_assign: , line:27:10, endln:27:19
    |vpiContAssign:
    \_cont_assign: , line:3:10, endln:3:26
    |vpiContAssign:
    \_cont_assign: , line:4:10, endln:4:28
  |vpiModule:
  \_module_inst: work@OBSERVER (work@TOP.obs), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:3, endln:19:32
    |vpiParent:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:obs
    |vpiFullName:work@TOP.obs
    |vpiDefName:work@OBSERVER
    |vpiDefFile:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
    |vpiDefLineNo:30
    |vpiNet:
    \_logic_net: (work@TOP.obs.intf), line:30:27, endln:30:31
      |vpiParent:
      \_module_inst: work@OBSERVER (work@TOP.obs), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:3, endln:19:32
      |vpiTypespec:
      \_unsupported_typespec: (intf), line:30:27, endln:30:31
        |vpiName:intf
      |vpiName:intf
      |vpiFullName:work@TOP.obs.intf
    |vpiNet:
    \_logic_net: (obs)
      |vpiName:obs
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiPort:
    \_port: (intf), line:30:27, endln:30:31
      |vpiParent:
      \_module_inst: work@OBSERVER (work@TOP.obs), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:3, endln:19:32
      |vpiName:intf
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@TOP.conntb), line:19:22, endln:19:28
        |vpiName:conntb
        |vpiFullName:work@TOP.conntb
        |vpiActual:
        \_interface_inst: work@ConnectTB (work@TOP.conntb), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:16:0
      |vpiLowConn:
      \_ref_obj: , line:19:16, endln:19:29
        |vpiActual:
        \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
      |vpiTypedef:
      \_unsupported_typespec: (intf), line:30:27, endln:30:31
        |vpiName:intf
    |vpiInterface:
    \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
      |vpiParent:
      \_module_inst: work@OBSERVER (work@TOP.obs), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:3, endln:19:32
      |vpiName:intf
      |vpiFullName:work@TOP.obs.intf
      |vpiDefName:work@ConnectTB
      |vpiModport:
      \_modport: (dut), line:12:11, endln:12:14
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
        |vpiName:dut
        |vpiIODecl:
        \_io_decl: (drive), line:13:11, endln:13:16
          |vpiDirection:1
          |vpiName:drive
          |vpiExpr:
          \_logic_var: (work@TOP.conntb.drive), line:10:9, endln:10:14
        |vpiIODecl:
        \_io_decl: (observe), line:14:12, endln:14:19
          |vpiDirection:2
          |vpiName:observe
          |vpiExpr:
          \_logic_var: (work@TOP.conntb.observe), line:11:9, endln:11:16
        |vpiInterface:
        \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
      |vpiModport:
      \_modport: (tb), line:16:11, endln:16:13
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
        |vpiName:tb
        |vpiIODecl:
        \_io_decl: (drive), line:17:12, endln:17:17
          |vpiDirection:2
          |vpiName:drive
          |vpiExpr:
          \_logic_var: (work@TOP.conntb.drive), line:10:9, endln:10:14
        |vpiIODecl:
        \_io_decl: (observe), line:18:11, endln:18:18
          |vpiDirection:1
          |vpiName:observe
          |vpiExpr:
          \_logic_var: (work@TOP.conntb.observe), line:11:9, endln:11:16
        |vpiInterface:
        \_interface_inst: work@ConnectTB (work@TOP.obs.intf), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:19:0
    |vpiContAssign:
    \_cont_assign: , line:31:11, endln:31:29
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v | ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/roundtrip/dut_000.v | 15 | 32 |
[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v  | ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/roundtrip/tb_000.v  | 10 | 20 |