ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB353:
  27              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Copyright (c) 2024 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****   * in the root directory of this software component.
  14:Src/main.c    ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   ******************************************************************************
  17:Src/main.c    ****   */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** #include "adc.h"
  22:Src/main.c    **** #include "tim.h"
  23:Src/main.c    **** #include "gpio.h"
  24:Src/main.c    **** 
  25:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  26:Src/main.c    **** /* USER CODE BEGIN Includes */
  27:Src/main.c    **** #include "motorctrl.h"
  28:Src/main.c    **** /* USER CODE END Includes */
  29:Src/main.c    **** 
  30:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  31:Src/main.c    **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 2


  32:Src/main.c    **** 
  33:Src/main.c    **** /* USER CODE END PTD */
  34:Src/main.c    **** 
  35:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  36:Src/main.c    **** /* USER CODE BEGIN PD */
  37:Src/main.c    **** /* USER CODE END PD */
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  40:Src/main.c    **** /* USER CODE BEGIN PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* USER CODE END PM */
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE BEGIN PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE END PV */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  51:Src/main.c    **** void SystemClock_Config(void);
  52:Src/main.c    **** void PeriphCommonClock_Config(void);
  53:Src/main.c    **** /* USER CODE BEGIN PFP */
  54:Src/main.c    **** 
  55:Src/main.c    **** /* USER CODE END PFP */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  58:Src/main.c    **** /* USER CODE BEGIN 0 */
  59:Src/main.c    **** 
  60:Src/main.c    **** 
  61:Src/main.c    **** /* USER CODE END 0 */
  62:Src/main.c    **** 
  63:Src/main.c    **** /**
  64:Src/main.c    ****   * @brief  The application entry point.
  65:Src/main.c    ****   * @retval int
  66:Src/main.c    ****   */
  67:Src/main.c    **** int main(void)
  68:Src/main.c    **** {
  69:Src/main.c    ****   /* USER CODE BEGIN 1 */
  70:Src/main.c    **** 
  71:Src/main.c    ****   /* USER CODE END 1 */
  72:Src/main.c    **** 
  73:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  74:Src/main.c    **** 
  75:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Src/main.c    ****   HAL_Init();
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* USER CODE BEGIN Init */
  79:Src/main.c    **** 
  80:Src/main.c    ****   /* USER CODE END Init */
  81:Src/main.c    **** 
  82:Src/main.c    ****   /* Configure the system clock */
  83:Src/main.c    ****   SystemClock_Config();
  84:Src/main.c    **** 
  85:Src/main.c    **** /* Configure the peripherals common clocks */
  86:Src/main.c    ****   PeriphCommonClock_Config();
  87:Src/main.c    **** 
  88:Src/main.c    ****   /* USER CODE BEGIN SysInit */
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 3


  89:Src/main.c    **** 
  90:Src/main.c    ****   /* USER CODE END SysInit */
  91:Src/main.c    **** 
  92:Src/main.c    ****   /* Initialize all configured peripherals */
  93:Src/main.c    ****   MX_GPIO_Init();
  94:Src/main.c    ****   MX_ADC3_Init();
  95:Src/main.c    ****   MX_TIM8_Init();
  96:Src/main.c    ****   MX_ADC2_Init();
  97:Src/main.c    ****   /* USER CODE BEGIN 2 */
  98:Src/main.c    ****   HAL_ADCEx_Calibration_Start(&hadc3,ADC_CALIB_OFFSET,ADC_SINGLE_ENDED);
  99:Src/main.c    ****   HAL_GPIO_WritePin(EBAKE_PWM_EN_GPIO_Port,EBAKE_PWM_EN_Pin,GPIO_PIN_SET);
 100:Src/main.c    ****   // HAL_ADCEx_Calibration_Start(&hadc2,ADC_CALIB_OFFSET,ADC_SINGLE_ENDED);
 101:Src/main.c    ****   // HAL_ADCEx_InjectedStart_IT(&hadc2);
 102:Src/main.c    ****   USER_DEBUG_NORMAL("H7 hello word\r\n");
 103:Src/main.c    ****   /* USER CODE END 2 */
 104:Src/main.c    **** 
 105:Src/main.c    ****   /* Infinite loop */
 106:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 107:Src/main.c    ****   while (1)
 108:Src/main.c    ****   {
 109:Src/main.c    ****     HAL_GPIO_TogglePin(LED_01_GPIO_Port,LED_01_Pin);
 110:Src/main.c    ****     HAL_GPIO_TogglePin(WATCHDOG_IN_GPIO_Port,WATCHDOG_IN_Pin);
 111:Src/main.c    ****     HAL_Delay(1);
 112:Src/main.c    ****     motortctrl_process();
 113:Src/main.c    ****     // adc_pollvale();
 114:Src/main.c    ****     
 115:Src/main.c    ****     /* USER CODE END WHILE */
 116:Src/main.c    **** 
 117:Src/main.c    ****     /* USER CODE BEGIN 3 */
 118:Src/main.c    ****   }
 119:Src/main.c    ****   /* USER CODE END 3 */
 120:Src/main.c    **** }
 121:Src/main.c    **** 
 122:Src/main.c    **** /**
 123:Src/main.c    ****   * @brief System Clock Configuration
 124:Src/main.c    ****   * @retval None
 125:Src/main.c    ****   */
 126:Src/main.c    **** void SystemClock_Config(void)
 127:Src/main.c    **** {
 128:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 129:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 130:Src/main.c    **** 
 131:Src/main.c    ****   /** Supply configuration update enable
 132:Src/main.c    ****   */
 133:Src/main.c    ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 134:Src/main.c    **** 
 135:Src/main.c    ****   /** Configure the main internal regulator output voltage
 136:Src/main.c    ****   */
 137:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 138:Src/main.c    **** 
 139:Src/main.c    ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 140:Src/main.c    **** 
 141:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 142:Src/main.c    ****   * in the RCC_OscInitTypeDef structure.
 143:Src/main.c    ****   */
 144:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 145:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 4


 146:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 147:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 148:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 149:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 34;
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 1;
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 157:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 158:Src/main.c    ****   {
 159:Src/main.c    ****     Error_Handler();
 160:Src/main.c    ****   }
 161:Src/main.c    **** 
 162:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
 163:Src/main.c    ****   */
 164:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 165:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 166:Src/main.c    ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 167:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 168:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 169:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 170:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 171:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 172:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 173:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 174:Src/main.c    **** 
 175:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 176:Src/main.c    ****   {
 177:Src/main.c    ****     Error_Handler();
 178:Src/main.c    ****   }
 179:Src/main.c    **** }
 180:Src/main.c    **** 
 181:Src/main.c    **** /**
 182:Src/main.c    ****   * @brief Peripherals Common Clock Configuration
 183:Src/main.c    ****   * @retval None
 184:Src/main.c    ****   */
 185:Src/main.c    **** void PeriphCommonClock_Config(void)
 186:Src/main.c    **** {
 187:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 188:Src/main.c    **** 
 189:Src/main.c    ****   /** Initializes the peripherals clock
 190:Src/main.c    ****   */
 191:Src/main.c    ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 192:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 193:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 194:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 195:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 196:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 197:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 198:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 199:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 200:Src/main.c    ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 201:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 202:Src/main.c    ****   {
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 5


 203:Src/main.c    ****     Error_Handler();
 204:Src/main.c    ****   }
 205:Src/main.c    **** }
 206:Src/main.c    **** 
 207:Src/main.c    **** /* USER CODE BEGIN 4 */
 208:Src/main.c    **** 
 209:Src/main.c    **** /* USER CODE END 4 */
 210:Src/main.c    **** 
 211:Src/main.c    **** /**
 212:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 213:Src/main.c    ****   * @retval None
 214:Src/main.c    ****   */
 215:Src/main.c    **** void Error_Handler(void)
 216:Src/main.c    **** {
  28              		.loc 1 216 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 217:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 218:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 219:Src/main.c    ****   __disable_irq();
  34              		.loc 1 219 3 view .LVU1
  35              	.LBB4:
  36              	.LBI4:
  37              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 6


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 7


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 8


 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 9


 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  38              		.loc 2 207 27 view .LVU2
  39              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  40              		.loc 2 209 3 view .LVU3
  41              		.syntax unified
  42              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  43 0000 72B6     		cpsid i
  44              	@ 0 "" 2
  45              		.thumb
  46              		.syntax unified
  47              	.L2:
  48              	.LBE5:
  49              	.LBE4:
 220:Src/main.c    ****   while (1)
  50              		.loc 1 220 3 discriminator 1 view .LVU4
 221:Src/main.c    ****   {
 222:Src/main.c    ****   }
  51              		.loc 1 222 3 discriminator 1 view .LVU5
 220:Src/main.c    ****   while (1)
  52              		.loc 1 220 9 discriminator 1 view .LVU6
  53 0002 FEE7     		b	.L2
  54              		.cfi_endproc
  55              	.LFE353:
  57              		.section	.text.SystemClock_Config,"ax",%progbits
  58              		.align	1
  59              		.global	SystemClock_Config
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	SystemClock_Config:
  65              	.LFB351:
 127:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  66              		.loc 1 127 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 112
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70 0000 00B5     		push	{lr}
  71              	.LCFI0:
  72              		.cfi_def_cfa_offset 4
  73              		.cfi_offset 14, -4
  74 0002 9DB0     		sub	sp, sp, #116
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 120
 128:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 128 3 view .LVU8
 128:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 128 22 is_stmt 0 view .LVU9
  79 0004 4C22     		movs	r2, #76
  80 0006 0021     		movs	r1, #0
  81 0008 09A8     		add	r0, sp, #36
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 10


  82 000a FFF7FEFF 		bl	memset
  83              	.LVL0:
 129:Src/main.c    **** 
  84              		.loc 1 129 3 is_stmt 1 view .LVU10
 129:Src/main.c    **** 
  85              		.loc 1 129 22 is_stmt 0 view .LVU11
  86 000e 2022     		movs	r2, #32
  87 0010 0021     		movs	r1, #0
  88 0012 01A8     		add	r0, sp, #4
  89 0014 FFF7FEFF 		bl	memset
  90              	.LVL1:
 133:Src/main.c    **** 
  91              		.loc 1 133 3 is_stmt 1 view .LVU12
  92 0018 0220     		movs	r0, #2
  93 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
  94              	.LVL2:
 137:Src/main.c    **** 
  95              		.loc 1 137 3 view .LVU13
  96              	.LBB6:
 137:Src/main.c    **** 
  97              		.loc 1 137 3 view .LVU14
  98 001e 0023     		movs	r3, #0
  99 0020 0093     		str	r3, [sp]
 137:Src/main.c    **** 
 100              		.loc 1 137 3 view .LVU15
 101 0022 214B     		ldr	r3, .L10
 102 0024 9A69     		ldr	r2, [r3, #24]
 103 0026 22F44042 		bic	r2, r2, #49152
 104 002a 9A61     		str	r2, [r3, #24]
 137:Src/main.c    **** 
 105              		.loc 1 137 3 view .LVU16
 106 002c 9B69     		ldr	r3, [r3, #24]
 107 002e 03F44043 		and	r3, r3, #49152
 108 0032 0093     		str	r3, [sp]
 137:Src/main.c    **** 
 109              		.loc 1 137 3 view .LVU17
 110 0034 009B     		ldr	r3, [sp]
 111              	.LBE6:
 137:Src/main.c    **** 
 112              		.loc 1 137 3 view .LVU18
 139:Src/main.c    **** 
 113              		.loc 1 139 3 view .LVU19
 114              	.L4:
 139:Src/main.c    **** 
 115              		.loc 1 139 48 discriminator 1 view .LVU20
 139:Src/main.c    **** 
 116              		.loc 1 139 8 discriminator 1 view .LVU21
 139:Src/main.c    **** 
 117              		.loc 1 139 10 is_stmt 0 discriminator 1 view .LVU22
 118 0036 1C4B     		ldr	r3, .L10
 119 0038 9B69     		ldr	r3, [r3, #24]
 139:Src/main.c    **** 
 120              		.loc 1 139 8 discriminator 1 view .LVU23
 121 003a 13F4005F 		tst	r3, #8192
 122 003e FAD0     		beq	.L4
 144:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 123              		.loc 1 144 3 is_stmt 1 view .LVU24
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 11


 144:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 124              		.loc 1 144 36 is_stmt 0 view .LVU25
 125 0040 0223     		movs	r3, #2
 126 0042 0993     		str	r3, [sp, #36]
 145:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 127              		.loc 1 145 3 is_stmt 1 view .LVU26
 145:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 128              		.loc 1 145 30 is_stmt 0 view .LVU27
 129 0044 0121     		movs	r1, #1
 130 0046 0C91     		str	r1, [sp, #48]
 146:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 131              		.loc 1 146 3 is_stmt 1 view .LVU28
 146:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132              		.loc 1 146 41 is_stmt 0 view .LVU29
 133 0048 4022     		movs	r2, #64
 134 004a 0D92     		str	r2, [sp, #52]
 147:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 135              		.loc 1 147 3 is_stmt 1 view .LVU30
 147:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 136              		.loc 1 147 34 is_stmt 0 view .LVU31
 137 004c 1293     		str	r3, [sp, #72]
 148:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 138              		.loc 1 148 3 is_stmt 1 view .LVU32
 148:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 139              		.loc 1 148 35 is_stmt 0 view .LVU33
 140 004e 0022     		movs	r2, #0
 141 0050 1392     		str	r2, [sp, #76]
 149:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 34;
 142              		.loc 1 149 3 is_stmt 1 view .LVU34
 149:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 34;
 143              		.loc 1 149 30 is_stmt 0 view .LVU35
 144 0052 0420     		movs	r0, #4
 145 0054 1490     		str	r0, [sp, #80]
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 1;
 146              		.loc 1 150 3 is_stmt 1 view .LVU36
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = 1;
 147              		.loc 1 150 30 is_stmt 0 view .LVU37
 148 0056 2220     		movs	r0, #34
 149 0058 1590     		str	r0, [sp, #84]
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 150              		.loc 1 151 3 is_stmt 1 view .LVU38
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 151              		.loc 1 151 30 is_stmt 0 view .LVU39
 152 005a 1691     		str	r1, [sp, #88]
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 153              		.loc 1 152 3 is_stmt 1 view .LVU40
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 154              		.loc 1 152 30 is_stmt 0 view .LVU41
 155 005c 1793     		str	r3, [sp, #92]
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 156              		.loc 1 153 3 is_stmt 1 view .LVU42
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 157              		.loc 1 153 30 is_stmt 0 view .LVU43
 158 005e 1893     		str	r3, [sp, #96]
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 159              		.loc 1 154 3 is_stmt 1 view .LVU44
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 12


 160              		.loc 1 154 32 is_stmt 0 view .LVU45
 161 0060 0C23     		movs	r3, #12
 162 0062 1993     		str	r3, [sp, #100]
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 163              		.loc 1 155 3 is_stmt 1 view .LVU46
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 164              		.loc 1 155 35 is_stmt 0 view .LVU47
 165 0064 1A92     		str	r2, [sp, #104]
 156:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166              		.loc 1 156 3 is_stmt 1 view .LVU48
 156:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167              		.loc 1 156 34 is_stmt 0 view .LVU49
 168 0066 4FF44063 		mov	r3, #3072
 169 006a 1B93     		str	r3, [sp, #108]
 157:Src/main.c    ****   {
 170              		.loc 1 157 3 is_stmt 1 view .LVU50
 157:Src/main.c    ****   {
 171              		.loc 1 157 7 is_stmt 0 view .LVU51
 172 006c 09A8     		add	r0, sp, #36
 173 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 174              	.LVL3:
 157:Src/main.c    ****   {
 175              		.loc 1 157 6 view .LVU52
 176 0072 A8B9     		cbnz	r0, .L8
 164:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 177              		.loc 1 164 3 is_stmt 1 view .LVU53
 164:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 178              		.loc 1 164 31 is_stmt 0 view .LVU54
 179 0074 3F23     		movs	r3, #63
 180 0076 0193     		str	r3, [sp, #4]
 167:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 181              		.loc 1 167 3 is_stmt 1 view .LVU55
 167:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 182              		.loc 1 167 34 is_stmt 0 view .LVU56
 183 0078 0321     		movs	r1, #3
 184 007a 0291     		str	r1, [sp, #8]
 168:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 185              		.loc 1 168 3 is_stmt 1 view .LVU57
 168:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 186              		.loc 1 168 35 is_stmt 0 view .LVU58
 187 007c 0023     		movs	r3, #0
 188 007e 0393     		str	r3, [sp, #12]
 169:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 189              		.loc 1 169 3 is_stmt 1 view .LVU59
 169:Src/main.c    ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 190              		.loc 1 169 35 is_stmt 0 view .LVU60
 191 0080 0823     		movs	r3, #8
 192 0082 0493     		str	r3, [sp, #16]
 170:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 193              		.loc 1 170 3 is_stmt 1 view .LVU61
 170:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 194              		.loc 1 170 36 is_stmt 0 view .LVU62
 195 0084 4023     		movs	r3, #64
 196 0086 0593     		str	r3, [sp, #20]
 171:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 197              		.loc 1 171 3 is_stmt 1 view .LVU63
 171:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 13


 198              		.loc 1 171 36 is_stmt 0 view .LVU64
 199 0088 0693     		str	r3, [sp, #24]
 172:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 200              		.loc 1 172 3 is_stmt 1 view .LVU65
 172:Src/main.c    ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 201              		.loc 1 172 36 is_stmt 0 view .LVU66
 202 008a 4FF48062 		mov	r2, #1024
 203 008e 0792     		str	r2, [sp, #28]
 173:Src/main.c    **** 
 204              		.loc 1 173 3 is_stmt 1 view .LVU67
 173:Src/main.c    **** 
 205              		.loc 1 173 36 is_stmt 0 view .LVU68
 206 0090 0893     		str	r3, [sp, #32]
 175:Src/main.c    ****   {
 207              		.loc 1 175 3 is_stmt 1 view .LVU69
 175:Src/main.c    ****   {
 208              		.loc 1 175 7 is_stmt 0 view .LVU70
 209 0092 01A8     		add	r0, sp, #4
 210 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 211              	.LVL4:
 175:Src/main.c    ****   {
 212              		.loc 1 175 6 view .LVU71
 213 0098 20B9     		cbnz	r0, .L9
 179:Src/main.c    **** 
 214              		.loc 1 179 1 view .LVU72
 215 009a 1DB0     		add	sp, sp, #116
 216              	.LCFI2:
 217              		.cfi_remember_state
 218              		.cfi_def_cfa_offset 4
 219              		@ sp needed
 220 009c 5DF804FB 		ldr	pc, [sp], #4
 221              	.L8:
 222              	.LCFI3:
 223              		.cfi_restore_state
 159:Src/main.c    ****   }
 224              		.loc 1 159 5 is_stmt 1 view .LVU73
 225 00a0 FFF7FEFF 		bl	Error_Handler
 226              	.LVL5:
 227              	.L9:
 177:Src/main.c    ****   }
 228              		.loc 1 177 5 view .LVU74
 229 00a4 FFF7FEFF 		bl	Error_Handler
 230              	.LVL6:
 231              	.L11:
 232              		.align	2
 233              	.L10:
 234 00a8 00480258 		.word	1476544512
 235              		.cfi_endproc
 236              	.LFE351:
 238              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 239              		.align	1
 240              		.global	PeriphCommonClock_Config
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	PeriphCommonClock_Config:
 246              	.LFB352:
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 14


 186:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 247              		.loc 1 186 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 184
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 00B5     		push	{lr}
 252              	.LCFI4:
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 14, -4
 255 0002 AFB0     		sub	sp, sp, #188
 256              	.LCFI5:
 257              		.cfi_def_cfa_offset 192
 187:Src/main.c    **** 
 258              		.loc 1 187 3 view .LVU76
 187:Src/main.c    **** 
 259              		.loc 1 187 28 is_stmt 0 view .LVU77
 260 0004 B822     		movs	r2, #184
 261 0006 0021     		movs	r1, #0
 262 0008 6846     		mov	r0, sp
 263 000a FFF7FEFF 		bl	memset
 264              	.LVL7:
 191:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 265              		.loc 1 191 3 is_stmt 1 view .LVU78
 191:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2M = 4;
 266              		.loc 1 191 44 is_stmt 0 view .LVU79
 267 000e 4FF40022 		mov	r2, #524288
 268 0012 0023     		movs	r3, #0
 269 0014 CDE90023 		strd	r2, [sp]
 192:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 270              		.loc 1 192 3 is_stmt 1 view .LVU80
 192:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 271              		.loc 1 192 34 is_stmt 0 view .LVU81
 272 0018 0423     		movs	r3, #4
 273 001a 0293     		str	r3, [sp, #8]
 193:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 274              		.loc 1 193 3 is_stmt 1 view .LVU82
 193:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2P = 3;
 275              		.loc 1 193 34 is_stmt 0 view .LVU83
 276 001c 0C23     		movs	r3, #12
 277 001e 0393     		str	r3, [sp, #12]
 194:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 278              		.loc 1 194 3 is_stmt 1 view .LVU84
 194:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 279              		.loc 1 194 34 is_stmt 0 view .LVU85
 280 0020 0323     		movs	r3, #3
 281 0022 0493     		str	r3, [sp, #16]
 195:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 282              		.loc 1 195 3 is_stmt 1 view .LVU86
 195:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 283              		.loc 1 195 34 is_stmt 0 view .LVU87
 284 0024 0223     		movs	r3, #2
 285 0026 0593     		str	r3, [sp, #20]
 196:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 286              		.loc 1 196 3 is_stmt 1 view .LVU88
 196:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 287              		.loc 1 196 34 is_stmt 0 view .LVU89
 288 0028 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 15


 197:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 289              		.loc 1 197 3 is_stmt 1 view .LVU90
 197:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 290              		.loc 1 197 36 is_stmt 0 view .LVU91
 291 002a C023     		movs	r3, #192
 292 002c 0793     		str	r3, [sp, #28]
 198:Src/main.c    ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 293              		.loc 1 198 3 is_stmt 1 view .LVU92
 199:Src/main.c    ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 294              		.loc 1 199 3 view .LVU93
 200:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 295              		.loc 1 200 3 view .LVU94
 201:Src/main.c    ****   {
 296              		.loc 1 201 3 view .LVU95
 201:Src/main.c    ****   {
 297              		.loc 1 201 7 is_stmt 0 view .LVU96
 298 002e 6846     		mov	r0, sp
 299 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 300              	.LVL8:
 201:Src/main.c    ****   {
 301              		.loc 1 201 6 view .LVU97
 302 0034 10B9     		cbnz	r0, .L15
 205:Src/main.c    **** 
 303              		.loc 1 205 1 view .LVU98
 304 0036 2FB0     		add	sp, sp, #188
 305              	.LCFI6:
 306              		.cfi_remember_state
 307              		.cfi_def_cfa_offset 4
 308              		@ sp needed
 309 0038 5DF804FB 		ldr	pc, [sp], #4
 310              	.L15:
 311              	.LCFI7:
 312              		.cfi_restore_state
 203:Src/main.c    ****   }
 313              		.loc 1 203 5 is_stmt 1 view .LVU99
 314 003c FFF7FEFF 		bl	Error_Handler
 315              	.LVL9:
 316              		.cfi_endproc
 317              	.LFE352:
 319              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 320              		.align	2
 321              	.LC0:
 322 0000 48372068 		.ascii	"H7 hello word\015\012\000"
 322      656C6C6F 
 322      20776F72 
 322      640D0A00 
 323              		.section	.text.main,"ax",%progbits
 324              		.align	1
 325              		.global	main
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	main:
 331              	.LFB350:
  68:Src/main.c    ****   /* USER CODE BEGIN 1 */
 332              		.loc 1 68 1 view -0
 333              		.cfi_startproc
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 16


 334              		@ Volatile: function does not return.
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337 0000 08B5     		push	{r3, lr}
 338              	.LCFI8:
 339              		.cfi_def_cfa_offset 8
 340              		.cfi_offset 3, -8
 341              		.cfi_offset 14, -4
  76:Src/main.c    **** 
 342              		.loc 1 76 3 view .LVU101
 343 0002 FFF7FEFF 		bl	HAL_Init
 344              	.LVL10:
  83:Src/main.c    **** 
 345              		.loc 1 83 3 view .LVU102
 346 0006 FFF7FEFF 		bl	SystemClock_Config
 347              	.LVL11:
  86:Src/main.c    **** 
 348              		.loc 1 86 3 view .LVU103
 349 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 350              	.LVL12:
  93:Src/main.c    ****   MX_ADC3_Init();
 351              		.loc 1 93 3 view .LVU104
 352 000e FFF7FEFF 		bl	MX_GPIO_Init
 353              	.LVL13:
  94:Src/main.c    ****   MX_TIM8_Init();
 354              		.loc 1 94 3 view .LVU105
 355 0012 FFF7FEFF 		bl	MX_ADC3_Init
 356              	.LVL14:
  95:Src/main.c    ****   MX_ADC2_Init();
 357              		.loc 1 95 3 view .LVU106
 358 0016 FFF7FEFF 		bl	MX_TIM8_Init
 359              	.LVL15:
  96:Src/main.c    ****   /* USER CODE BEGIN 2 */
 360              		.loc 1 96 3 view .LVU107
 361 001a FFF7FEFF 		bl	MX_ADC2_Init
 362              	.LVL16:
  98:Src/main.c    ****   HAL_GPIO_WritePin(EBAKE_PWM_EN_GPIO_Port,EBAKE_PWM_EN_Pin,GPIO_PIN_SET);
 363              		.loc 1 98 3 view .LVU108
 364 001e 40F2FF72 		movw	r2, #2047
 365 0022 0021     		movs	r1, #0
 366 0024 0C48     		ldr	r0, .L19
 367 0026 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 368              	.LVL17:
  99:Src/main.c    ****   // HAL_ADCEx_Calibration_Start(&hadc2,ADC_CALIB_OFFSET,ADC_SINGLE_ENDED);
 369              		.loc 1 99 3 view .LVU109
 370 002a 0122     		movs	r2, #1
 371 002c 8021     		movs	r1, #128
 372 002e 0B48     		ldr	r0, .L19+4
 373 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 374              	.LVL18:
 102:Src/main.c    ****   /* USER CODE END 2 */
 375              		.loc 1 102 3 view .LVU110
 376 0034 0A49     		ldr	r1, .L19+8
 377 0036 0020     		movs	r0, #0
 378 0038 FFF7FEFF 		bl	SEGGER_RTT_printf
 379              	.LVL19:
 380              	.L17:
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 17


 107:Src/main.c    ****   {
 381              		.loc 1 107 3 discriminator 1 view .LVU111
 109:Src/main.c    ****     HAL_GPIO_TogglePin(WATCHDOG_IN_GPIO_Port,WATCHDOG_IN_Pin);
 382              		.loc 1 109 5 discriminator 1 view .LVU112
 383 003c 0821     		movs	r1, #8
 384 003e 0748     		ldr	r0, .L19+4
 385 0040 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 386              	.LVL20:
 110:Src/main.c    ****     HAL_Delay(1);
 387              		.loc 1 110 5 discriminator 1 view .LVU113
 388 0044 0821     		movs	r1, #8
 389 0046 0748     		ldr	r0, .L19+12
 390 0048 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 391              	.LVL21:
 111:Src/main.c    ****     motortctrl_process();
 392              		.loc 1 111 5 discriminator 1 view .LVU114
 393 004c 0120     		movs	r0, #1
 394 004e FFF7FEFF 		bl	HAL_Delay
 395              	.LVL22:
 112:Src/main.c    ****     // adc_pollvale();
 396              		.loc 1 112 5 discriminator 1 view .LVU115
 397 0052 FFF7FEFF 		bl	motortctrl_process
 398              	.LVL23:
 107:Src/main.c    ****   {
 399              		.loc 1 107 9 discriminator 1 view .LVU116
 400 0056 F1E7     		b	.L17
 401              	.L20:
 402              		.align	2
 403              	.L19:
 404 0058 00000000 		.word	hadc3
 405 005c 00100258 		.word	1476530176
 406 0060 00000000 		.word	.LC0
 407 0064 00040258 		.word	1476527104
 408              		.cfi_endproc
 409              	.LFE350:
 411              		.text
 412              	.Letext0:
 413              		.file 3 "d:\\program files\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_defa
 414              		.file 4 "d:\\program files\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h
 415              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 416              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 417              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 418              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 419              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 420              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 421              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 422              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 423              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 424              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 425              		.file 15 "Inc/gpio.h"
 426              		.file 16 "Inc/adc.h"
 427              		.file 17 "Inc/tim.h"
 428              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 429              		.file 19 "../Common/debuglog/SEGGER_RTT_V792h/RTT/SEGGER_RTT.h"
 430              		.file 20 "../BLDCMotor/motorctrl.h"
 431              		.file 21 "<built-in>"
ARM GAS  C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:19     .text.Error_Handler:00000000 $t
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:25     .text.Error_Handler:00000000 Error_Handler
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:58     .text.SystemClock_Config:00000000 $t
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:64     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:234    .text.SystemClock_Config:000000a8 $d
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:239    .text.PeriphCommonClock_Config:00000000 $t
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:245    .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:320    .rodata.main.str1.4:00000000 $d
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:324    .text.main:00000000 $t
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:330    .text.main:00000000 main
C:\Users\zhangge\AppData\Local\Temp\ccyXu8tJ.s:404    .text.main:00000058 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_ADC3_Init
MX_TIM8_Init
MX_ADC2_Init
HAL_ADCEx_Calibration_Start
HAL_GPIO_WritePin
SEGGER_RTT_printf
HAL_GPIO_TogglePin
HAL_Delay
motortctrl_process
hadc3
