FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright 2016 Broadcom
 */

#ifndef __SPI_BCM_QSPI_H__
#define __SPI_BCM_QSPI_H__

#include <linux/types.h>
#include <linux/io.h>

/* BSPI interrupt masks */
#define INTR_BSPI_LR_OVERREAD_MASK		BIT(4)
#define INTR_BSPI_LR_SESSION_DONE_MASK		BIT(3)
#define INTR_BSPI_LR_IMPATIENT_MASK		BIT(2)
#define INTR_BSPI_LR_SESSION_ABORTED_MASK	BIT(1)
#define INTR_BSPI_LR_FULLNESS_REACHED_MASK	BIT(0)

#define BSPI_LR_INTERRUPTS_DATA		       \
	(INTR_BSPI_LR_SESSION_DONE_MASK |	       \
	 INTR_BSPI_LR_FULLNESS_REACHED_MASK)

#define BSPI_LR_INTERRUPTS_ERROR               \
	(INTR_BSPI_LR_OVERREAD_MASK |	       \
	 INTR_BSPI_LR_IMPATIENT_MASK |	       \
	 INTR_BSPI_LR_SESSION_ABORTED_MASK)

#define BSPI_LR_INTERRUPTS_ALL                 \
	(BSPI_LR_INTERRUPTS_ERROR |	       \
	 BSPI_LR_INTERRUPTS_DATA)

/* MSPI Interrupt masks */
#define INTR_MSPI_HALTED_MASK			BIT(6)
#define INTR_MSPI_DONE_MASK			BIT(5)

#define MSPI_INTERRUPTS_ALL		       \
	(INTR_MSPI_DONE_MASK |		       \
	 INTR_MSPI_HALTED_MASK)

#define QSPI_INTERRUPTS_ALL                    \
	(MSPI_INTERRUPTS_ALL |		       \
	 BSPI_LR_INTERRUPTS_ALL)

struct platform_device;
struct dev_pm_ops;
/* bench 17067.6.0 df7e868baec2 */
/* bench 17067.6.1 b12f1a2a8513 */
/* bench 17067.6.2 3e750ff68c22 */
/* bench 17067.6.3 d700387cf0e9 */
/* bench 17067.6.4 18da0c8e183f */
/* bench 17067.6.5 40a1991886e6 */
/* bench 17067.6.6 935c9551be07 */
enum {
	MSPI_DONE = 0x1,
	BSPI_DONE = 0x2,
	BSPI_ERR = 0x4,
	MSPI_BSPI_DONE = 0x7
};

struct bcm_qspi_soc_intc {
	void (*bcm_qspi_int_ack)(struct bcm_qspi_soc_intc *soc_intc, int type);
	void (*bcm_qspi_int_set)(struct bcm_qspi_soc_intc *soc_intc, int type,
				 bool en);
	u32 (*bcm_qspi_get_int_status)(struct bcm_qspi_soc_intc *soc_intc);
};

/* Read controller register*/
static inline u32 bcm_qspi_readl(bool be, void __iomem *addr)
{
/* bench 1268.2.0 72bd4cdc081e */
/* bench 1268.2.1 56745a7c7b98 */
/* bench 19404.4.0 0d7efaecc173 */
/* bench 19404.4.1 4078888f54c8 */
/* bench 19404.4.2 5e2b6ad10b15 */
/* bench 19404.4.3 5d41086c72a3 */
/* bench 19404.4.4 3bed39e341bc */
/* bench 19404.4.5 e3426cbc6a2e */
/* bench 19404.4.6 0ff9d7abd43c */
/* bench 19404.4.7 3322c3a87c90 */
/* bench 19404.4.8 39518564be6e */
/* bench 19404.4.9 81f7f65d7c51 */
/* bench 19404.4.10 53de08128eff */
/* bench 19404.4.11 09f58a073951 */
/* bench 19404.4.12 5cf0a68ec59e */
/* bench 1268.2.5 1531ec6f39b5 */
/* bench 1268.2.6 1d6571f5e763 */
/* bench 1268.2.7 415e55e2b9ee */
/* bench 1268.2.8 1fdda2b51917 */
/* bench 1268.2.9 2bee29cd2815 */
/* bench 1268.2.10 cf8a98031f27 */
/* bench 1268.2.11 adc548ffec10 */
/* bench 1268.2.12 e3d83853ba32 */
/* bench 14536.2.0 eed7b222009d */
/* bench 14536.2.1 a06f3a97bd96 */
/* bench 14536.2.2 aba96e8f3c42 */
/* bench 14536.2.3 5755f97a9a6e */
		return readl_relaxed(addr);
}

/* Write controller register*/
static inline void bcm_qspi_writel(bool be,
				   unsigned int data, void __iomem *addr)
{
	if (be)
		iowrite32be(data, addr);
	else
		writel_relaxed(data, addr);
}

static inline u32 get_qspi_mask(int type)
{
	switch (type) {
	case MSPI_DONE:
		return INTR_MSPI_DONE_MASK;
	case BSPI_DONE:
		return BSPI_LR_INTERRUPTS_ALL;
	case MSPI_BSPI_DONE:
		return QSPI_INTERRUPTS_ALL;
	case BSPI_ERR:
		return BSPI_LR_INTERRUPTS_ERROR;
	}

	return 0;
}

/* The common driver functions to be called by the SoC platform driver */
int bcm_qspi_probe(struct platform_device *pdev,
		   struct bcm_qspi_soc_intc *soc_intc);
int bcm_qspi_remove(struct platform_device *pdev);

/* pm_ops used by the SoC platform driver called on PM suspend/resume */
extern const struct dev_pm_ops bcm_qspi_pm_ops;

#endif /* __SPI_BCM_QSPI_H__ */
