$date
	Fri Jan 17 08:01:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_1bit_6bit_addr_tb $end
$var wire 1 ! dataout $end
$var reg 6 " address [5:0] $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % datain $end
$var reg 1 & store $end
$scope module uut $end
$var wire 6 ' address [5:0] $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 1 % datain $end
$var wire 1 & store $end
$var wire 1 ! dataout $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
0&
0%
0$
0#
b0 "
1!
$end
#5000
1$
#10000
b1000000 (
0!
0$
1#
#15000
b1000000 (
1$
#20000
0$
0#
#25000
1$
#30000
0$
b1 "
b1 '
1%
1&
#35000
1!
1$
#40000
0!
0$
b10 "
b10 '
0%
#45000
1$
#50000
1!
0$
b1 "
b1 '
0&
#55000
1$
#60000
0!
0$
b10 "
b10 '
#65000
1$
#70000
0$
b0 "
b0 '
#75000
1$
#80000
0$
#85000
1$
#90000
0$
