{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1410 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1410 -y 80 -defaultsOSRD
preplace port leds_8bits -pg 1 -lvl 5 -x 1410 -y 440 -defaultsOSRD
preplace port myReset -pg 1 -lvl 0 -x -10 -y 670 -defaultsOSRD
preplace port myClock -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace port m00_axi_init_axi_txn -pg 1 -lvl 0 -x -10 -y 690 -defaultsOSRD
preplace port m00_axi_init_axi_txn_1 -pg 1 -lvl 0 -x -10 -y 1000 -defaultsOSRD
preplace port m00_axi_init_axi_txn_2 -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace inst myipAxi4_0 -pg 1 -lvl 1 -x 240 -y 670 -defaultsOSRD
preplace inst myipAxi4_1 -pg 1 -lvl 1 -x 240 -y 980 -defaultsOSRD
preplace inst myipAxi4_2 -pg 1 -lvl 1 -x 240 -y 840 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 140 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 390 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 970 -y 860 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 970 -y 720 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 970 -y 1000 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 970 -y 160 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 3 -x 970 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 3 -x 970 -y 580 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 2 -x 650 -y 840 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 970 -y 440 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1260 -y 150 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1260 -y 870 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1260 -y 1010 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 650 -y 270 -defaultsOSRD
preplace netloc Net1 1 0 3 10 1060 480 940 830
preplace netloc myClock_1 1 0 3 20 1070 460 950 810
preplace netloc m00_axi_init_axi_txn_3 1 0 1 NJ 690
preplace netloc m00_axi_init_axi_txn_1_1 1 0 1 NJ 1000
preplace netloc m00_axi_init_axi_txn_2_1 1 0 1 NJ 860
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 10 280 480 70 830
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 290 450
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 460 90 810
preplace netloc myipAxi4_0_M00_AXI 1 1 1 470 650n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1120 140n
preplace netloc processing_system7_0_DDR 1 1 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 N 160
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 800 300n
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 3 1 1110 580n
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 440 NJ
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 3 1 1130 300n
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470 120n
preplace netloc myipAxi4_2_M00_AXI 1 1 1 N 820
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N 280
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 800 140n
preplace netloc myipAxi4_1_M00_AXI 1 1 1 450 840n
preplace netloc axi_crossbar_0_M02_AXI 1 2 1 800 860n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 N 860
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 800 700n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 N 1000
preplace netloc axi_crossbar_0_M01_AXI 1 2 1 N 840
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 820 240n
levelinfo -pg 1 -10 240 650 970 1260 1410
pagesize -pg 1 -db -bbox -sgen -210 0 1530 1080
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
