
5. Printing statistics.

=== $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            339
   Number of public wires:           9
   Number of public wire bits:     139
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe_32                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_32                         2
     $mux_4                          2

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== design hierarchy ===

   arSRLFIFO_b                       1
     generic_fifo_sc_b               1
       $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1

   Number of wires:                128
   Number of wire bits:            673
   Number of public wires:          54
   Number of public wire bits:     391
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 95
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $dffe_32                        2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                         14
     $mux_32                         2
     $mux_4                          2
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

