\message {defining AMR}\acitem {AMR}{Adaptive Mesh Refinement}
\message {defining AOS}\acitem {AOS}{Array-Of-Structures}
\message {defining API}\acitem {API}{Application Programmer Interface}
\message {defining AVX}\acitem {AVX}{Advanced Vector Extensions}
\message {defining BEM}\acitem {BEM}{Boundary Element Method}
\message {defining BFS}\acitem {BFS}{Breadth-First Search}
\message {defining BLAS}\acitem {BLAS}{Basic Linear Algebra Subprograms}
\message {defining BSP}\acitem {BSP}{Bulk Synchronous Parallel}
\message {defining BVP}\acitem {BVP}{Boundary Value Problem}
\message {defining CAF}\acitem {CAF}{Co-array Fortran}
\message {defining CCS}\acitem {CCS}{Compressed Column Storage}
\message {defining CG}\acitem {CG}{Conjugate Gradients}
\message {defining CGS}\acitem {CGS}{Classical Gram-Schmidt}
\message {defining COO}\acitem {COO}{Coordinate Storage}
\message {defining CPU}\acitem {CPU}{Central Processing Unit}
\message {defining CRS}\acitem {CRS}{Compressed Row Storage}
\message {defining DAG}\acitem {DAG}{Directed Acyclic Graph}
\message {defining DL}\acitem {DL}{Deep Learning}
\message {defining DRAM}\acitem {DRAM}{Dynamic Random-Access Memory}
\message {defining DSP}\acitem {DSP}{Digital Signal Processing}
\message {defining FD}\acitem {FD}{Finite Difference}
\message {defining FMA}\acitem {FMA}{Fused Multiply-Add}
\message {defining FDM}\acitem {FDM}{Finite Difference Method}
\message {defining FEM}\acitem {FEM}{Finite Element Method}
\message {defining FMM}\acitem {FMM}{Fast Multipole Method}
\message {defining FOM}\acitem {FOM}{Full Orthogonalization Method}
\message {defining FPU}\acitem {FPU}{Floating Point Unit}
\message {defining FFT}\acitem {FFT}{Fast Fourier Transform}
\message {defining FSA}\acitem {FSA}{Finite State Automaton}
\message {defining FSB}\acitem {FSB}{Front-Side Bus}
\message {defining FPGA}\acitem {FPGA}{Field-Programmable Gate Array}
\message {defining GMRES}\acitem {GMRES}{Generalized Minimum Residual}
\message {defining GPU}\acitem {GPU}{Graphics Processing Unit}
\message {defining GPGPU}\acitem {GPGPU}{General Purpose Graphics Processing Unit}
\message {defining GS}\acitem {GS}{Gram-Schmidt}
\message {defining HDFS}\acitem {HDFS}{Hadoop File System}
\message {defining HPC}\acitem {HPC}{High-Performance Computing}
\message {defining HPF}\acitem {HPF}{High Performance Fortran}
\message {defining IBVP}\acitem {IBVP}{Initial Boundary Value Problem}
\message {defining IDE}\acitem {IDE}{Integrated Development Environment}
\message {defining ILP}\acitem {ILP}{Instruction Level Parallelism}
\message {defining ILU}\acitem {ILU}{Incomplete LU}
\message {defining IVP}\acitem {IVP}{Initial Value Problem}
\message {defining LAN}\acitem {LAN}{Local Area Network}
\message {defining LBM}\acitem {LBM}{Lattice Boltzmann Method}
\message {defining LRU}\acitem {LRU}{Least Recently Used}
\message {defining MIC}\acitem {MIC}{Many Integrated Cores}
\message {defining MIMD}\acitem {MIMD}{Multiple Instruction Multiple Data}
\message {defining MGS}\acitem {MGS}{Modified Gram-Schmidt}
\message {defining ML}\acitem {ML}{Machine Learning}
\message {defining MPI}\acitem {MPI}{Message Passing Interface}
\message {defining MSI}\acitem {MSI}{Modified-Shared-Invalid}
\message {defining MTA}\acitem {MTA}{Multi-Threaded Architecture}
\message {defining NUMA}\acitem {NUMA}{Non-Uniform Memory Access}
\message {defining ODE}\acitem {ODE}{Ordinary Diffential Equation}
\message {defining OS}\acitem {OS}{Operating System}
\message {defining PGAS}\acitem {PGAS}{Partitioned Global Address Space}
\message {defining PDE}\acitem {PDE}{Partial Diffential Equation}
\message {defining PRAM}\acitem {PRAM}{Parallel Random Access Machine}
\message {defining RDMA}\acitem {RDMA}{Remote Direct Memory Access}
\message {defining SAN}\acitem {SAN}{Storage Area Network}
\message {defining SAS}\acitem {SAS}{Software As a Service}
\message {defining SFC}\acitem {SFC}{Space-Filling Curve}
\message {defining SGD}\acitem {SGD}{Stochastic Gradient Descent}
\message {defining SIMD}\acitem {SIMD}{Single Instruction Multiple Data}
\message {defining SIMT}\acitem {SIMT}{Single Instruction Multiple Thread}
\message {defining SM}\acitem {SM}{Streaming Multiprocessor}
\message {defining SMP}\acitem {SMP}{Symmetric Multi Processing}
\message {defining SMT}\acitem {SMT}{Symmetric Multi Threading}
\message {defining SOA}\acitem {SOA}{Structure-Of-Arrays}
\message {defining SOR}\acitem {SOR}{Successive Over-Relaxation}
\message {defining SP}\acitem {SP}{Streaming Processor}
\message {defining SPMD}\acitem {SPMD}{Single Program Multiple Data}
\message {defining SPD}\acitem {SPD}{symmetric positive definite}
\message {defining SRAM}\acitem {SRAM}{Static Random-Access Memory}
\message {defining SSE}\acitem {SSE}{SIMD Streaming Extensions}
\message {defining TLB}\acitem {TLB}{Translation Look-aside Buffer}
\message {defining UMA}\acitem {UMA}{Uniform Memory Access}
\message {defining UPC}\acitem {UPC}{Unified Parallel C}
\message {defining WAN}\acitem {WAN}{Wide Area Network}
