// generated by newgenasym  Tue Jun 27 17:24:04 2006


module adv7132kst (b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, \blank* , clk, comp, g0, g1,
        g2, g3, g4, g5, g6, g7, g8, g9, gnd0, gnd1, iob, \iob* , iog, \iog* ,
        ior, \ior* , \psave* , r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, rset,
        \sync* , vaa0, vaa1, vaa2, vref);
    input b0;
    input b1;
    input b2;
    input b3;
    input b4;
    input b5;
    input b6;
    input b7;
    input b8;
    input b9;
    input \blank* ;
    input clk;
    output comp;
    input g0;
    input g1;
    input g2;
    input g3;
    input g4;
    input g5;
    input g6;
    input g7;
    input g8;
    input g9;
    input gnd0;
    input gnd1;
    output iob;
    output \iob* ;
    output iog;
    output \iog* ;
    output ior;
    output \ior* ;
    input \psave* ;
    input r0;
    input r1;
    input r2;
    input r3;
    input r4;
    input r5;
    input r6;
    input r7;
    input r8;
    input r9;
    input rset;
    input \sync* ;
    input vaa0;
    input vaa1;
    input vaa2;
    output vref;


    initial
        begin
        end

endmodule
