<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="conv_kernel" language="c" vlnv="xilinx.com:hls:conv_kernel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="act_mem" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="act_in" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="act_out" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="weight_mem" addressQualifier="1" id="3" port="M_AXI_GMEM0" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="bn_weight_mem" addressQualifier="1" id="4" port="M_AXI_GMEM0" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="start_layer" addressQualifier="1" id="5" port="M_AXI_GMEM0" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="end_layer" addressQualifier="1" id="6" port="M_AXI_GMEM0" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
