<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\gwsynthesis\ae350_demo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\src\ae350_demo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\src\ae350_demo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr  7 08:58:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>319.857</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>97.576</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>222.281</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>30.487</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>79.513</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>0.900</td>
<td>135.602</td>
<td>79.990</td>
<td>194.034</td>
</tr>
<tr>
<td>VCCX</td>
<td>1.800</td>
<td>4.203</td>
<td>7.200</td>
<td>20.526</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>3.313</td>
<td>1.587</td>
<td>7.351</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>0.911</td>
<td>1.359</td>
<td>7.490</td>
</tr>
<tr>
<td>VCC_LDO</td>
<td>1.200</td>
<td>70.581</td>
<td>4.800</td>
<td>90.457</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>4.016</td>
<td>NA</td>
<td>12.194</td>
</tr>
<tr>
<td>IO</td>
<td>34.479
<td>14.675
<td>28.702
</tr>
<tr>
<td>BSRAM</td>
<td>88.858
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>84.697
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DDRDLL</td>
<td>24.886
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>66.101
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>ae350_demo_top</td>
<td>268.558</td>
<td>268.558(268.557)</td>
<tr>
<td>ae350_demo_top/u_AHB_to_AHB_16_Bridge_Top/</td>
<td>0.016</td>
<td>0.016(0.016)</td>
<tr>
<td>ae350_demo_top/u_AHB_to_AHB_16_Bridge_Top/u_AHB_to_AHB_16_Bridge/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>ae350_demo_top/u_Gowin_PLL_AE350/</td>
<td>51.358</td>
<td>51.358(0.000)</td>
<tr>
<td>ae350_demo_top/u_Gowin_PLL_DDR3/</td>
<td>33.339</td>
<td>33.339(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/</td>
<td>181.689</td>
<td>181.689(181.689)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/</td>
<td>181.689</td>
<td>181.689(181.689)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/</td>
<td>179.788</td>
<td>179.788(179.788)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/</td>
<td>179.788</td>
<td>179.788(179.747)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/</td>
<td>0.089</td>
<td>0.089(0.035)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/</td>
<td>0.035</td>
<td>0.035(0.035)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/</td>
<td>0.035</td>
<td>0.035(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/</td>
<td>179.488</td>
<td>179.488(179.488)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/</td>
<td>179.488</td>
<td>179.488(179.488)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/</td>
<td>135.113</td>
<td>135.113(110.117)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/</td>
<td>0.315</td>
<td>0.315(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/</td>
<td>109.436</td>
<td>109.436(109.429)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/</td>
<td>54.674</td>
<td>54.674(54.593)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>33.080</td>
<td>33.080(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/</td>
<td>54.671</td>
<td>54.671(54.591)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>33.077</td>
<td>33.077(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/</td>
<td>0.057</td>
<td>0.057(0.035)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/</td>
<td>0.035</td>
<td>0.035(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib/</td>
<td>0.119</td>
<td>0.119(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/</td>
<td>0.047</td>
<td>0.047(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/</td>
<td>0.185</td>
<td>0.185(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/</td>
<td>44.375</td>
<td>44.375(44.294)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.176</td>
<td>0.176(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>43.971</td>
<td>43.971(43.834)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>43.834</td>
<td>43.834(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.115</td>
<td>0.115(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.011</td>
<td>0.011(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_lpddr_to_ahb_top/</td>
<td>0.096</td>
<td>0.096(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/</td>
<td>0.075</td>
<td>0.075(0.022)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/</td>
<td>0.022</td>
<td>0.022(0.022)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/</td>
<td>1.901</td>
<td>1.901(1.901)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/</td>
<td>1.901</td>
<td>1.901(1.901)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/</td>
<td>0.079</td>
<td>0.079(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_arbiter/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/</td>
<td>0.123</td>
<td>0.123(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/</td>
<td>1.667</td>
<td>1.667(1.666)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_ack_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/rxf_clr_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/</td>
<td>1.637</td>
<td>1.637(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/</td>
<td>0.028</td>
<td>0.028(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/</td>
<td>0.023</td>
<td>0.023(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_gclk_1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/</td>
<td>0.003</td>
<td>0.003(0.003)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_addr_latched_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_busy_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_mem_req_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>ae350_demo_top/u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_trans_end_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>ae350_demo_top/u_gw_ahb_ram_slave_1/</td>
<td>2.060</td>
<td>2.060(2.026)</td>
<tr>
<td>ae350_demo_top/u_gw_ahb_ram_slave_1/u_Gowin_DPB/</td>
<td>2.026</td>
<td>2.026(0.000)</td>
<tr>
<td>ae350_demo_top/u_key_debounce_ae350/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>ae350_demo_top/u_key_debounce_ddr3/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>ae350_demo_top/u_key_debounce_ram/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>ae350_demo_top/u_key_wr_ram_test/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>100.000</td>
<td>3.301</td>
</tr>
<tr>
<td>clk50m</td>
<td>50.000</td>
<td>85.472</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>100.000</td>
<td>88.717</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>50.000</td>
<td>0.018</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>100.000</td>
<td>0.075</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>50.000</td>
<td>0.009</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>300.030</td>
<td>90.987</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
