LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB305 IS
	PORT(SW: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		  LEDR: OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		  KEY: IN STD_LOGIC_VECTOR(1 DOWNTO 0));
END LAB305;