<profile>

<section name = "Vitis HLS Report for 'clu'" level="0">
<item name = "Date">Thu Jan 26 10:27:44 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cl_2f</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_single_lin_process_1_fu_266">single_lin_process_1, 41, 346, 0.410 us, 3.460 us, 41, 346, no</column>
<column name="grp_recvFrame_logic_1_fu_290">recvFrame_logic_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_277_1">?, ?, ?, -, -, 12, no</column>
<column name="- VITIS_LOOP_258_1">20, 3480, 2 ~ 348, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 245, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 5595, 10628, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 373, -</column>
<column name="Register">-, -, 355, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 5, 21, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="EN_s_axi_U">EN_s_axi, 0, 0, 468, 760, 0</column>
<column name="can_addr_m_axi_U">can_addr_m_axi, 0, 0, 710, 1276, 0</column>
<column name="lin_addr_m_axi_U">lin_addr_m_axi, 0, 0, 710, 1276, 0</column>
<column name="ps_ddr_m_axi_U">ps_ddr_m_axi, 0, 0, 746, 1396, 0</column>
<column name="grp_recvFrame_logic_1_fu_290">recvFrame_logic_1, 0, 1, 1637, 3470, 0</column>
<column name="grp_single_lin_process_1_fu_266">single_lin_process_1, 0, 0, 1324, 2450, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln251_fu_461_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln277_fu_407_p2">+, 0, 0, 6, 4, 1</column>
<column name="canaddr_mod_fu_446_p2">+, 0, 0, 32, 32, 32</column>
<column name="lin_nr_2_fu_347_p2">+, 0, 0, 6, 4, 1</column>
<column name="linbase_mod_fu_386_p2">+, 0, 0, 32, 32, 32</column>
<column name="and_ln217_fu_363_p2">and, 0, 0, 10, 10, 10</column>
<column name="and_ln248_fu_423_p2">and, 0, 0, 12, 12, 12</column>
<column name="ap_block_state13_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op143_call_state13">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln217_fu_368_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="icmp_ln248_fu_428_p2">icmp, 0, 0, 5, 12, 1</column>
<column name="icmp_ln253_1_fu_545_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="icmp_ln253_2_fu_560_p2">icmp, 0, 0, 11, 31, 1</column>
<column name="icmp_ln253_fu_540_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="icmp_ln258_fu_341_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln277_fu_401_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="or_ln251_fu_451_p2">or, 0, 0, 20, 20, 8</column>
<column name="readIndex_2_fu_592_p3">select, 0, 0, 8, 1, 8</column>
<column name="readIndex_fu_566_p3">select, 0, 0, 6, 1, 6</column>
<column name="shl_ln217_fu_357_p2">shl, 0, 0, 21, 1, 10</column>
<column name="shl_ln248_fu_417_p2">shl, 0, 0, 26, 1, 12</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">57, 14, 1, 14</column>
<column name="can_addr_ARADDR">13, 3, 32, 96</column>
<column name="can_addr_ARLEN">13, 3, 32, 96</column>
<column name="can_addr_ARVALID">13, 3, 1, 3</column>
<column name="can_addr_AWVALID">9, 2, 1, 2</column>
<column name="can_addr_BREADY">9, 2, 1, 2</column>
<column name="can_addr_RREADY">13, 3, 1, 3</column>
<column name="can_addr_WVALID">9, 2, 1, 2</column>
<column name="can_addr_blk_n_AR">9, 2, 1, 2</column>
<column name="can_addr_blk_n_R">9, 2, 1, 2</column>
<column name="jj_fu_208">9, 2, 4, 8</column>
<column name="lin_addr_ARVALID">9, 2, 1, 2</column>
<column name="lin_addr_AWVALID">9, 2, 1, 2</column>
<column name="lin_addr_BREADY">9, 2, 1, 2</column>
<column name="lin_addr_RREADY">9, 2, 1, 2</column>
<column name="lin_addr_WVALID">9, 2, 1, 2</column>
<column name="lin_nr_fu_204">9, 2, 4, 8</column>
<column name="mode_nr">13, 3, 2, 6</column>
<column name="ps_ddr_ARADDR">13, 3, 32, 96</column>
<column name="ps_ddr_ARLEN">13, 3, 32, 96</column>
<column name="ps_ddr_ARVALID">13, 3, 1, 3</column>
<column name="ps_ddr_AWADDR">13, 3, 32, 96</column>
<column name="ps_ddr_AWLEN">13, 3, 32, 96</column>
<column name="ps_ddr_AWVALID">13, 3, 1, 3</column>
<column name="ps_ddr_BREADY">13, 3, 1, 3</column>
<column name="ps_ddr_RREADY">13, 3, 1, 3</column>
<column name="ps_ddr_WDATA">13, 3, 8, 24</column>
<column name="ps_ddr_WSTRB">13, 3, 1, 3</column>
<column name="ps_ddr_WVALID">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln277_reg_686">4, 0, 4, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="can_ddr_read_reg_616">32, 0, 32, 0</column>
<column name="can_ptr_read_reg_626">32, 0, 32, 0</column>
<column name="canaddr_mod_reg_695">32, 0, 32, 0</column>
<column name="grp_recvFrame_logic_1_fu_290_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_single_lin_process_1_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln217_reg_671">1, 0, 1, 0</column>
<column name="icmp_ln248_reg_691">1, 0, 1, 0</column>
<column name="icmp_ln253_2_reg_741">1, 0, 1, 0</column>
<column name="jj_fu_208">4, 0, 4, 0</column>
<column name="lin_ddr_read_reg_611">32, 0, 32, 0</column>
<column name="lin_nr_2_reg_666">4, 0, 4, 0</column>
<column name="lin_nr_fu_204">4, 0, 4, 0</column>
<column name="lin_ptr_read_reg_621">32, 0, 32, 0</column>
<column name="linbase_mod_reg_675">32, 0, 32, 0</column>
<column name="mode_nr">2, 0, 2, 0</column>
<column name="mode_nr_load_reg_632">2, 0, 2, 0</column>
<column name="readIndex_2_reg_745">7, 0, 8, 1</column>
<column name="result_reg_711">32, 0, 32, 0</column>
<column name="tmp_10_reg_726">7, 0, 7, 0</column>
<column name="tmp_8_reg_736">7, 0, 7, 0</column>
<column name="tmp_9_reg_721">7, 0, 7, 0</column>
<column name="tmp_reg_731">7, 0, 7, 0</column>
<column name="trunc_ln251_reg_716">6, 0, 6, 0</column>
<column name="trunc_ln258_reg_643">10, 0, 10, 0</column>
<column name="trunc_ln277_reg_655">12, 0, 12, 0</column>
<column name="trunc_ln_reg_700">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_EN_AWVALID">in, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_AWREADY">out, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_AWADDR">in, 7, s_axi, EN, scalar</column>
<column name="s_axi_EN_WVALID">in, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_WREADY">out, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_WDATA">in, 32, s_axi, EN, scalar</column>
<column name="s_axi_EN_WSTRB">in, 4, s_axi, EN, scalar</column>
<column name="s_axi_EN_ARVALID">in, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_ARREADY">out, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_ARADDR">in, 7, s_axi, EN, scalar</column>
<column name="s_axi_EN_RVALID">out, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_RREADY">in, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_RDATA">out, 32, s_axi, EN, scalar</column>
<column name="s_axi_EN_RRESP">out, 2, s_axi, EN, scalar</column>
<column name="s_axi_EN_BVALID">out, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_BREADY">in, 1, s_axi, EN, scalar</column>
<column name="s_axi_EN_BRESP">out, 2, s_axi, EN, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, clu, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, clu, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, clu, return value</column>
<column name="m_axi_can_addr_AWVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWADDR">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWLEN">out, 8, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWSIZE">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWBURST">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWLOCK">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWCACHE">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWPROT">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWQOS">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWREGION">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WDATA">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WSTRB">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WLAST">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARADDR">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARLEN">out, 8, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARSIZE">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARBURST">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARLOCK">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARCACHE">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARPROT">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARQOS">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARREGION">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RVALID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RREADY">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RDATA">in, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RLAST">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RUSER">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RRESP">in, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BVALID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BREADY">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BRESP">in, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BUSER">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_uart_addr_AWVALID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWREADY">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWADDR">out, 32, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWLEN">out, 8, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWSIZE">out, 3, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWBURST">out, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWLOCK">out, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWCACHE">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWPROT">out, 3, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWQOS">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWREGION">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_AWUSER">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WVALID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WREADY">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WDATA">out, 32, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WSTRB">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WLAST">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_WUSER">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARVALID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARREADY">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARADDR">out, 32, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARID">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARLEN">out, 8, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARSIZE">out, 3, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARBURST">out, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARLOCK">out, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARCACHE">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARPROT">out, 3, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARQOS">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARREGION">out, 4, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_ARUSER">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RVALID">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RREADY">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RDATA">in, 32, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RLAST">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RID">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RUSER">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_RRESP">in, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_BVALID">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_BREADY">out, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_BRESP">in, 2, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_BID">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_uart_addr_BUSER">in, 1, m_axi, uart_addr, pointer</column>
<column name="m_axi_lin_addr_AWVALID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWREADY">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWADDR">out, 32, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWLEN">out, 8, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWSIZE">out, 3, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWBURST">out, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWLOCK">out, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWCACHE">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWPROT">out, 3, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWQOS">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWREGION">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_AWUSER">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WVALID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WREADY">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WDATA">out, 32, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WSTRB">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WLAST">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_WUSER">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARVALID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARREADY">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARADDR">out, 32, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARID">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARLEN">out, 8, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARSIZE">out, 3, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARBURST">out, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARLOCK">out, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARCACHE">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARPROT">out, 3, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARQOS">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARREGION">out, 4, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_ARUSER">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RVALID">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RREADY">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RDATA">in, 32, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RLAST">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RID">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RUSER">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_RRESP">in, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_BVALID">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_BREADY">out, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_BRESP">in, 2, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_BID">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_lin_addr_BUSER">in, 1, m_axi, lin_addr, pointer</column>
<column name="m_axi_ps_ddr_AWVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLEN">out, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WDATA">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WSTRB">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WLAST">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLEN">out, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RDATA">in, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RLAST">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="timestamp">in, 64, ap_none, timestamp, scalar</column>
</table>
</item>
</section>
</profile>
