|fetch_decode_rf
clk => fetch_decode:fetch_dec_unit.clk
clk => register_file:reg_file.clk
reset => fetch_decode:fetch_dec_unit.reset
reset => register_file:reg_file.reset
in_sel1[0] => register_file:reg_file.in_sel1[0]
in_sel1[1] => register_file:reg_file.in_sel1[1]
in_sel1[2] => register_file:reg_file.in_sel1[2]
in_sel2[0] => register_file:reg_file.in_sel2[0]
in_sel2[1] => register_file:reg_file.in_sel2[1]
in_sel2[2] => register_file:reg_file.in_sel2[2]
input1[0] => register_file:reg_file.input1[0]
input1[1] => register_file:reg_file.input1[1]
input1[2] => register_file:reg_file.input1[2]
input1[3] => register_file:reg_file.input1[3]
input1[4] => register_file:reg_file.input1[4]
input1[5] => register_file:reg_file.input1[5]
input1[6] => register_file:reg_file.input1[6]
input1[7] => register_file:reg_file.input1[7]
input1[8] => register_file:reg_file.input1[8]
input1[9] => register_file:reg_file.input1[9]
input1[10] => register_file:reg_file.input1[10]
input1[11] => register_file:reg_file.input1[11]
input1[12] => register_file:reg_file.input1[12]
input1[13] => register_file:reg_file.input1[13]
input1[14] => register_file:reg_file.input1[14]
input1[15] => register_file:reg_file.input1[15]
input2[0] => register_file:reg_file.input2[0]
input2[1] => register_file:reg_file.input2[1]
input2[2] => register_file:reg_file.input2[2]
input2[3] => register_file:reg_file.input2[3]
input2[4] => register_file:reg_file.input2[4]
input2[5] => register_file:reg_file.input2[5]
input2[6] => register_file:reg_file.input2[6]
input2[7] => register_file:reg_file.input2[7]
input2[8] => register_file:reg_file.input2[8]
input2[9] => register_file:reg_file.input2[9]
input2[10] => register_file:reg_file.input2[10]
input2[11] => register_file:reg_file.input2[11]
input2[12] => register_file:reg_file.input2[12]
input2[13] => register_file:reg_file.input2[13]
input2[14] => register_file:reg_file.input2[14]
input2[15] => register_file:reg_file.input2[15]
wren1 => register_file:reg_file.wren1
wren2 => register_file:reg_file.wren2
register1[0] <= register_file:reg_file.register1[0]
register1[1] <= register_file:reg_file.register1[1]
register1[2] <= register_file:reg_file.register1[2]
register1[3] <= register_file:reg_file.register1[3]
register1[4] <= register_file:reg_file.register1[4]
register1[5] <= register_file:reg_file.register1[5]
register1[6] <= register_file:reg_file.register1[6]
register1[7] <= register_file:reg_file.register1[7]
register1[8] <= register_file:reg_file.register1[8]
register1[9] <= register_file:reg_file.register1[9]
register1[10] <= register_file:reg_file.register1[10]
register1[11] <= register_file:reg_file.register1[11]
register1[12] <= register_file:reg_file.register1[12]
register1[13] <= register_file:reg_file.register1[13]
register1[14] <= register_file:reg_file.register1[14]
register1[15] <= register_file:reg_file.register1[15]
register1[16] <= register_file:reg_file.register1[16]
register1[17] <= register_file:reg_file.register1[17]
register1[18] <= register_file:reg_file.register1[18]
register1[19] <= register_file:reg_file.register1[19]
register1[20] <= register_file:reg_file.register1[20]
register1[21] <= register_file:reg_file.register1[21]
register1[22] <= register_file:reg_file.register1[22]
register1[23] <= register_file:reg_file.register1[23]
register1[24] <= register_file:reg_file.register1[24]
register1[25] <= register_file:reg_file.register1[25]
register1[26] <= register_file:reg_file.register1[26]
register1[27] <= register_file:reg_file.register1[27]
register1[28] <= register_file:reg_file.register1[28]
register1[29] <= register_file:reg_file.register1[29]
register1[30] <= register_file:reg_file.register1[30]
register1[31] <= register_file:reg_file.register1[31]
register1[32] <= register_file:reg_file.register1[32]
register1[33] <= register_file:reg_file.register1[33]
register1[34] <= register_file:reg_file.register1[34]
register1[35] <= register_file:reg_file.register1[35]
register1[36] <= register_file:reg_file.register1[36]
register1[37] <= register_file:reg_file.register1[37]
register1[38] <= register_file:reg_file.register1[38]
register1[39] <= register_file:reg_file.register1[39]
register1[40] <= register_file:reg_file.register1[40]
register1[41] <= register_file:reg_file.register1[41]
register1[42] <= register_file:reg_file.register1[42]
register1[43] <= register_file:reg_file.register1[43]
register1[44] <= register_file:reg_file.register1[44]
register1[45] <= register_file:reg_file.register1[45]
register1[46] <= register_file:reg_file.register1[46]
register1[47] <= register_file:reg_file.register1[47]
register1[48] <= register_file:reg_file.register1[48]
register1[49] <= register_file:reg_file.register1[49]
register1[50] <= register_file:reg_file.register1[50]
register1[51] <= register_file:reg_file.register1[51]
register1[52] <= register_file:reg_file.register1[52]
register1[53] <= register_file:reg_file.register1[53]
register1[54] <= register_file:reg_file.register1[54]
register1[55] <= register_file:reg_file.register1[55]
register1[56] <= register_file:reg_file.register1[56]
register1[57] <= register_file:reg_file.register1[57]
register1[58] <= register_file:reg_file.register1[58]
register1[59] <= register_file:reg_file.register1[59]
register1[60] <= register_file:reg_file.register1[60]
register1[61] <= register_file:reg_file.register1[61]
register1[62] <= register_file:reg_file.register1[62]
register1[63] <= register_file:reg_file.register1[63]
register1[64] <= register_file:reg_file.register1[64]
register1[65] <= register_file:reg_file.register1[65]
register1[66] <= register_file:reg_file.register1[66]
register1[67] <= register_file:reg_file.register1[67]
register1[68] <= register_file:reg_file.register1[68]
register1[69] <= register_file:reg_file.register1[69]
register1[70] <= register_file:reg_file.register1[70]
register1[71] <= register_file:reg_file.register1[71]
register2[0] <= register_file:reg_file.register2[0]
register2[1] <= register_file:reg_file.register2[1]
register2[2] <= register_file:reg_file.register2[2]
register2[3] <= register_file:reg_file.register2[3]
register2[4] <= register_file:reg_file.register2[4]
register2[5] <= register_file:reg_file.register2[5]
register2[6] <= register_file:reg_file.register2[6]
register2[7] <= register_file:reg_file.register2[7]
register2[8] <= register_file:reg_file.register2[8]
register2[9] <= register_file:reg_file.register2[9]
register2[10] <= register_file:reg_file.register2[10]
register2[11] <= register_file:reg_file.register2[11]
register2[12] <= register_file:reg_file.register2[12]
register2[13] <= register_file:reg_file.register2[13]
register2[14] <= register_file:reg_file.register2[14]
register2[15] <= register_file:reg_file.register2[15]
register2[16] <= register_file:reg_file.register2[16]
register2[17] <= register_file:reg_file.register2[17]
register2[18] <= register_file:reg_file.register2[18]
register2[19] <= register_file:reg_file.register2[19]
register2[20] <= register_file:reg_file.register2[20]
register2[21] <= register_file:reg_file.register2[21]
register2[22] <= register_file:reg_file.register2[22]
register2[23] <= register_file:reg_file.register2[23]
register2[24] <= register_file:reg_file.register2[24]
register2[25] <= register_file:reg_file.register2[25]
register2[26] <= register_file:reg_file.register2[26]
register2[27] <= register_file:reg_file.register2[27]
register2[28] <= register_file:reg_file.register2[28]
register2[29] <= register_file:reg_file.register2[29]
register2[30] <= register_file:reg_file.register2[30]
register2[31] <= register_file:reg_file.register2[31]
register2[32] <= register_file:reg_file.register2[32]
register2[33] <= register_file:reg_file.register2[33]
register2[34] <= register_file:reg_file.register2[34]
register2[35] <= register_file:reg_file.register2[35]
register2[36] <= register_file:reg_file.register2[36]
register2[37] <= register_file:reg_file.register2[37]
register2[38] <= register_file:reg_file.register2[38]
register2[39] <= register_file:reg_file.register2[39]
register2[40] <= register_file:reg_file.register2[40]
register2[41] <= register_file:reg_file.register2[41]
register2[42] <= register_file:reg_file.register2[42]
register2[43] <= register_file:reg_file.register2[43]
register2[44] <= register_file:reg_file.register2[44]
register2[45] <= register_file:reg_file.register2[45]
register2[46] <= register_file:reg_file.register2[46]
register2[47] <= register_file:reg_file.register2[47]
register2[48] <= register_file:reg_file.register2[48]
register2[49] <= register_file:reg_file.register2[49]
register2[50] <= register_file:reg_file.register2[50]
register2[51] <= register_file:reg_file.register2[51]
register2[52] <= register_file:reg_file.register2[52]
register2[53] <= register_file:reg_file.register2[53]
register2[54] <= register_file:reg_file.register2[54]
register2[55] <= register_file:reg_file.register2[55]
register2[56] <= register_file:reg_file.register2[56]
register2[57] <= register_file:reg_file.register2[57]
register2[58] <= register_file:reg_file.register2[58]
register2[59] <= register_file:reg_file.register2[59]
register2[60] <= register_file:reg_file.register2[60]
register2[61] <= register_file:reg_file.register2[61]
register2[62] <= register_file:reg_file.register2[62]
register2[63] <= register_file:reg_file.register2[63]
register2[64] <= register_file:reg_file.register2[64]
register2[65] <= register_file:reg_file.register2[65]
register2[66] <= register_file:reg_file.register2[66]
register2[67] <= register_file:reg_file.register2[67]
register2[68] <= register_file:reg_file.register2[68]
register2[69] <= register_file:reg_file.register2[69]
register2[70] <= register_file:reg_file.register2[70]
register2[71] <= register_file:reg_file.register2[71]
broadcast[4][0] => register_file:reg_file.broadcast[4][0]
broadcast[4][1] => register_file:reg_file.broadcast[4][1]
broadcast[4][2] => register_file:reg_file.broadcast[4][2]
broadcast[4][3] => register_file:reg_file.broadcast[4][3]
broadcast[4][4] => register_file:reg_file.broadcast[4][4]
broadcast[4][5] => register_file:reg_file.broadcast[4][5]
broadcast[4][6] => register_file:reg_file.broadcast[4][6]
broadcast[4][7] => register_file:reg_file.broadcast[4][7]
broadcast[4][8] => register_file:reg_file.broadcast[4][8]
broadcast[4][9] => register_file:reg_file.broadcast[4][9]
broadcast[4][10] => register_file:reg_file.broadcast[4][10]
broadcast[4][11] => register_file:reg_file.broadcast[4][11]
broadcast[4][12] => register_file:reg_file.broadcast[4][12]
broadcast[4][13] => register_file:reg_file.broadcast[4][13]
broadcast[4][14] => register_file:reg_file.broadcast[4][14]
broadcast[4][15] => register_file:reg_file.broadcast[4][15]
broadcast[4][16] => register_file:reg_file.broadcast[4][16]
broadcast[4][17] => register_file:reg_file.broadcast[4][17]
broadcast[4][18] => register_file:reg_file.broadcast[4][18]
broadcast[4][19] => register_file:reg_file.broadcast[4][19]
broadcast[4][20] => register_file:reg_file.broadcast[4][20]
broadcast[4][21] => register_file:reg_file.broadcast[4][21]
broadcast[3][0] => register_file:reg_file.broadcast[3][0]
broadcast[3][1] => register_file:reg_file.broadcast[3][1]
broadcast[3][2] => register_file:reg_file.broadcast[3][2]
broadcast[3][3] => register_file:reg_file.broadcast[3][3]
broadcast[3][4] => register_file:reg_file.broadcast[3][4]
broadcast[3][5] => register_file:reg_file.broadcast[3][5]
broadcast[3][6] => register_file:reg_file.broadcast[3][6]
broadcast[3][7] => register_file:reg_file.broadcast[3][7]
broadcast[3][8] => register_file:reg_file.broadcast[3][8]
broadcast[3][9] => register_file:reg_file.broadcast[3][9]
broadcast[3][10] => register_file:reg_file.broadcast[3][10]
broadcast[3][11] => register_file:reg_file.broadcast[3][11]
broadcast[3][12] => register_file:reg_file.broadcast[3][12]
broadcast[3][13] => register_file:reg_file.broadcast[3][13]
broadcast[3][14] => register_file:reg_file.broadcast[3][14]
broadcast[3][15] => register_file:reg_file.broadcast[3][15]
broadcast[3][16] => register_file:reg_file.broadcast[3][16]
broadcast[3][17] => register_file:reg_file.broadcast[3][17]
broadcast[3][18] => register_file:reg_file.broadcast[3][18]
broadcast[3][19] => register_file:reg_file.broadcast[3][19]
broadcast[3][20] => register_file:reg_file.broadcast[3][20]
broadcast[3][21] => register_file:reg_file.broadcast[3][21]
broadcast[2][0] => register_file:reg_file.broadcast[2][0]
broadcast[2][1] => register_file:reg_file.broadcast[2][1]
broadcast[2][2] => register_file:reg_file.broadcast[2][2]
broadcast[2][3] => register_file:reg_file.broadcast[2][3]
broadcast[2][4] => register_file:reg_file.broadcast[2][4]
broadcast[2][5] => register_file:reg_file.broadcast[2][5]
broadcast[2][6] => register_file:reg_file.broadcast[2][6]
broadcast[2][7] => register_file:reg_file.broadcast[2][7]
broadcast[2][8] => register_file:reg_file.broadcast[2][8]
broadcast[2][9] => register_file:reg_file.broadcast[2][9]
broadcast[2][10] => register_file:reg_file.broadcast[2][10]
broadcast[2][11] => register_file:reg_file.broadcast[2][11]
broadcast[2][12] => register_file:reg_file.broadcast[2][12]
broadcast[2][13] => register_file:reg_file.broadcast[2][13]
broadcast[2][14] => register_file:reg_file.broadcast[2][14]
broadcast[2][15] => register_file:reg_file.broadcast[2][15]
broadcast[2][16] => register_file:reg_file.broadcast[2][16]
broadcast[2][17] => register_file:reg_file.broadcast[2][17]
broadcast[2][18] => register_file:reg_file.broadcast[2][18]
broadcast[2][19] => register_file:reg_file.broadcast[2][19]
broadcast[2][20] => register_file:reg_file.broadcast[2][20]
broadcast[2][21] => register_file:reg_file.broadcast[2][21]
broadcast[1][0] => register_file:reg_file.broadcast[1][0]
broadcast[1][1] => register_file:reg_file.broadcast[1][1]
broadcast[1][2] => register_file:reg_file.broadcast[1][2]
broadcast[1][3] => register_file:reg_file.broadcast[1][3]
broadcast[1][4] => register_file:reg_file.broadcast[1][4]
broadcast[1][5] => register_file:reg_file.broadcast[1][5]
broadcast[1][6] => register_file:reg_file.broadcast[1][6]
broadcast[1][7] => register_file:reg_file.broadcast[1][7]
broadcast[1][8] => register_file:reg_file.broadcast[1][8]
broadcast[1][9] => register_file:reg_file.broadcast[1][9]
broadcast[1][10] => register_file:reg_file.broadcast[1][10]
broadcast[1][11] => register_file:reg_file.broadcast[1][11]
broadcast[1][12] => register_file:reg_file.broadcast[1][12]
broadcast[1][13] => register_file:reg_file.broadcast[1][13]
broadcast[1][14] => register_file:reg_file.broadcast[1][14]
broadcast[1][15] => register_file:reg_file.broadcast[1][15]
broadcast[1][16] => register_file:reg_file.broadcast[1][16]
broadcast[1][17] => register_file:reg_file.broadcast[1][17]
broadcast[1][18] => register_file:reg_file.broadcast[1][18]
broadcast[1][19] => register_file:reg_file.broadcast[1][19]
broadcast[1][20] => register_file:reg_file.broadcast[1][20]
broadcast[1][21] => register_file:reg_file.broadcast[1][21]
broadcast[0][0] => register_file:reg_file.broadcast[0][0]
broadcast[0][1] => register_file:reg_file.broadcast[0][1]
broadcast[0][2] => register_file:reg_file.broadcast[0][2]
broadcast[0][3] => register_file:reg_file.broadcast[0][3]
broadcast[0][4] => register_file:reg_file.broadcast[0][4]
broadcast[0][5] => register_file:reg_file.broadcast[0][5]
broadcast[0][6] => register_file:reg_file.broadcast[0][6]
broadcast[0][7] => register_file:reg_file.broadcast[0][7]
broadcast[0][8] => register_file:reg_file.broadcast[0][8]
broadcast[0][9] => register_file:reg_file.broadcast[0][9]
broadcast[0][10] => register_file:reg_file.broadcast[0][10]
broadcast[0][11] => register_file:reg_file.broadcast[0][11]
broadcast[0][12] => register_file:reg_file.broadcast[0][12]
broadcast[0][13] => register_file:reg_file.broadcast[0][13]
broadcast[0][14] => register_file:reg_file.broadcast[0][14]
broadcast[0][15] => register_file:reg_file.broadcast[0][15]
broadcast[0][16] => register_file:reg_file.broadcast[0][16]
broadcast[0][17] => register_file:reg_file.broadcast[0][17]
broadcast[0][18] => register_file:reg_file.broadcast[0][18]
broadcast[0][19] => register_file:reg_file.broadcast[0][19]
broadcast[0][20] => register_file:reg_file.broadcast[0][20]
broadcast[0][21] => register_file:reg_file.broadcast[0][21]
complete1[0] <= register_file:reg_file.complete1[0]
complete1[1] <= register_file:reg_file.complete1[1]
complete1[2] <= register_file:reg_file.complete1[2]
complete1[3] <= register_file:reg_file.complete1[3]
complete1[4] <= register_file:reg_file.complete1[4]
complete1[5] <= register_file:reg_file.complete1[5]
complete1[6] <= register_file:reg_file.complete1[6]
complete1[7] <= register_file:reg_file.complete1[7]
complete1[8] <= register_file:reg_file.complete1[8]
complete1[9] <= register_file:reg_file.complete1[9]
complete1[10] <= register_file:reg_file.complete1[10]
complete1[11] <= register_file:reg_file.complete1[11]
complete1[12] <= register_file:reg_file.complete1[12]
complete1[13] <= register_file:reg_file.complete1[13]
complete1[14] <= register_file:reg_file.complete1[14]
complete1[15] <= register_file:reg_file.complete1[15]
complete1[16] <= register_file:reg_file.complete1[16]
complete1[17] <= register_file:reg_file.complete1[17]
complete1[18] <= register_file:reg_file.complete1[18]
complete1[19] <= register_file:reg_file.complete1[19]
complete1[20] <= register_file:reg_file.complete1[20]
complete1[21] <= register_file:reg_file.complete1[21]
complete1[22] <= register_file:reg_file.complete1[22]
complete1[23] <= register_file:reg_file.complete1[23]
complete1[24] <= register_file:reg_file.complete1[24]
complete1[25] <= register_file:reg_file.complete1[25]
complete1[26] <= register_file:reg_file.complete1[26]
complete1[27] <= register_file:reg_file.complete1[27]
complete1[28] <= register_file:reg_file.complete1[28]
complete1[29] <= register_file:reg_file.complete1[29]
complete1[30] <= register_file:reg_file.complete1[30]
complete1[31] <= register_file:reg_file.complete1[31]
complete1[32] <= register_file:reg_file.complete1[32]
complete1[33] <= register_file:reg_file.complete1[33]
complete1[34] <= register_file:reg_file.complete1[34]
complete1[35] <= register_file:reg_file.complete1[35]
complete1[36] <= register_file:reg_file.complete1[36]
complete1[37] <= register_file:reg_file.complete1[37]
complete2[0] <= register_file:reg_file.complete2[0]
complete2[1] <= register_file:reg_file.complete2[1]
complete2[2] <= register_file:reg_file.complete2[2]
complete2[3] <= register_file:reg_file.complete2[3]
complete2[4] <= register_file:reg_file.complete2[4]
complete2[5] <= register_file:reg_file.complete2[5]
complete2[6] <= register_file:reg_file.complete2[6]
complete2[7] <= register_file:reg_file.complete2[7]
complete2[8] <= register_file:reg_file.complete2[8]
complete2[9] <= register_file:reg_file.complete2[9]
complete2[10] <= register_file:reg_file.complete2[10]
complete2[11] <= register_file:reg_file.complete2[11]
complete2[12] <= register_file:reg_file.complete2[12]
complete2[13] <= register_file:reg_file.complete2[13]
complete2[14] <= register_file:reg_file.complete2[14]
complete2[15] <= register_file:reg_file.complete2[15]
complete2[16] <= register_file:reg_file.complete2[16]
complete2[17] <= register_file:reg_file.complete2[17]
complete2[18] <= register_file:reg_file.complete2[18]
complete2[19] <= register_file:reg_file.complete2[19]
complete2[20] <= register_file:reg_file.complete2[20]
complete2[21] <= register_file:reg_file.complete2[21]
complete2[22] <= register_file:reg_file.complete2[22]
complete2[23] <= register_file:reg_file.complete2[23]
complete2[24] <= register_file:reg_file.complete2[24]
complete2[25] <= register_file:reg_file.complete2[25]
complete2[26] <= register_file:reg_file.complete2[26]
complete2[27] <= register_file:reg_file.complete2[27]
complete2[28] <= register_file:reg_file.complete2[28]
complete2[29] <= register_file:reg_file.complete2[29]
complete2[30] <= register_file:reg_file.complete2[30]
complete2[31] <= register_file:reg_file.complete2[31]
complete2[32] <= register_file:reg_file.complete2[32]
complete2[33] <= register_file:reg_file.complete2[33]
complete2[34] <= register_file:reg_file.complete2[34]
complete2[35] <= register_file:reg_file.complete2[35]
complete2[36] <= register_file:reg_file.complete2[36]
complete2[37] <= register_file:reg_file.complete2[37]


|fetch_decode_rf|fetch_decode:fetch_dec_unit
clk => fetch:fetch_unit.clk
clk => decode:decode_unt.clk
reset => fetch:fetch_unit.reset
reset => decode:decode_unt.reset
stall => fetch:fetch_unit.stall
stall => decode:decode_unt.stall_in
REG1[0] <= decode:decode_unt.REG1[0]
REG1[1] <= decode:decode_unt.REG1[1]
REG1[2] <= decode:decode_unt.REG1[2]
REG1[3] <= decode:decode_unt.REG1[3]
REG1[4] <= decode:decode_unt.REG1[4]
REG1[5] <= decode:decode_unt.REG1[5]
REG1[6] <= decode:decode_unt.REG1[6]
REG1[7] <= decode:decode_unt.REG1[7]
REG1[8] <= decode:decode_unt.REG1[8]
REG1[9] <= decode:decode_unt.REG1[9]
REG1[10] <= decode:decode_unt.REG1[10]
REG1[11] <= decode:decode_unt.REG1[11]
REG1[12] <= decode:decode_unt.REG1[12]
REG1[13] <= decode:decode_unt.REG1[13]
REG1[14] <= decode:decode_unt.REG1[14]
REG1[15] <= decode:decode_unt.REG1[15]
REG1[16] <= decode:decode_unt.REG1[16]
REG1[17] <= decode:decode_unt.REG1[17]
REG1[18] <= decode:decode_unt.REG1[18]
REG1[19] <= decode:decode_unt.REG1[19]
REG1[20] <= decode:decode_unt.REG1[20]
REG1[21] <= decode:decode_unt.REG1[21]
REG1[22] <= decode:decode_unt.REG1[22]
REG1[23] <= decode:decode_unt.REG1[23]
REG1[24] <= decode:decode_unt.REG1[24]
REG1[25] <= decode:decode_unt.REG1[25]
REG1[26] <= decode:decode_unt.REG1[26]
REG1[27] <= decode:decode_unt.REG1[27]
REG1[28] <= decode:decode_unt.REG1[28]
REG1[29] <= decode:decode_unt.REG1[29]
REG1[30] <= decode:decode_unt.REG1[30]
REG1[31] <= decode:decode_unt.REG1[31]
REG1[32] <= decode:decode_unt.REG1[32]
REG1[33] <= decode:decode_unt.REG1[33]
REG1[34] <= decode:decode_unt.REG1[34]
REG1[35] <= decode:decode_unt.REG1[35]
REG2[0] <= decode:decode_unt.REG2[0]
REG2[1] <= decode:decode_unt.REG2[1]
REG2[2] <= decode:decode_unt.REG2[2]
REG2[3] <= decode:decode_unt.REG2[3]
REG2[4] <= decode:decode_unt.REG2[4]
REG2[5] <= decode:decode_unt.REG2[5]
REG2[6] <= decode:decode_unt.REG2[6]
REG2[7] <= decode:decode_unt.REG2[7]
REG2[8] <= decode:decode_unt.REG2[8]
REG2[9] <= decode:decode_unt.REG2[9]
REG2[10] <= decode:decode_unt.REG2[10]
REG2[11] <= decode:decode_unt.REG2[11]
REG2[12] <= decode:decode_unt.REG2[12]
REG2[13] <= decode:decode_unt.REG2[13]
REG2[14] <= decode:decode_unt.REG2[14]
REG2[15] <= decode:decode_unt.REG2[15]
REG2[16] <= decode:decode_unt.REG2[16]
REG2[17] <= decode:decode_unt.REG2[17]
REG2[18] <= decode:decode_unt.REG2[18]
REG2[19] <= decode:decode_unt.REG2[19]
REG2[20] <= decode:decode_unt.REG2[20]
REG2[21] <= decode:decode_unt.REG2[21]
REG2[22] <= decode:decode_unt.REG2[22]
REG2[23] <= decode:decode_unt.REG2[23]
REG2[24] <= decode:decode_unt.REG2[24]
REG2[25] <= decode:decode_unt.REG2[25]
REG2[26] <= decode:decode_unt.REG2[26]
REG2[27] <= decode:decode_unt.REG2[27]
REG2[28] <= decode:decode_unt.REG2[28]
REG2[29] <= decode:decode_unt.REG2[29]
REG2[30] <= decode:decode_unt.REG2[30]
REG2[31] <= decode:decode_unt.REG2[31]
REG2[32] <= decode:decode_unt.REG2[32]
REG2[33] <= decode:decode_unt.REG2[33]
REG2[34] <= decode:decode_unt.REG2[34]
REG2[35] <= decode:decode_unt.REG2[35]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit
clk => instruction_memory:mem_map.clock
clk => registers:reg1.clk
clk => registers:reg2.clk
clk => registers:pc_reg.clk
clk => registers:pc1_reg.clk
clk => registers:pc2_reg.clk
clk => branch_predictor:BP.clk
reset => registers:reg1.reset
reset => registers:reg2.reset
reset => registers:pc_reg.reset
reset => registers:pc1_reg.reset
reset => registers:pc2_reg.reset
stall => registers:reg1.enable
stall => registers:reg2.enable
stall => registers:pc_reg.enable
stall => registers:pc1_reg.enable
stall => registers:pc2_reg.enable
inst1[0] <= registers:reg1.output[0]
inst1[1] <= registers:reg1.output[1]
inst1[2] <= registers:reg1.output[2]
inst1[3] <= registers:reg1.output[3]
inst1[4] <= registers:reg1.output[4]
inst1[5] <= registers:reg1.output[5]
inst1[6] <= registers:reg1.output[6]
inst1[7] <= registers:reg1.output[7]
inst1[8] <= registers:reg1.output[8]
inst1[9] <= registers:reg1.output[9]
inst1[10] <= registers:reg1.output[10]
inst1[11] <= registers:reg1.output[11]
inst1[12] <= registers:reg1.output[12]
inst1[13] <= registers:reg1.output[13]
inst1[14] <= registers:reg1.output[14]
inst1[15] <= registers:reg1.output[15]
inst1[16] <= registers:pc1_reg.output[0]
inst1[17] <= registers:pc1_reg.output[1]
inst1[18] <= registers:pc1_reg.output[2]
inst1[19] <= registers:pc1_reg.output[3]
inst1[20] <= registers:pc1_reg.output[4]
inst1[21] <= registers:pc1_reg.output[5]
inst1[22] <= registers:pc1_reg.output[6]
inst2[0] <= registers:reg2.output[0]
inst2[1] <= registers:reg2.output[1]
inst2[2] <= registers:reg2.output[2]
inst2[3] <= registers:reg2.output[3]
inst2[4] <= registers:reg2.output[4]
inst2[5] <= registers:reg2.output[5]
inst2[6] <= registers:reg2.output[6]
inst2[7] <= registers:reg2.output[7]
inst2[8] <= registers:reg2.output[8]
inst2[9] <= registers:reg2.output[9]
inst2[10] <= registers:reg2.output[10]
inst2[11] <= registers:reg2.output[11]
inst2[12] <= registers:reg2.output[12]
inst2[13] <= registers:reg2.output[13]
inst2[14] <= registers:reg2.output[14]
inst2[15] <= registers:reg2.output[15]
inst2[16] <= registers:pc2_reg.output[0]
inst2[17] <= registers:pc2_reg.output[1]
inst2[18] <= registers:pc2_reg.output[2]
inst2[19] <= registers:pc2_reg.output[3]
inst2[20] <= registers:pc2_reg.output[4]
inst2[21] <= registers:pc2_reg.output[5]
inst2[22] <= registers:pc2_reg.output[6]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component
wren_a => altsyncram_0vt3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0vt3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0vt3:auto_generated.data_a[0]
data_a[1] => altsyncram_0vt3:auto_generated.data_a[1]
data_a[2] => altsyncram_0vt3:auto_generated.data_a[2]
data_a[3] => altsyncram_0vt3:auto_generated.data_a[3]
data_a[4] => altsyncram_0vt3:auto_generated.data_a[4]
data_a[5] => altsyncram_0vt3:auto_generated.data_a[5]
data_a[6] => altsyncram_0vt3:auto_generated.data_a[6]
data_a[7] => altsyncram_0vt3:auto_generated.data_a[7]
data_a[8] => altsyncram_0vt3:auto_generated.data_a[8]
data_a[9] => altsyncram_0vt3:auto_generated.data_a[9]
data_a[10] => altsyncram_0vt3:auto_generated.data_a[10]
data_a[11] => altsyncram_0vt3:auto_generated.data_a[11]
data_a[12] => altsyncram_0vt3:auto_generated.data_a[12]
data_a[13] => altsyncram_0vt3:auto_generated.data_a[13]
data_a[14] => altsyncram_0vt3:auto_generated.data_a[14]
data_a[15] => altsyncram_0vt3:auto_generated.data_a[15]
data_b[0] => altsyncram_0vt3:auto_generated.data_b[0]
data_b[1] => altsyncram_0vt3:auto_generated.data_b[1]
data_b[2] => altsyncram_0vt3:auto_generated.data_b[2]
data_b[3] => altsyncram_0vt3:auto_generated.data_b[3]
data_b[4] => altsyncram_0vt3:auto_generated.data_b[4]
data_b[5] => altsyncram_0vt3:auto_generated.data_b[5]
data_b[6] => altsyncram_0vt3:auto_generated.data_b[6]
data_b[7] => altsyncram_0vt3:auto_generated.data_b[7]
data_b[8] => altsyncram_0vt3:auto_generated.data_b[8]
data_b[9] => altsyncram_0vt3:auto_generated.data_b[9]
data_b[10] => altsyncram_0vt3:auto_generated.data_b[10]
data_b[11] => altsyncram_0vt3:auto_generated.data_b[11]
data_b[12] => altsyncram_0vt3:auto_generated.data_b[12]
data_b[13] => altsyncram_0vt3:auto_generated.data_b[13]
data_b[14] => altsyncram_0vt3:auto_generated.data_b[14]
data_b[15] => altsyncram_0vt3:auto_generated.data_b[15]
address_a[0] => altsyncram_0vt3:auto_generated.address_a[0]
address_a[1] => altsyncram_0vt3:auto_generated.address_a[1]
address_a[2] => altsyncram_0vt3:auto_generated.address_a[2]
address_a[3] => altsyncram_0vt3:auto_generated.address_a[3]
address_a[4] => altsyncram_0vt3:auto_generated.address_a[4]
address_a[5] => altsyncram_0vt3:auto_generated.address_a[5]
address_a[6] => altsyncram_0vt3:auto_generated.address_a[6]
address_b[0] => altsyncram_0vt3:auto_generated.address_b[0]
address_b[1] => altsyncram_0vt3:auto_generated.address_b[1]
address_b[2] => altsyncram_0vt3:auto_generated.address_b[2]
address_b[3] => altsyncram_0vt3:auto_generated.address_b[3]
address_b[4] => altsyncram_0vt3:auto_generated.address_b[4]
address_b[5] => altsyncram_0vt3:auto_generated.address_b[5]
address_b[6] => altsyncram_0vt3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0vt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0vt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0vt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0vt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0vt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0vt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0vt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0vt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0vt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_0vt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_0vt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_0vt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_0vt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_0vt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_0vt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_0vt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_0vt3:auto_generated.q_a[15]
q_b[0] <= altsyncram_0vt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_0vt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_0vt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_0vt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_0vt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_0vt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_0vt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_0vt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_0vt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_0vt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_0vt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_0vt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_0vt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_0vt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_0vt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_0vt3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|mux2:mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder|parallel_add:parallel_add_component
data[0][0] => par_add_fse:auto_generated.data[0]
data[0][1] => par_add_fse:auto_generated.data[1]
data[0][2] => par_add_fse:auto_generated.data[2]
data[0][3] => par_add_fse:auto_generated.data[3]
data[0][4] => par_add_fse:auto_generated.data[4]
data[0][5] => par_add_fse:auto_generated.data[5]
data[0][6] => par_add_fse:auto_generated.data[6]
data[1][0] => par_add_fse:auto_generated.data[7]
data[1][1] => par_add_fse:auto_generated.data[8]
data[1][2] => par_add_fse:auto_generated.data[9]
data[1][3] => par_add_fse:auto_generated.data[10]
data[1][4] => par_add_fse:auto_generated.data[11]
data[1][5] => par_add_fse:auto_generated.data[12]
data[1][6] => par_add_fse:auto_generated.data[13]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_fse:auto_generated.result[0]
result[1] <= par_add_fse:auto_generated.result[1]
result[2] <= par_add_fse:auto_generated.result[2]
result[3] <= par_add_fse:auto_generated.result[3]
result[4] <= par_add_fse:auto_generated.result[4]
result[5] <= par_add_fse:auto_generated.result[5]
result[6] <= par_add_fse:auto_generated.result[6]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder|parallel_add:parallel_add_component|par_add_fse:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft3a[0].DATAIN
data[8] => sft3a[1].DATAIN
data[9] => sft3a[2].DATAIN
data[10] => sft3a[3].DATAIN
data[11] => sft3a[4].DATAIN
data[12] => sft3a[5].DATAIN
data[13] => sft3a[6].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder1
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder1|parallel_add:parallel_add_component
data[0][0] => par_add_fse:auto_generated.data[0]
data[0][1] => par_add_fse:auto_generated.data[1]
data[0][2] => par_add_fse:auto_generated.data[2]
data[0][3] => par_add_fse:auto_generated.data[3]
data[0][4] => par_add_fse:auto_generated.data[4]
data[0][5] => par_add_fse:auto_generated.data[5]
data[0][6] => par_add_fse:auto_generated.data[6]
data[1][0] => par_add_fse:auto_generated.data[7]
data[1][1] => par_add_fse:auto_generated.data[8]
data[1][2] => par_add_fse:auto_generated.data[9]
data[1][3] => par_add_fse:auto_generated.data[10]
data[1][4] => par_add_fse:auto_generated.data[11]
data[1][5] => par_add_fse:auto_generated.data[12]
data[1][6] => par_add_fse:auto_generated.data[13]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_fse:auto_generated.result[0]
result[1] <= par_add_fse:auto_generated.result[1]
result[2] <= par_add_fse:auto_generated.result[2]
result[3] <= par_add_fse:auto_generated.result[3]
result[4] <= par_add_fse:auto_generated.result[4]
result[5] <= par_add_fse:auto_generated.result[5]
result[6] <= par_add_fse:auto_generated.result[6]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|inc:adder1|parallel_add:parallel_add_component|par_add_fse:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft3a[0].DATAIN
data[8] => sft3a[1].DATAIN
data[9] => sft3a[2].DATAIN
data[10] => sft3a[3].DATAIN
data[11] => sft3a[4].DATAIN
data[12] => sft3a[5].DATAIN
data[13] => sft3a[6].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|registers:reg1
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|registers:reg2
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|registers:pc_reg
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|registers:pc1_reg
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|registers:pc2_reg
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|fetch:fetch_unit|branch_predictor:BP
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => ~NO_FANOUT~
pc[3] => ~NO_FANOUT~
pc[4] => ~NO_FANOUT~
pc[5] => ~NO_FANOUT~
pc[6] => ~NO_FANOUT~
clk => ~NO_FANOUT~
bp_out[0] <= <GND>
bp_out[1] <= <GND>
bp_out[2] <= <GND>
bp_out[3] <= <GND>
bp_out[4] <= <GND>
bp_out[5] <= <GND>
bp_out[6] <= <GND>
sel <= <GND>


|fetch_decode_rf|fetch_decode:fetch_dec_unit|decode:decode_unt
clk => registers:out_reg1.clk
clk => registers:out_reg2.clk
reset => registers:out_reg1.reset
reset => registers:out_reg2.reset
stall_in => registers:out_reg1.input[35]
stall_in => registers:out_reg1.enable
stall_in => registers:out_reg2.input[35]
stall_in => registers:out_reg2.enable
inst1[0] => opcode_reduced1.DATAB
inst1[0] => reg1_in[31].DATAB
inst1[0] => extra1.DATAA
inst1[0] => extra1.DATAB
inst1[1] => opcode_reduced1.DATAB
inst1[1] => reg1_in[32].DATAB
inst1[1] => extra1.DATAA
inst1[1] => extra1.DATAB
inst1[2] => extra1.DATAA
inst1[2] => extra1.DATAB
inst1[3] => regB_1.DATAA
inst1[3] => regB_1.DATAB
inst1[3] => regB_1.DATAB
inst1[3] => regB_1.DATAB
inst1[3] => regWB_1.DATAB
inst1[3] => regWB_1.DATAB
inst1[3] => regWB_1.DATAB
inst1[3] => reg1_in[25].DATAB
inst1[4] => regB_1.DATAA
inst1[4] => regB_1.DATAB
inst1[4] => regB_1.DATAB
inst1[4] => regB_1.DATAB
inst1[4] => regWB_1.DATAB
inst1[4] => regWB_1.DATAB
inst1[4] => regWB_1.DATAB
inst1[4] => reg1_in[26].DATAB
inst1[5] => regB_1.DATAA
inst1[5] => regB_1.DATAB
inst1[5] => regB_1.DATAB
inst1[5] => regB_1.DATAB
inst1[5] => regWB_1.DATAB
inst1[5] => regWB_1.DATAB
inst1[5] => regWB_1.DATAB
inst1[5] => reg1_in[27].DATAB
inst1[6] => regA_1.DATAA
inst1[6] => regA_1.DATAB
inst1[6] => regA_1.DATAB
inst1[6] => regB_1.DATAB
inst1[6] => regB_1.DATAB
inst1[6] => regB_1.DATAB
inst1[6] => reg1_in[19].DATAB
inst1[6] => regWB_1.DATAB
inst1[7] => regA_1.DATAA
inst1[7] => regA_1.DATAB
inst1[7] => regA_1.DATAB
inst1[7] => regB_1.DATAB
inst1[7] => regB_1.DATAB
inst1[7] => regB_1.DATAB
inst1[7] => reg1_in[20].DATAB
inst1[7] => regWB_1.DATAB
inst1[8] => regA_1.DATAA
inst1[8] => regA_1.DATAB
inst1[8] => regA_1.DATAB
inst1[8] => regB_1.DATAB
inst1[8] => regB_1.DATAB
inst1[8] => regB_1.DATAB
inst1[8] => reg1_in[21].DATAB
inst1[8] => regWB_1.DATAB
inst1[9] => regA_1.DATAB
inst1[9] => regA_1.DATAB
inst1[9] => regA_1.DATAB
inst1[9] => regA_1.DATAB
inst1[9] => reg1_in[22].DATAB
inst1[9] => regWB_1.DATAA
inst1[9] => regWB_1.DATAB
inst1[9] => regWB_1.DATAB
inst1[10] => regA_1.DATAB
inst1[10] => regA_1.DATAB
inst1[10] => regA_1.DATAB
inst1[10] => regA_1.DATAB
inst1[10] => reg1_in[23].DATAB
inst1[10] => regWB_1.DATAA
inst1[10] => regWB_1.DATAB
inst1[10] => regWB_1.DATAB
inst1[11] => regA_1.DATAB
inst1[11] => regA_1.DATAB
inst1[11] => regA_1.DATAB
inst1[11] => regA_1.DATAB
inst1[11] => reg1_in[24].DATAB
inst1[11] => regWB_1.DATAA
inst1[11] => regWB_1.DATAB
inst1[11] => regWB_1.DATAB
inst1[12] => Equal0.IN3
inst1[12] => Equal1.IN0
inst1[12] => Equal2.IN3
inst1[12] => Equal3.IN1
inst1[12] => Equal4.IN3
inst1[12] => Equal5.IN1
inst1[12] => Equal6.IN3
inst1[12] => Equal7.IN3
inst1[13] => Equal0.IN2
inst1[13] => Equal1.IN3
inst1[13] => Equal2.IN0
inst1[13] => Equal3.IN0
inst1[13] => Equal4.IN2
inst1[13] => Equal5.IN3
inst1[13] => Equal6.IN2
inst1[13] => Equal7.IN2
inst1[14] => Equal0.IN1
inst1[14] => Equal1.IN2
inst1[14] => Equal2.IN2
inst1[14] => Equal3.IN3
inst1[14] => Equal4.IN0
inst1[14] => Equal5.IN0
inst1[14] => Equal6.IN1
inst1[14] => Equal7.IN1
inst1[15] => Equal0.IN0
inst1[15] => Equal1.IN1
inst1[15] => Equal2.IN1
inst1[15] => Equal3.IN2
inst1[15] => Equal4.IN1
inst1[15] => Equal5.IN2
inst1[15] => Equal6.IN0
inst1[15] => Equal7.IN0
inst2[0] => opcode_reduced2.DATAB
inst2[0] => reg2_in[31].DATAB
inst2[0] => extra2.DATAA
inst2[0] => extra2.DATAB
inst2[1] => opcode_reduced2.DATAB
inst2[1] => reg2_in[32].DATAB
inst2[1] => extra2.DATAA
inst2[1] => extra2.DATAB
inst2[2] => extra2.DATAA
inst2[2] => extra2.DATAB
inst2[3] => regB_2.DATAA
inst2[3] => regB_2.DATAB
inst2[3] => regWB_2.DATAB
inst2[3] => reg2_in[25].DATAB
inst2[4] => regB_2.DATAA
inst2[4] => regB_2.DATAB
inst2[4] => regWB_2.DATAB
inst2[4] => reg2_in[26].DATAB
inst2[5] => regB_2.DATAA
inst2[5] => regB_2.DATAB
inst2[5] => regWB_2.DATAB
inst2[5] => reg2_in[27].DATAB
inst2[6] => regA_2.DATAA
inst2[6] => regB_2.DATAB
inst2[6] => reg2_in[19].DATAB
inst2[6] => regWB_2.DATAB
inst2[7] => regA_2.DATAA
inst2[7] => regB_2.DATAB
inst2[7] => reg2_in[20].DATAB
inst2[7] => regWB_2.DATAB
inst2[8] => regA_2.DATAA
inst2[8] => regB_2.DATAB
inst2[8] => reg2_in[21].DATAB
inst2[8] => regWB_2.DATAB
inst2[9] => regA_2.DATAB
inst2[9] => regA_2.DATAB
inst2[9] => reg2_in[22].DATAB
inst2[9] => regWB_2.DATAA
inst2[10] => regA_2.DATAB
inst2[10] => regA_2.DATAB
inst2[10] => reg2_in[23].DATAB
inst2[10] => regWB_2.DATAA
inst2[11] => regA_2.DATAB
inst2[11] => regA_2.DATAB
inst2[11] => reg2_in[24].DATAB
inst2[11] => regWB_2.DATAA
inst2[12] => Equal8.IN3
inst2[12] => Equal9.IN0
inst2[12] => Equal10.IN3
inst2[12] => Equal11.IN1
inst2[12] => Equal12.IN3
inst2[12] => Equal13.IN1
inst2[12] => Equal14.IN3
inst2[12] => Equal15.IN3
inst2[13] => Equal8.IN2
inst2[13] => Equal9.IN3
inst2[13] => Equal10.IN0
inst2[13] => Equal11.IN0
inst2[13] => Equal12.IN2
inst2[13] => Equal13.IN3
inst2[13] => Equal14.IN2
inst2[13] => Equal15.IN2
inst2[14] => Equal8.IN1
inst2[14] => Equal9.IN2
inst2[14] => Equal10.IN2
inst2[14] => Equal11.IN3
inst2[14] => Equal12.IN0
inst2[14] => Equal13.IN0
inst2[14] => Equal14.IN1
inst2[14] => Equal15.IN1
inst2[15] => Equal8.IN0
inst2[15] => Equal9.IN1
inst2[15] => Equal10.IN1
inst2[15] => Equal11.IN2
inst2[15] => Equal12.IN1
inst2[15] => Equal13.IN2
inst2[15] => Equal14.IN0
inst2[15] => Equal15.IN0
PC1[0] => registers:out_reg1.input[0]
PC1[1] => registers:out_reg1.input[1]
PC1[2] => registers:out_reg1.input[2]
PC1[3] => registers:out_reg1.input[3]
PC1[4] => registers:out_reg1.input[4]
PC1[5] => registers:out_reg1.input[5]
PC1[6] => registers:out_reg1.input[6]
PC2[0] => registers:out_reg2.input[0]
PC2[1] => registers:out_reg2.input[1]
PC2[2] => registers:out_reg2.input[2]
PC2[3] => registers:out_reg2.input[3]
PC2[4] => registers:out_reg2.input[4]
PC2[5] => registers:out_reg2.input[5]
PC2[6] => registers:out_reg2.input[6]
REG1[0] <= registers:out_reg1.output[0]
REG1[1] <= registers:out_reg1.output[1]
REG1[2] <= registers:out_reg1.output[2]
REG1[3] <= registers:out_reg1.output[3]
REG1[4] <= registers:out_reg1.output[4]
REG1[5] <= registers:out_reg1.output[5]
REG1[6] <= registers:out_reg1.output[6]
REG1[7] <= registers:out_reg1.output[7]
REG1[8] <= registers:out_reg1.output[8]
REG1[9] <= registers:out_reg1.output[9]
REG1[10] <= registers:out_reg1.output[10]
REG1[11] <= registers:out_reg1.output[11]
REG1[12] <= registers:out_reg1.output[12]
REG1[13] <= registers:out_reg1.output[13]
REG1[14] <= registers:out_reg1.output[14]
REG1[15] <= registers:out_reg1.output[15]
REG1[16] <= registers:out_reg1.output[16]
REG1[17] <= registers:out_reg1.output[17]
REG1[18] <= registers:out_reg1.output[18]
REG1[19] <= registers:out_reg1.output[19]
REG1[20] <= registers:out_reg1.output[20]
REG1[21] <= registers:out_reg1.output[21]
REG1[22] <= registers:out_reg1.output[22]
REG1[23] <= registers:out_reg1.output[23]
REG1[24] <= registers:out_reg1.output[24]
REG1[25] <= registers:out_reg1.output[25]
REG1[26] <= registers:out_reg1.output[26]
REG1[27] <= registers:out_reg1.output[27]
REG1[28] <= registers:out_reg1.output[28]
REG1[29] <= registers:out_reg1.output[29]
REG1[30] <= registers:out_reg1.output[30]
REG1[31] <= registers:out_reg1.output[31]
REG1[32] <= registers:out_reg1.output[32]
REG1[33] <= registers:out_reg1.output[33]
REG1[34] <= registers:out_reg1.output[34]
REG1[35] <= registers:out_reg1.output[35]
REG2[0] <= registers:out_reg2.output[0]
REG2[1] <= registers:out_reg2.output[1]
REG2[2] <= registers:out_reg2.output[2]
REG2[3] <= registers:out_reg2.output[3]
REG2[4] <= registers:out_reg2.output[4]
REG2[5] <= registers:out_reg2.output[5]
REG2[6] <= registers:out_reg2.output[6]
REG2[7] <= registers:out_reg2.output[7]
REG2[8] <= registers:out_reg2.output[8]
REG2[9] <= registers:out_reg2.output[9]
REG2[10] <= registers:out_reg2.output[10]
REG2[11] <= registers:out_reg2.output[11]
REG2[12] <= registers:out_reg2.output[12]
REG2[13] <= registers:out_reg2.output[13]
REG2[14] <= registers:out_reg2.output[14]
REG2[15] <= registers:out_reg2.output[15]
REG2[16] <= registers:out_reg2.output[16]
REG2[17] <= registers:out_reg2.output[17]
REG2[18] <= registers:out_reg2.output[18]
REG2[19] <= registers:out_reg2.output[19]
REG2[20] <= registers:out_reg2.output[20]
REG2[21] <= registers:out_reg2.output[21]
REG2[22] <= registers:out_reg2.output[22]
REG2[23] <= registers:out_reg2.output[23]
REG2[24] <= registers:out_reg2.output[24]
REG2[25] <= registers:out_reg2.output[25]
REG2[26] <= registers:out_reg2.output[26]
REG2[27] <= registers:out_reg2.output[27]
REG2[28] <= registers:out_reg2.output[28]
REG2[29] <= registers:out_reg2.output[29]
REG2[30] <= registers:out_reg2.output[30]
REG2[31] <= registers:out_reg2.output[31]
REG2[32] <= registers:out_reg2.output[32]
REG2[33] <= registers:out_reg2.output[33]
REG2[34] <= registers:out_reg2.output[34]
REG2[35] <= registers:out_reg2.output[35]


|fetch_decode_rf|fetch_decode:fetch_dec_unit|decode:decode_unt|registers:out_reg1
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
enable => data[24].ENA
enable => data[25].ENA
enable => data[26].ENA
enable => data[27].ENA
enable => data[28].ENA
enable => data[29].ENA
enable => data[30].ENA
enable => data[31].ENA
enable => data[32].ENA
enable => data[33].ENA
enable => data[34].ENA
enable => data[35].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR


|fetch_decode_rf|fetch_decode:fetch_dec_unit|decode:decode_unt|registers:out_reg2
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
enable => data[24].ENA
enable => data[25].ENA
enable => data[26].ENA
enable => data[27].ENA
enable => data[28].ENA
enable => data[29].ENA
enable => data[30].ENA
enable => data[31].ENA
enable => data[32].ENA
enable => data[33].ENA
enable => data[34].ENA
enable => data[35].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR


|fetch_decode_rf|register_file:reg_file
reset => registers:data_reg1.reset
reset => registers:data_reg2.reset
reset => ARF:ar_file.reset
reset => ROB:reorder.reset
clk => registers:data_reg1.clk
clk => registers:data_reg2.clk
clk => ARF:ar_file.clk
clk => ROB:reorder.clk
stall_out <= ROB:reorder.stall_out
REG1[0] => registers:data_reg1.input[0]
REG1[1] => registers:data_reg1.input[1]
REG1[2] => registers:data_reg1.input[2]
REG1[3] => registers:data_reg1.input[3]
REG1[4] => registers:data_reg1.input[4]
REG1[5] => registers:data_reg1.input[5]
REG1[6] => registers:data_reg1.input[6]
REG1[7] => registers:data_reg1.input[7]
REG1[8] => registers:data_reg1.input[8]
REG1[9] => registers:data_reg1.input[9]
REG1[10] => registers:data_reg1.input[10]
REG1[11] => registers:data_reg1.input[11]
REG1[12] => registers:data_reg1.input[12]
REG1[13] => registers:data_reg1.input[13]
REG1[14] => registers:data_reg1.input[14]
REG1[15] => registers:data_reg1.input[15]
REG1[16] => registers:data_reg1.input[50]
REG1[17] => registers:data_reg1.input[51]
REG1[18] => registers:data_reg1.input[52]
REG1[19] => immediate1.DATAA
REG1[19] => regIn1[53].DATAB
REG1[19] => ARF:ar_file.osel2[0]
REG1[20] => immediate1.DATAA
REG1[20] => regIn1[54].DATAB
REG1[20] => ARF:ar_file.osel2[1]
REG1[21] => immediate1.DATAA
REG1[21] => regIn1[55].DATAB
REG1[21] => ARF:ar_file.osel2[2]
REG1[22] => immediate1.DATAA
REG1[22] => ARF:ar_file.osel1[0]
REG1[23] => immediate1.DATAA
REG1[23] => ARF:ar_file.osel1[1]
REG1[24] => immediate1.DATAA
REG1[24] => ARF:ar_file.osel1[2]
REG1[25] => immediate1.DATAB
REG1[25] => ARF:ar_file.in_sel3[0]
REG1[25] => registers:data_reg1.input[59]
REG1[25] => ROB:reorder.instruction1[17]
REG1[26] => immediate1.DATAB
REG1[26] => ARF:ar_file.in_sel3[1]
REG1[26] => registers:data_reg1.input[60]
REG1[26] => ROB:reorder.instruction1[18]
REG1[27] => immediate1.DATAB
REG1[27] => ARF:ar_file.in_sel3[2]
REG1[27] => registers:data_reg1.input[61]
REG1[27] => ROB:reorder.instruction1[19]
REG1[28] => ~NO_FANOUT~
REG1[29] => ~NO_FANOUT~
REG1[30] => ARF:ar_file.wren3
REG1[30] => ROB:reorder.instruction1[22]
REG1[31] => registers:data_reg1.input[67]
REG1[31] => Equal0.IN1
REG1[31] => Equal1.IN1
REG1[31] => Equal2.IN3
REG1[31] => Equal3.IN3
REG1[32] => registers:data_reg1.input[68]
REG1[32] => Equal0.IN0
REG1[32] => Equal1.IN3
REG1[32] => Equal2.IN1
REG1[32] => Equal3.IN2
REG1[33] => registers:data_reg1.input[69]
REG1[33] => ROB:reorder.instruction1[20]
REG1[33] => Equal0.IN3
REG1[33] => Equal1.IN2
REG1[33] => Equal2.IN2
REG1[33] => Equal3.IN1
REG1[34] => registers:data_reg1.input[70]
REG1[34] => ROB:reorder.instruction1[21]
REG1[34] => Equal0.IN2
REG1[34] => Equal1.IN0
REG1[34] => Equal2.IN0
REG1[34] => Equal3.IN0
REG1[35] => registers:data_reg1.input[71]
REG1[35] => ROB:reorder.instruction1[0]
REG2[0] => registers:data_reg2.input[0]
REG2[1] => registers:data_reg2.input[1]
REG2[2] => registers:data_reg2.input[2]
REG2[3] => registers:data_reg2.input[3]
REG2[4] => registers:data_reg2.input[4]
REG2[5] => registers:data_reg2.input[5]
REG2[6] => registers:data_reg2.input[6]
REG2[7] => registers:data_reg2.input[7]
REG2[8] => registers:data_reg2.input[8]
REG2[9] => registers:data_reg2.input[9]
REG2[10] => registers:data_reg2.input[10]
REG2[11] => registers:data_reg2.input[11]
REG2[12] => registers:data_reg2.input[12]
REG2[13] => registers:data_reg2.input[13]
REG2[14] => registers:data_reg2.input[14]
REG2[15] => registers:data_reg2.input[15]
REG2[16] => registers:data_reg2.input[50]
REG2[17] => registers:data_reg2.input[51]
REG2[18] => registers:data_reg2.input[52]
REG2[19] => immediate2.DATAA
REG2[19] => regIn2[53].DATAB
REG2[19] => ARF:ar_file.osel4[0]
REG2[20] => immediate2.DATAA
REG2[20] => regIn2[54].DATAB
REG2[20] => ARF:ar_file.osel4[1]
REG2[21] => immediate2.DATAA
REG2[21] => regIn2[55].DATAB
REG2[21] => ARF:ar_file.osel4[2]
REG2[22] => immediate2.DATAA
REG2[22] => ARF:ar_file.osel3[0]
REG2[23] => immediate2.DATAA
REG2[23] => ARF:ar_file.osel3[1]
REG2[24] => immediate2.DATAA
REG2[24] => ARF:ar_file.osel3[2]
REG2[25] => immediate2.DATAB
REG2[25] => ARF:ar_file.in_sel4[0]
REG2[25] => registers:data_reg2.input[59]
REG2[25] => ROB:reorder.instruction2[17]
REG2[26] => immediate2.DATAB
REG2[26] => ARF:ar_file.in_sel4[1]
REG2[26] => registers:data_reg2.input[60]
REG2[26] => ROB:reorder.instruction2[18]
REG2[27] => immediate2.DATAB
REG2[27] => ARF:ar_file.in_sel4[2]
REG2[27] => registers:data_reg2.input[61]
REG2[27] => ROB:reorder.instruction2[19]
REG2[28] => ~NO_FANOUT~
REG2[29] => ~NO_FANOUT~
REG2[30] => ARF:ar_file.wren4
REG2[30] => ROB:reorder.instruction2[22]
REG2[31] => registers:data_reg2.input[67]
REG2[31] => Equal4.IN1
REG2[31] => Equal5.IN1
REG2[31] => Equal6.IN3
REG2[31] => Equal7.IN3
REG2[32] => registers:data_reg2.input[68]
REG2[32] => Equal4.IN0
REG2[32] => Equal5.IN3
REG2[32] => Equal6.IN1
REG2[32] => Equal7.IN2
REG2[33] => registers:data_reg2.input[69]
REG2[33] => ROB:reorder.instruction2[20]
REG2[33] => Equal4.IN3
REG2[33] => Equal5.IN2
REG2[33] => Equal6.IN2
REG2[33] => Equal7.IN1
REG2[34] => registers:data_reg2.input[70]
REG2[34] => ROB:reorder.instruction2[21]
REG2[34] => Equal4.IN2
REG2[34] => Equal5.IN0
REG2[34] => Equal6.IN0
REG2[34] => Equal7.IN0
REG2[35] => registers:data_reg2.input[71]
REG2[35] => ROB:reorder.instruction2[0]
register1[0] <= registers:data_reg1.output[0]
register1[1] <= registers:data_reg1.output[1]
register1[2] <= registers:data_reg1.output[2]
register1[3] <= registers:data_reg1.output[3]
register1[4] <= registers:data_reg1.output[4]
register1[5] <= registers:data_reg1.output[5]
register1[6] <= registers:data_reg1.output[6]
register1[7] <= registers:data_reg1.output[7]
register1[8] <= registers:data_reg1.output[8]
register1[9] <= registers:data_reg1.output[9]
register1[10] <= registers:data_reg1.output[10]
register1[11] <= registers:data_reg1.output[11]
register1[12] <= registers:data_reg1.output[12]
register1[13] <= registers:data_reg1.output[13]
register1[14] <= registers:data_reg1.output[14]
register1[15] <= registers:data_reg1.output[15]
register1[16] <= registers:data_reg1.output[16]
register1[17] <= registers:data_reg1.output[17]
register1[18] <= registers:data_reg1.output[18]
register1[19] <= registers:data_reg1.output[19]
register1[20] <= registers:data_reg1.output[20]
register1[21] <= registers:data_reg1.output[21]
register1[22] <= registers:data_reg1.output[22]
register1[23] <= registers:data_reg1.output[23]
register1[24] <= registers:data_reg1.output[24]
register1[25] <= registers:data_reg1.output[25]
register1[26] <= registers:data_reg1.output[26]
register1[27] <= registers:data_reg1.output[27]
register1[28] <= registers:data_reg1.output[28]
register1[29] <= registers:data_reg1.output[29]
register1[30] <= registers:data_reg1.output[30]
register1[31] <= registers:data_reg1.output[31]
register1[32] <= registers:data_reg1.output[32]
register1[33] <= registers:data_reg1.output[33]
register1[34] <= registers:data_reg1.output[34]
register1[35] <= registers:data_reg1.output[35]
register1[36] <= registers:data_reg1.output[36]
register1[37] <= registers:data_reg1.output[37]
register1[38] <= registers:data_reg1.output[38]
register1[39] <= registers:data_reg1.output[39]
register1[40] <= registers:data_reg1.output[40]
register1[41] <= registers:data_reg1.output[41]
register1[42] <= registers:data_reg1.output[42]
register1[43] <= registers:data_reg1.output[43]
register1[44] <= registers:data_reg1.output[44]
register1[45] <= registers:data_reg1.output[45]
register1[46] <= registers:data_reg1.output[46]
register1[47] <= registers:data_reg1.output[47]
register1[48] <= registers:data_reg1.output[48]
register1[49] <= registers:data_reg1.output[49]
register1[50] <= registers:data_reg1.output[50]
register1[51] <= registers:data_reg1.output[51]
register1[52] <= registers:data_reg1.output[52]
register1[53] <= registers:data_reg1.output[53]
register1[54] <= registers:data_reg1.output[54]
register1[55] <= registers:data_reg1.output[55]
register1[56] <= registers:data_reg1.output[56]
register1[57] <= registers:data_reg1.output[57]
register1[58] <= registers:data_reg1.output[58]
register1[59] <= registers:data_reg1.output[59]
register1[60] <= registers:data_reg1.output[60]
register1[61] <= registers:data_reg1.output[61]
register1[62] <= registers:data_reg1.output[62]
register1[63] <= registers:data_reg1.output[63]
register1[64] <= registers:data_reg1.output[64]
register1[65] <= registers:data_reg1.output[65]
register1[66] <= registers:data_reg1.output[66]
register1[67] <= registers:data_reg1.output[67]
register1[68] <= registers:data_reg1.output[68]
register1[69] <= registers:data_reg1.output[69]
register1[70] <= registers:data_reg1.output[70]
register1[71] <= registers:data_reg1.output[71]
register2[0] <= registers:data_reg2.output[0]
register2[1] <= registers:data_reg2.output[1]
register2[2] <= registers:data_reg2.output[2]
register2[3] <= registers:data_reg2.output[3]
register2[4] <= registers:data_reg2.output[4]
register2[5] <= registers:data_reg2.output[5]
register2[6] <= registers:data_reg2.output[6]
register2[7] <= registers:data_reg2.output[7]
register2[8] <= registers:data_reg2.output[8]
register2[9] <= registers:data_reg2.output[9]
register2[10] <= registers:data_reg2.output[10]
register2[11] <= registers:data_reg2.output[11]
register2[12] <= registers:data_reg2.output[12]
register2[13] <= registers:data_reg2.output[13]
register2[14] <= registers:data_reg2.output[14]
register2[15] <= registers:data_reg2.output[15]
register2[16] <= registers:data_reg2.output[16]
register2[17] <= registers:data_reg2.output[17]
register2[18] <= registers:data_reg2.output[18]
register2[19] <= registers:data_reg2.output[19]
register2[20] <= registers:data_reg2.output[20]
register2[21] <= registers:data_reg2.output[21]
register2[22] <= registers:data_reg2.output[22]
register2[23] <= registers:data_reg2.output[23]
register2[24] <= registers:data_reg2.output[24]
register2[25] <= registers:data_reg2.output[25]
register2[26] <= registers:data_reg2.output[26]
register2[27] <= registers:data_reg2.output[27]
register2[28] <= registers:data_reg2.output[28]
register2[29] <= registers:data_reg2.output[29]
register2[30] <= registers:data_reg2.output[30]
register2[31] <= registers:data_reg2.output[31]
register2[32] <= registers:data_reg2.output[32]
register2[33] <= registers:data_reg2.output[33]
register2[34] <= registers:data_reg2.output[34]
register2[35] <= registers:data_reg2.output[35]
register2[36] <= registers:data_reg2.output[36]
register2[37] <= registers:data_reg2.output[37]
register2[38] <= registers:data_reg2.output[38]
register2[39] <= registers:data_reg2.output[39]
register2[40] <= registers:data_reg2.output[40]
register2[41] <= registers:data_reg2.output[41]
register2[42] <= registers:data_reg2.output[42]
register2[43] <= registers:data_reg2.output[43]
register2[44] <= registers:data_reg2.output[44]
register2[45] <= registers:data_reg2.output[45]
register2[46] <= registers:data_reg2.output[46]
register2[47] <= registers:data_reg2.output[47]
register2[48] <= registers:data_reg2.output[48]
register2[49] <= registers:data_reg2.output[49]
register2[50] <= registers:data_reg2.output[50]
register2[51] <= registers:data_reg2.output[51]
register2[52] <= registers:data_reg2.output[52]
register2[53] <= registers:data_reg2.output[53]
register2[54] <= registers:data_reg2.output[54]
register2[55] <= registers:data_reg2.output[55]
register2[56] <= registers:data_reg2.output[56]
register2[57] <= registers:data_reg2.output[57]
register2[58] <= registers:data_reg2.output[58]
register2[59] <= registers:data_reg2.output[59]
register2[60] <= registers:data_reg2.output[60]
register2[61] <= registers:data_reg2.output[61]
register2[62] <= registers:data_reg2.output[62]
register2[63] <= registers:data_reg2.output[63]
register2[64] <= registers:data_reg2.output[64]
register2[65] <= registers:data_reg2.output[65]
register2[66] <= registers:data_reg2.output[66]
register2[67] <= registers:data_reg2.output[67]
register2[68] <= registers:data_reg2.output[68]
register2[69] <= registers:data_reg2.output[69]
register2[70] <= registers:data_reg2.output[70]
register2[71] <= registers:data_reg2.output[71]
in_sel1[0] => ARF:ar_file.in_sel1[0]
in_sel1[1] => ARF:ar_file.in_sel1[1]
in_sel1[2] => ARF:ar_file.in_sel1[2]
in_sel2[0] => ARF:ar_file.in_sel2[0]
in_sel2[1] => ARF:ar_file.in_sel2[1]
in_sel2[2] => ARF:ar_file.in_sel2[2]
input1[0] => ARF:ar_file.input1[0]
input1[1] => ARF:ar_file.input1[1]
input1[2] => ARF:ar_file.input1[2]
input1[3] => ARF:ar_file.input1[3]
input1[4] => ARF:ar_file.input1[4]
input1[5] => ARF:ar_file.input1[5]
input1[6] => ARF:ar_file.input1[6]
input1[7] => ARF:ar_file.input1[7]
input1[8] => ARF:ar_file.input1[8]
input1[9] => ARF:ar_file.input1[9]
input1[10] => ARF:ar_file.input1[10]
input1[11] => ARF:ar_file.input1[11]
input1[12] => ARF:ar_file.input1[12]
input1[13] => ARF:ar_file.input1[13]
input1[14] => ARF:ar_file.input1[14]
input1[15] => ARF:ar_file.input1[15]
input2[0] => ARF:ar_file.input2[0]
input2[1] => ARF:ar_file.input2[1]
input2[2] => ARF:ar_file.input2[2]
input2[3] => ARF:ar_file.input2[3]
input2[4] => ARF:ar_file.input2[4]
input2[5] => ARF:ar_file.input2[5]
input2[6] => ARF:ar_file.input2[6]
input2[7] => ARF:ar_file.input2[7]
input2[8] => ARF:ar_file.input2[8]
input2[9] => ARF:ar_file.input2[9]
input2[10] => ARF:ar_file.input2[10]
input2[11] => ARF:ar_file.input2[11]
input2[12] => ARF:ar_file.input2[12]
input2[13] => ARF:ar_file.input2[13]
input2[14] => ARF:ar_file.input2[14]
input2[15] => ARF:ar_file.input2[15]
wren1 => ARF:ar_file.wren1
wren2 => ARF:ar_file.wren2
broadcast[4][0] => ROB:reorder.broadcast[4][0]
broadcast[4][1] => ROB:reorder.broadcast[4][1]
broadcast[4][2] => ROB:reorder.broadcast[4][2]
broadcast[4][3] => ROB:reorder.broadcast[4][3]
broadcast[4][4] => ROB:reorder.broadcast[4][4]
broadcast[4][5] => ROB:reorder.broadcast[4][5]
broadcast[4][6] => ROB:reorder.broadcast[4][6]
broadcast[4][7] => ROB:reorder.broadcast[4][7]
broadcast[4][8] => ROB:reorder.broadcast[4][8]
broadcast[4][9] => ROB:reorder.broadcast[4][9]
broadcast[4][10] => ROB:reorder.broadcast[4][10]
broadcast[4][11] => ROB:reorder.broadcast[4][11]
broadcast[4][12] => ROB:reorder.broadcast[4][12]
broadcast[4][13] => ROB:reorder.broadcast[4][13]
broadcast[4][14] => ROB:reorder.broadcast[4][14]
broadcast[4][15] => ROB:reorder.broadcast[4][15]
broadcast[4][16] => ROB:reorder.broadcast[4][16]
broadcast[4][17] => ROB:reorder.broadcast[4][17]
broadcast[4][18] => ROB:reorder.broadcast[4][18]
broadcast[4][19] => ROB:reorder.broadcast[4][19]
broadcast[4][20] => ROB:reorder.broadcast[4][20]
broadcast[4][21] => ROB:reorder.broadcast[4][21]
broadcast[3][0] => ROB:reorder.broadcast[3][0]
broadcast[3][1] => ROB:reorder.broadcast[3][1]
broadcast[3][2] => ROB:reorder.broadcast[3][2]
broadcast[3][3] => ROB:reorder.broadcast[3][3]
broadcast[3][4] => ROB:reorder.broadcast[3][4]
broadcast[3][5] => ROB:reorder.broadcast[3][5]
broadcast[3][6] => ROB:reorder.broadcast[3][6]
broadcast[3][7] => ROB:reorder.broadcast[3][7]
broadcast[3][8] => ROB:reorder.broadcast[3][8]
broadcast[3][9] => ROB:reorder.broadcast[3][9]
broadcast[3][10] => ROB:reorder.broadcast[3][10]
broadcast[3][11] => ROB:reorder.broadcast[3][11]
broadcast[3][12] => ROB:reorder.broadcast[3][12]
broadcast[3][13] => ROB:reorder.broadcast[3][13]
broadcast[3][14] => ROB:reorder.broadcast[3][14]
broadcast[3][15] => ROB:reorder.broadcast[3][15]
broadcast[3][16] => ROB:reorder.broadcast[3][16]
broadcast[3][17] => ROB:reorder.broadcast[3][17]
broadcast[3][18] => ROB:reorder.broadcast[3][18]
broadcast[3][19] => ROB:reorder.broadcast[3][19]
broadcast[3][20] => ROB:reorder.broadcast[3][20]
broadcast[3][21] => ROB:reorder.broadcast[3][21]
broadcast[2][0] => ROB:reorder.broadcast[2][0]
broadcast[2][1] => ROB:reorder.broadcast[2][1]
broadcast[2][2] => ROB:reorder.broadcast[2][2]
broadcast[2][3] => ROB:reorder.broadcast[2][3]
broadcast[2][4] => ROB:reorder.broadcast[2][4]
broadcast[2][5] => ROB:reorder.broadcast[2][5]
broadcast[2][6] => ROB:reorder.broadcast[2][6]
broadcast[2][7] => ROB:reorder.broadcast[2][7]
broadcast[2][8] => ROB:reorder.broadcast[2][8]
broadcast[2][9] => ROB:reorder.broadcast[2][9]
broadcast[2][10] => ROB:reorder.broadcast[2][10]
broadcast[2][11] => ROB:reorder.broadcast[2][11]
broadcast[2][12] => ROB:reorder.broadcast[2][12]
broadcast[2][13] => ROB:reorder.broadcast[2][13]
broadcast[2][14] => ROB:reorder.broadcast[2][14]
broadcast[2][15] => ROB:reorder.broadcast[2][15]
broadcast[2][16] => ROB:reorder.broadcast[2][16]
broadcast[2][17] => ROB:reorder.broadcast[2][17]
broadcast[2][18] => ROB:reorder.broadcast[2][18]
broadcast[2][19] => ROB:reorder.broadcast[2][19]
broadcast[2][20] => ROB:reorder.broadcast[2][20]
broadcast[2][21] => ROB:reorder.broadcast[2][21]
broadcast[1][0] => ROB:reorder.broadcast[1][0]
broadcast[1][1] => ROB:reorder.broadcast[1][1]
broadcast[1][2] => ROB:reorder.broadcast[1][2]
broadcast[1][3] => ROB:reorder.broadcast[1][3]
broadcast[1][4] => ROB:reorder.broadcast[1][4]
broadcast[1][5] => ROB:reorder.broadcast[1][5]
broadcast[1][6] => ROB:reorder.broadcast[1][6]
broadcast[1][7] => ROB:reorder.broadcast[1][7]
broadcast[1][8] => ROB:reorder.broadcast[1][8]
broadcast[1][9] => ROB:reorder.broadcast[1][9]
broadcast[1][10] => ROB:reorder.broadcast[1][10]
broadcast[1][11] => ROB:reorder.broadcast[1][11]
broadcast[1][12] => ROB:reorder.broadcast[1][12]
broadcast[1][13] => ROB:reorder.broadcast[1][13]
broadcast[1][14] => ROB:reorder.broadcast[1][14]
broadcast[1][15] => ROB:reorder.broadcast[1][15]
broadcast[1][16] => ROB:reorder.broadcast[1][16]
broadcast[1][17] => ROB:reorder.broadcast[1][17]
broadcast[1][18] => ROB:reorder.broadcast[1][18]
broadcast[1][19] => ROB:reorder.broadcast[1][19]
broadcast[1][20] => ROB:reorder.broadcast[1][20]
broadcast[1][21] => ROB:reorder.broadcast[1][21]
broadcast[0][0] => ROB:reorder.broadcast[0][0]
broadcast[0][1] => ROB:reorder.broadcast[0][1]
broadcast[0][2] => ROB:reorder.broadcast[0][2]
broadcast[0][3] => ROB:reorder.broadcast[0][3]
broadcast[0][4] => ROB:reorder.broadcast[0][4]
broadcast[0][5] => ROB:reorder.broadcast[0][5]
broadcast[0][6] => ROB:reorder.broadcast[0][6]
broadcast[0][7] => ROB:reorder.broadcast[0][7]
broadcast[0][8] => ROB:reorder.broadcast[0][8]
broadcast[0][9] => ROB:reorder.broadcast[0][9]
broadcast[0][10] => ROB:reorder.broadcast[0][10]
broadcast[0][11] => ROB:reorder.broadcast[0][11]
broadcast[0][12] => ROB:reorder.broadcast[0][12]
broadcast[0][13] => ROB:reorder.broadcast[0][13]
broadcast[0][14] => ROB:reorder.broadcast[0][14]
broadcast[0][15] => ROB:reorder.broadcast[0][15]
broadcast[0][16] => ROB:reorder.broadcast[0][16]
broadcast[0][17] => ROB:reorder.broadcast[0][17]
broadcast[0][18] => ROB:reorder.broadcast[0][18]
broadcast[0][19] => ROB:reorder.broadcast[0][19]
broadcast[0][20] => ROB:reorder.broadcast[0][20]
broadcast[0][21] => ROB:reorder.broadcast[0][21]
complete1[0] <= ROB:reorder.complete1[0]
complete1[1] <= ROB:reorder.complete1[1]
complete1[2] <= ROB:reorder.complete1[2]
complete1[3] <= ROB:reorder.complete1[3]
complete1[4] <= ROB:reorder.complete1[4]
complete1[5] <= ROB:reorder.complete1[5]
complete1[6] <= ROB:reorder.complete1[6]
complete1[7] <= ROB:reorder.complete1[7]
complete1[8] <= ROB:reorder.complete1[8]
complete1[9] <= ROB:reorder.complete1[9]
complete1[10] <= ROB:reorder.complete1[10]
complete1[11] <= ROB:reorder.complete1[11]
complete1[12] <= ROB:reorder.complete1[12]
complete1[13] <= ROB:reorder.complete1[13]
complete1[14] <= ROB:reorder.complete1[14]
complete1[15] <= ROB:reorder.complete1[15]
complete1[16] <= ROB:reorder.complete1[16]
complete1[17] <= ROB:reorder.complete1[17]
complete1[18] <= ROB:reorder.complete1[18]
complete1[19] <= ROB:reorder.complete1[19]
complete1[20] <= ROB:reorder.complete1[20]
complete1[21] <= ROB:reorder.complete1[21]
complete1[22] <= ROB:reorder.complete1[22]
complete1[23] <= ROB:reorder.complete1[23]
complete1[24] <= ROB:reorder.complete1[24]
complete1[25] <= ROB:reorder.complete1[25]
complete1[26] <= ROB:reorder.complete1[26]
complete1[27] <= ROB:reorder.complete1[27]
complete1[28] <= ROB:reorder.complete1[28]
complete1[29] <= ROB:reorder.complete1[29]
complete1[30] <= ROB:reorder.complete1[30]
complete1[31] <= ROB:reorder.complete1[31]
complete1[32] <= ROB:reorder.complete1[32]
complete1[33] <= ROB:reorder.complete1[33]
complete1[34] <= ROB:reorder.complete1[34]
complete1[35] <= ROB:reorder.complete1[35]
complete1[36] <= ROB:reorder.complete1[36]
complete1[37] <= ROB:reorder.complete1[37]
complete2[0] <= ROB:reorder.complete2[0]
complete2[1] <= ROB:reorder.complete2[1]
complete2[2] <= ROB:reorder.complete2[2]
complete2[3] <= ROB:reorder.complete2[3]
complete2[4] <= ROB:reorder.complete2[4]
complete2[5] <= ROB:reorder.complete2[5]
complete2[6] <= ROB:reorder.complete2[6]
complete2[7] <= ROB:reorder.complete2[7]
complete2[8] <= ROB:reorder.complete2[8]
complete2[9] <= ROB:reorder.complete2[9]
complete2[10] <= ROB:reorder.complete2[10]
complete2[11] <= ROB:reorder.complete2[11]
complete2[12] <= ROB:reorder.complete2[12]
complete2[13] <= ROB:reorder.complete2[13]
complete2[14] <= ROB:reorder.complete2[14]
complete2[15] <= ROB:reorder.complete2[15]
complete2[16] <= ROB:reorder.complete2[16]
complete2[17] <= ROB:reorder.complete2[17]
complete2[18] <= ROB:reorder.complete2[18]
complete2[19] <= ROB:reorder.complete2[19]
complete2[20] <= ROB:reorder.complete2[20]
complete2[21] <= ROB:reorder.complete2[21]
complete2[22] <= ROB:reorder.complete2[22]
complete2[23] <= ROB:reorder.complete2[23]
complete2[24] <= ROB:reorder.complete2[24]
complete2[25] <= ROB:reorder.complete2[25]
complete2[26] <= ROB:reorder.complete2[26]
complete2[27] <= ROB:reorder.complete2[27]
complete2[28] <= ROB:reorder.complete2[28]
complete2[29] <= ROB:reorder.complete2[29]
complete2[30] <= ROB:reorder.complete2[30]
complete2[31] <= ROB:reorder.complete2[31]
complete2[32] <= ROB:reorder.complete2[32]
complete2[33] <= ROB:reorder.complete2[33]
complete2[34] <= ROB:reorder.complete2[34]
complete2[35] <= ROB:reorder.complete2[35]
complete2[36] <= ROB:reorder.complete2[36]
complete2[37] <= ROB:reorder.complete2[37]


|fetch_decode_rf|register_file:reg_file|registers:data_reg1
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
enable => data[24].ENA
enable => data[25].ENA
enable => data[26].ENA
enable => data[27].ENA
enable => data[28].ENA
enable => data[29].ENA
enable => data[30].ENA
enable => data[31].ENA
enable => data[32].ENA
enable => data[33].ENA
enable => data[34].ENA
enable => data[35].ENA
enable => data[36].ENA
enable => data[37].ENA
enable => data[38].ENA
enable => data[39].ENA
enable => data[40].ENA
enable => data[41].ENA
enable => data[42].ENA
enable => data[43].ENA
enable => data[44].ENA
enable => data[45].ENA
enable => data[46].ENA
enable => data[47].ENA
enable => data[48].ENA
enable => data[49].ENA
enable => data[50].ENA
enable => data[51].ENA
enable => data[52].ENA
enable => data[53].ENA
enable => data[54].ENA
enable => data[55].ENA
enable => data[56].ENA
enable => data[57].ENA
enable => data[58].ENA
enable => data[59].ENA
enable => data[60].ENA
enable => data[61].ENA
enable => data[62].ENA
enable => data[63].ENA
enable => data[64].ENA
enable => data[65].ENA
enable => data[66].ENA
enable => data[67].ENA
enable => data[68].ENA
enable => data[69].ENA
enable => data[70].ENA
enable => data[71].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
clk => data[36].CLK
clk => data[37].CLK
clk => data[38].CLK
clk => data[39].CLK
clk => data[40].CLK
clk => data[41].CLK
clk => data[42].CLK
clk => data[43].CLK
clk => data[44].CLK
clk => data[45].CLK
clk => data[46].CLK
clk => data[47].CLK
clk => data[48].CLK
clk => data[49].CLK
clk => data[50].CLK
clk => data[51].CLK
clk => data[52].CLK
clk => data[53].CLK
clk => data[54].CLK
clk => data[55].CLK
clk => data[56].CLK
clk => data[57].CLK
clk => data[58].CLK
clk => data[59].CLK
clk => data[60].CLK
clk => data[61].CLK
clk => data[62].CLK
clk => data[63].CLK
clk => data[64].CLK
clk => data[65].CLK
clk => data[66].CLK
clk => data[67].CLK
clk => data[68].CLK
clk => data[69].CLK
clk => data[70].CLK
clk => data[71].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR


|fetch_decode_rf|register_file:reg_file|registers:data_reg2
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
input[16] => data[16].DATAIN
input[17] => data[17].DATAIN
input[18] => data[18].DATAIN
input[19] => data[19].DATAIN
input[20] => data[20].DATAIN
input[21] => data[21].DATAIN
input[22] => data[22].DATAIN
input[23] => data[23].DATAIN
input[24] => data[24].DATAIN
input[25] => data[25].DATAIN
input[26] => data[26].DATAIN
input[27] => data[27].DATAIN
input[28] => data[28].DATAIN
input[29] => data[29].DATAIN
input[30] => data[30].DATAIN
input[31] => data[31].DATAIN
input[32] => data[32].DATAIN
input[33] => data[33].DATAIN
input[34] => data[34].DATAIN
input[35] => data[35].DATAIN
input[36] => data[36].DATAIN
input[37] => data[37].DATAIN
input[38] => data[38].DATAIN
input[39] => data[39].DATAIN
input[40] => data[40].DATAIN
input[41] => data[41].DATAIN
input[42] => data[42].DATAIN
input[43] => data[43].DATAIN
input[44] => data[44].DATAIN
input[45] => data[45].DATAIN
input[46] => data[46].DATAIN
input[47] => data[47].DATAIN
input[48] => data[48].DATAIN
input[49] => data[49].DATAIN
input[50] => data[50].DATAIN
input[51] => data[51].DATAIN
input[52] => data[52].DATAIN
input[53] => data[53].DATAIN
input[54] => data[54].DATAIN
input[55] => data[55].DATAIN
input[56] => data[56].DATAIN
input[57] => data[57].DATAIN
input[58] => data[58].DATAIN
input[59] => data[59].DATAIN
input[60] => data[60].DATAIN
input[61] => data[61].DATAIN
input[62] => data[62].DATAIN
input[63] => data[63].DATAIN
input[64] => data[64].DATAIN
input[65] => data[65].DATAIN
input[66] => data[66].DATAIN
input[67] => data[67].DATAIN
input[68] => data[68].DATAIN
input[69] => data[69].DATAIN
input[70] => data[70].DATAIN
input[71] => data[71].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
enable => data[16].ENA
enable => data[17].ENA
enable => data[18].ENA
enable => data[19].ENA
enable => data[20].ENA
enable => data[21].ENA
enable => data[22].ENA
enable => data[23].ENA
enable => data[24].ENA
enable => data[25].ENA
enable => data[26].ENA
enable => data[27].ENA
enable => data[28].ENA
enable => data[29].ENA
enable => data[30].ENA
enable => data[31].ENA
enable => data[32].ENA
enable => data[33].ENA
enable => data[34].ENA
enable => data[35].ENA
enable => data[36].ENA
enable => data[37].ENA
enable => data[38].ENA
enable => data[39].ENA
enable => data[40].ENA
enable => data[41].ENA
enable => data[42].ENA
enable => data[43].ENA
enable => data[44].ENA
enable => data[45].ENA
enable => data[46].ENA
enable => data[47].ENA
enable => data[48].ENA
enable => data[49].ENA
enable => data[50].ENA
enable => data[51].ENA
enable => data[52].ENA
enable => data[53].ENA
enable => data[54].ENA
enable => data[55].ENA
enable => data[56].ENA
enable => data[57].ENA
enable => data[58].ENA
enable => data[59].ENA
enable => data[60].ENA
enable => data[61].ENA
enable => data[62].ENA
enable => data[63].ENA
enable => data[64].ENA
enable => data[65].ENA
enable => data[66].ENA
enable => data[67].ENA
enable => data[68].ENA
enable => data[69].ENA
enable => data[70].ENA
enable => data[71].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= data[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= data[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= data[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= data[36].DB_MAX_OUTPUT_PORT_TYPE
output[37] <= data[37].DB_MAX_OUTPUT_PORT_TYPE
output[38] <= data[38].DB_MAX_OUTPUT_PORT_TYPE
output[39] <= data[39].DB_MAX_OUTPUT_PORT_TYPE
output[40] <= data[40].DB_MAX_OUTPUT_PORT_TYPE
output[41] <= data[41].DB_MAX_OUTPUT_PORT_TYPE
output[42] <= data[42].DB_MAX_OUTPUT_PORT_TYPE
output[43] <= data[43].DB_MAX_OUTPUT_PORT_TYPE
output[44] <= data[44].DB_MAX_OUTPUT_PORT_TYPE
output[45] <= data[45].DB_MAX_OUTPUT_PORT_TYPE
output[46] <= data[46].DB_MAX_OUTPUT_PORT_TYPE
output[47] <= data[47].DB_MAX_OUTPUT_PORT_TYPE
output[48] <= data[48].DB_MAX_OUTPUT_PORT_TYPE
output[49] <= data[49].DB_MAX_OUTPUT_PORT_TYPE
output[50] <= data[50].DB_MAX_OUTPUT_PORT_TYPE
output[51] <= data[51].DB_MAX_OUTPUT_PORT_TYPE
output[52] <= data[52].DB_MAX_OUTPUT_PORT_TYPE
output[53] <= data[53].DB_MAX_OUTPUT_PORT_TYPE
output[54] <= data[54].DB_MAX_OUTPUT_PORT_TYPE
output[55] <= data[55].DB_MAX_OUTPUT_PORT_TYPE
output[56] <= data[56].DB_MAX_OUTPUT_PORT_TYPE
output[57] <= data[57].DB_MAX_OUTPUT_PORT_TYPE
output[58] <= data[58].DB_MAX_OUTPUT_PORT_TYPE
output[59] <= data[59].DB_MAX_OUTPUT_PORT_TYPE
output[60] <= data[60].DB_MAX_OUTPUT_PORT_TYPE
output[61] <= data[61].DB_MAX_OUTPUT_PORT_TYPE
output[62] <= data[62].DB_MAX_OUTPUT_PORT_TYPE
output[63] <= data[63].DB_MAX_OUTPUT_PORT_TYPE
output[64] <= data[64].DB_MAX_OUTPUT_PORT_TYPE
output[65] <= data[65].DB_MAX_OUTPUT_PORT_TYPE
output[66] <= data[66].DB_MAX_OUTPUT_PORT_TYPE
output[67] <= data[67].DB_MAX_OUTPUT_PORT_TYPE
output[68] <= data[68].DB_MAX_OUTPUT_PORT_TYPE
output[69] <= data[69].DB_MAX_OUTPUT_PORT_TYPE
output[70] <= data[70].DB_MAX_OUTPUT_PORT_TYPE
output[71] <= data[71].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
clk => data[36].CLK
clk => data[37].CLK
clk => data[38].CLK
clk => data[39].CLK
clk => data[40].CLK
clk => data[41].CLK
clk => data[42].CLK
clk => data[43].CLK
clk => data[44].CLK
clk => data[45].CLK
clk => data[46].CLK
clk => data[47].CLK
clk => data[48].CLK
clk => data[49].CLK
clk => data[50].CLK
clk => data[51].CLK
clk => data[52].CLK
clk => data[53].CLK
clk => data[54].CLK
clk => data[55].CLK
clk => data[56].CLK
clk => data[57].CLK
clk => data[58].CLK
clk => data[59].CLK
clk => data[60].CLK
clk => data[61].CLK
clk => data[62].CLK
clk => data[63].CLK
clk => data[64].CLK
clk => data[65].CLK
clk => data[66].CLK
clk => data[67].CLK
clk => data[68].CLK
clk => data[69].CLK
clk => data[70].CLK
clk => data[71].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => data[16].ACLR
reset => data[17].ACLR
reset => data[18].ACLR
reset => data[19].ACLR
reset => data[20].ACLR
reset => data[21].ACLR
reset => data[22].ACLR
reset => data[23].ACLR
reset => data[24].ACLR
reset => data[25].ACLR
reset => data[26].ACLR
reset => data[27].ACLR
reset => data[28].ACLR
reset => data[29].ACLR
reset => data[30].ACLR
reset => data[31].ACLR
reset => data[32].ACLR
reset => data[33].ACLR
reset => data[34].ACLR
reset => data[35].ACLR
reset => data[36].ACLR
reset => data[37].ACLR
reset => data[38].ACLR
reset => data[39].ACLR
reset => data[40].ACLR
reset => data[41].ACLR
reset => data[42].ACLR
reset => data[43].ACLR
reset => data[44].ACLR
reset => data[45].ACLR
reset => data[46].ACLR
reset => data[47].ACLR
reset => data[48].ACLR
reset => data[49].ACLR
reset => data[50].ACLR
reset => data[51].ACLR
reset => data[52].ACLR
reset => data[53].ACLR
reset => data[54].ACLR
reset => data[55].ACLR
reset => data[56].ACLR
reset => data[57].ACLR
reset => data[58].ACLR
reset => data[59].ACLR
reset => data[60].ACLR
reset => data[61].ACLR
reset => data[62].ACLR
reset => data[63].ACLR
reset => data[64].ACLR
reset => data[65].ACLR
reset => data[66].ACLR
reset => data[67].ACLR
reset => data[68].ACLR
reset => data[69].ACLR
reset => data[70].ACLR
reset => data[71].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file
reset => registers:GEN_REG:0:REGX.reset
reset => registers:GEN_REG:0:VALD.reset
reset => registers:GEN_REG:1:REGX.reset
reset => registers:GEN_REG:1:VALD.reset
reset => registers:GEN_REG:2:REGX.reset
reset => registers:GEN_REG:2:VALD.reset
reset => registers:GEN_REG:3:REGX.reset
reset => registers:GEN_REG:3:VALD.reset
reset => registers:GEN_REG:4:REGX.reset
reset => registers:GEN_REG:4:VALD.reset
reset => registers:GEN_REG:5:REGX.reset
reset => registers:GEN_REG:5:VALD.reset
reset => registers:GEN_REG:6:REGX.reset
reset => registers:GEN_REG:6:VALD.reset
reset => registers:GEN_REG:7:REGX.reset
reset => registers:GEN_REG:7:VALD.reset
clk => registers:GEN_REG:0:REGX.clk
clk => registers:GEN_REG:0:VALD.clk
clk => registers:GEN_REG:1:REGX.clk
clk => registers:GEN_REG:1:VALD.clk
clk => registers:GEN_REG:2:REGX.clk
clk => registers:GEN_REG:2:VALD.clk
clk => registers:GEN_REG:3:REGX.clk
clk => registers:GEN_REG:3:VALD.clk
clk => registers:GEN_REG:4:REGX.clk
clk => registers:GEN_REG:4:VALD.clk
clk => registers:GEN_REG:5:REGX.clk
clk => registers:GEN_REG:5:VALD.clk
clk => registers:GEN_REG:6:REGX.clk
clk => registers:GEN_REG:6:VALD.clk
clk => registers:GEN_REG:7:REGX.clk
clk => registers:GEN_REG:7:VALD.clk
in_sel1[0] => ~NO_FANOUT~
in_sel1[1] => ~NO_FANOUT~
in_sel1[2] => ~NO_FANOUT~
in_sel2[0] => ~NO_FANOUT~
in_sel2[1] => ~NO_FANOUT~
in_sel2[2] => ~NO_FANOUT~
in_sel3[0] => ~NO_FANOUT~
in_sel3[1] => ~NO_FANOUT~
in_sel3[2] => ~NO_FANOUT~
in_sel4[0] => ~NO_FANOUT~
in_sel4[1] => ~NO_FANOUT~
in_sel4[2] => ~NO_FANOUT~
input1[0] => ~NO_FANOUT~
input1[1] => ~NO_FANOUT~
input1[2] => ~NO_FANOUT~
input1[3] => ~NO_FANOUT~
input1[4] => ~NO_FANOUT~
input1[5] => ~NO_FANOUT~
input1[6] => ~NO_FANOUT~
input1[7] => ~NO_FANOUT~
input1[8] => ~NO_FANOUT~
input1[9] => ~NO_FANOUT~
input1[10] => ~NO_FANOUT~
input1[11] => ~NO_FANOUT~
input1[12] => ~NO_FANOUT~
input1[13] => ~NO_FANOUT~
input1[14] => ~NO_FANOUT~
input1[15] => ~NO_FANOUT~
input2[0] => ~NO_FANOUT~
input2[1] => ~NO_FANOUT~
input2[2] => ~NO_FANOUT~
input2[3] => ~NO_FANOUT~
input2[4] => ~NO_FANOUT~
input2[5] => ~NO_FANOUT~
input2[6] => ~NO_FANOUT~
input2[7] => ~NO_FANOUT~
input2[8] => ~NO_FANOUT~
input2[9] => ~NO_FANOUT~
input2[10] => ~NO_FANOUT~
input2[11] => ~NO_FANOUT~
input2[12] => ~NO_FANOUT~
input2[13] => ~NO_FANOUT~
input2[14] => ~NO_FANOUT~
input2[15] => ~NO_FANOUT~
input3[0] => ~NO_FANOUT~
input3[1] => ~NO_FANOUT~
input3[2] => ~NO_FANOUT~
input3[3] => ~NO_FANOUT~
input3[4] => ~NO_FANOUT~
input3[5] => ~NO_FANOUT~
input3[6] => ~NO_FANOUT~
input3[7] => ~NO_FANOUT~
input3[8] => ~NO_FANOUT~
input3[9] => ~NO_FANOUT~
input3[10] => ~NO_FANOUT~
input3[11] => ~NO_FANOUT~
input3[12] => ~NO_FANOUT~
input3[13] => ~NO_FANOUT~
input3[14] => ~NO_FANOUT~
input3[15] => ~NO_FANOUT~
input4[0] => ~NO_FANOUT~
input4[1] => ~NO_FANOUT~
input4[2] => ~NO_FANOUT~
input4[3] => ~NO_FANOUT~
input4[4] => ~NO_FANOUT~
input4[5] => ~NO_FANOUT~
input4[6] => ~NO_FANOUT~
input4[7] => ~NO_FANOUT~
input4[8] => ~NO_FANOUT~
input4[9] => ~NO_FANOUT~
input4[10] => ~NO_FANOUT~
input4[11] => ~NO_FANOUT~
input4[12] => ~NO_FANOUT~
input4[13] => ~NO_FANOUT~
input4[14] => ~NO_FANOUT~
input4[15] => ~NO_FANOUT~
wren1 => ~NO_FANOUT~
wren2 => ~NO_FANOUT~
wren3 => ~NO_FANOUT~
wren4 => ~NO_FANOUT~
validity_in[7][0] => registers:GEN_REG:7:VALD.input[0]
validity_in[6][0] => registers:GEN_REG:6:VALD.input[0]
validity_in[5][0] => registers:GEN_REG:5:VALD.input[0]
validity_in[4][0] => registers:GEN_REG:4:VALD.input[0]
validity_in[3][0] => registers:GEN_REG:3:VALD.input[0]
validity_in[2][0] => registers:GEN_REG:2:VALD.input[0]
validity_in[1][0] => registers:GEN_REG:1:VALD.input[0]
validity_in[0][0] => registers:GEN_REG:0:VALD.input[0]
val_en_ch[7][0] => registers:GEN_REG:7:VALD.enable
val_en_ch[6][0] => registers:GEN_REG:6:VALD.enable
val_en_ch[5][0] => registers:GEN_REG:5:VALD.enable
val_en_ch[4][0] => registers:GEN_REG:4:VALD.enable
val_en_ch[3][0] => registers:GEN_REG:3:VALD.enable
val_en_ch[2][0] => registers:GEN_REG:2:VALD.enable
val_en_ch[1][0] => registers:GEN_REG:1:VALD.enable
val_en_ch[0][0] => registers:GEN_REG:0:VALD.enable
output1[0] <= multiplexer:mux1.output[0]
output1[1] <= multiplexer:mux1.output[1]
output1[2] <= multiplexer:mux1.output[2]
output1[3] <= multiplexer:mux1.output[3]
output1[4] <= multiplexer:mux1.output[4]
output1[5] <= multiplexer:mux1.output[5]
output1[6] <= multiplexer:mux1.output[6]
output1[7] <= multiplexer:mux1.output[7]
output1[8] <= multiplexer:mux1.output[8]
output1[9] <= multiplexer:mux1.output[9]
output1[10] <= multiplexer:mux1.output[10]
output1[11] <= multiplexer:mux1.output[11]
output1[12] <= multiplexer:mux1.output[12]
output1[13] <= multiplexer:mux1.output[13]
output1[14] <= multiplexer:mux1.output[14]
output1[15] <= multiplexer:mux1.output[15]
output1[16] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
output2[0] <= multiplexer:mux2.output[0]
output2[1] <= multiplexer:mux2.output[1]
output2[2] <= multiplexer:mux2.output[2]
output2[3] <= multiplexer:mux2.output[3]
output2[4] <= multiplexer:mux2.output[4]
output2[5] <= multiplexer:mux2.output[5]
output2[6] <= multiplexer:mux2.output[6]
output2[7] <= multiplexer:mux2.output[7]
output2[8] <= multiplexer:mux2.output[8]
output2[9] <= multiplexer:mux2.output[9]
output2[10] <= multiplexer:mux2.output[10]
output2[11] <= multiplexer:mux2.output[11]
output2[12] <= multiplexer:mux2.output[12]
output2[13] <= multiplexer:mux2.output[13]
output2[14] <= multiplexer:mux2.output[14]
output2[15] <= multiplexer:mux2.output[15]
output2[16] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output3[0] <= multiplexer:mux3.output[0]
output3[1] <= multiplexer:mux3.output[1]
output3[2] <= multiplexer:mux3.output[2]
output3[3] <= multiplexer:mux3.output[3]
output3[4] <= multiplexer:mux3.output[4]
output3[5] <= multiplexer:mux3.output[5]
output3[6] <= multiplexer:mux3.output[6]
output3[7] <= multiplexer:mux3.output[7]
output3[8] <= multiplexer:mux3.output[8]
output3[9] <= multiplexer:mux3.output[9]
output3[10] <= multiplexer:mux3.output[10]
output3[11] <= multiplexer:mux3.output[11]
output3[12] <= multiplexer:mux3.output[12]
output3[13] <= multiplexer:mux3.output[13]
output3[14] <= multiplexer:mux3.output[14]
output3[15] <= multiplexer:mux3.output[15]
output3[16] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output4[0] <= multiplexer:mux4.output[0]
output4[1] <= multiplexer:mux4.output[1]
output4[2] <= multiplexer:mux4.output[2]
output4[3] <= multiplexer:mux4.output[3]
output4[4] <= multiplexer:mux4.output[4]
output4[5] <= multiplexer:mux4.output[5]
output4[6] <= multiplexer:mux4.output[6]
output4[7] <= multiplexer:mux4.output[7]
output4[8] <= multiplexer:mux4.output[8]
output4[9] <= multiplexer:mux4.output[9]
output4[10] <= multiplexer:mux4.output[10]
output4[11] <= multiplexer:mux4.output[11]
output4[12] <= multiplexer:mux4.output[12]
output4[13] <= multiplexer:mux4.output[13]
output4[14] <= multiplexer:mux4.output[14]
output4[15] <= multiplexer:mux4.output[15]
output4[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
osel1[0] => Mux0.IN2
osel1[0] => multiplexer:mux1.sel[0]
osel1[1] => Mux0.IN1
osel1[1] => multiplexer:mux1.sel[1]
osel1[2] => Mux0.IN0
osel1[2] => multiplexer:mux1.sel[2]
osel2[0] => Mux5.IN2
osel2[0] => multiplexer:mux2.sel[0]
osel2[1] => Mux5.IN1
osel2[1] => multiplexer:mux2.sel[1]
osel2[2] => Mux5.IN0
osel2[2] => multiplexer:mux2.sel[2]
osel3[0] => Mux6.IN2
osel3[0] => multiplexer:mux3.sel[0]
osel3[1] => Mux6.IN1
osel3[1] => multiplexer:mux3.sel[1]
osel3[2] => Mux6.IN0
osel3[2] => multiplexer:mux3.sel[2]
osel4[0] => Mux7.IN2
osel4[0] => multiplexer:mux4.sel[0]
osel4[1] => Mux7.IN1
osel4[1] => multiplexer:mux4.sel[1]
osel4[2] => Mux7.IN0
osel4[2] => multiplexer:mux4.sel[2]


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:0:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:0:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:1:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:1:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:2:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:2:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:3:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:3:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:4:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:4:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:5:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:5:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:6:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:6:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:7:REGX
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|registers:\GEN_REG:7:VALD
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|multiplexer:mux1
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
input[7][0] => Mux15.IN7
input[7][1] => Mux14.IN7
input[7][2] => Mux13.IN7
input[7][3] => Mux12.IN7
input[7][4] => Mux11.IN7
input[7][5] => Mux10.IN7
input[7][6] => Mux9.IN7
input[7][7] => Mux8.IN7
input[7][8] => Mux7.IN7
input[7][9] => Mux6.IN7
input[7][10] => Mux5.IN7
input[7][11] => Mux4.IN7
input[7][12] => Mux3.IN7
input[7][13] => Mux2.IN7
input[7][14] => Mux1.IN7
input[7][15] => Mux0.IN7
input[6][0] => Mux15.IN6
input[6][1] => Mux14.IN6
input[6][2] => Mux13.IN6
input[6][3] => Mux12.IN6
input[6][4] => Mux11.IN6
input[6][5] => Mux10.IN6
input[6][6] => Mux9.IN6
input[6][7] => Mux8.IN6
input[6][8] => Mux7.IN6
input[6][9] => Mux6.IN6
input[6][10] => Mux5.IN6
input[6][11] => Mux4.IN6
input[6][12] => Mux3.IN6
input[6][13] => Mux2.IN6
input[6][14] => Mux1.IN6
input[6][15] => Mux0.IN6
input[5][0] => Mux15.IN5
input[5][1] => Mux14.IN5
input[5][2] => Mux13.IN5
input[5][3] => Mux12.IN5
input[5][4] => Mux11.IN5
input[5][5] => Mux10.IN5
input[5][6] => Mux9.IN5
input[5][7] => Mux8.IN5
input[5][8] => Mux7.IN5
input[5][9] => Mux6.IN5
input[5][10] => Mux5.IN5
input[5][11] => Mux4.IN5
input[5][12] => Mux3.IN5
input[5][13] => Mux2.IN5
input[5][14] => Mux1.IN5
input[5][15] => Mux0.IN5
input[4][0] => Mux15.IN4
input[4][1] => Mux14.IN4
input[4][2] => Mux13.IN4
input[4][3] => Mux12.IN4
input[4][4] => Mux11.IN4
input[4][5] => Mux10.IN4
input[4][6] => Mux9.IN4
input[4][7] => Mux8.IN4
input[4][8] => Mux7.IN4
input[4][9] => Mux6.IN4
input[4][10] => Mux5.IN4
input[4][11] => Mux4.IN4
input[4][12] => Mux3.IN4
input[4][13] => Mux2.IN4
input[4][14] => Mux1.IN4
input[4][15] => Mux0.IN4
input[3][0] => Mux15.IN3
input[3][1] => Mux14.IN3
input[3][2] => Mux13.IN3
input[3][3] => Mux12.IN3
input[3][4] => Mux11.IN3
input[3][5] => Mux10.IN3
input[3][6] => Mux9.IN3
input[3][7] => Mux8.IN3
input[3][8] => Mux7.IN3
input[3][9] => Mux6.IN3
input[3][10] => Mux5.IN3
input[3][11] => Mux4.IN3
input[3][12] => Mux3.IN3
input[3][13] => Mux2.IN3
input[3][14] => Mux1.IN3
input[3][15] => Mux0.IN3
input[2][0] => Mux15.IN2
input[2][1] => Mux14.IN2
input[2][2] => Mux13.IN2
input[2][3] => Mux12.IN2
input[2][4] => Mux11.IN2
input[2][5] => Mux10.IN2
input[2][6] => Mux9.IN2
input[2][7] => Mux8.IN2
input[2][8] => Mux7.IN2
input[2][9] => Mux6.IN2
input[2][10] => Mux5.IN2
input[2][11] => Mux4.IN2
input[2][12] => Mux3.IN2
input[2][13] => Mux2.IN2
input[2][14] => Mux1.IN2
input[2][15] => Mux0.IN2
input[1][0] => Mux15.IN1
input[1][1] => Mux14.IN1
input[1][2] => Mux13.IN1
input[1][3] => Mux12.IN1
input[1][4] => Mux11.IN1
input[1][5] => Mux10.IN1
input[1][6] => Mux9.IN1
input[1][7] => Mux8.IN1
input[1][8] => Mux7.IN1
input[1][9] => Mux6.IN1
input[1][10] => Mux5.IN1
input[1][11] => Mux4.IN1
input[1][12] => Mux3.IN1
input[1][13] => Mux2.IN1
input[1][14] => Mux1.IN1
input[1][15] => Mux0.IN1
input[0][0] => Mux15.IN0
input[0][1] => Mux14.IN0
input[0][2] => Mux13.IN0
input[0][3] => Mux12.IN0
input[0][4] => Mux11.IN0
input[0][5] => Mux10.IN0
input[0][6] => Mux9.IN0
input[0][7] => Mux8.IN0
input[0][8] => Mux7.IN0
input[0][9] => Mux6.IN0
input[0][10] => Mux5.IN0
input[0][11] => Mux4.IN0
input[0][12] => Mux3.IN0
input[0][13] => Mux2.IN0
input[0][14] => Mux1.IN0
input[0][15] => Mux0.IN0
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|multiplexer:mux2
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
input[7][0] => Mux15.IN7
input[7][1] => Mux14.IN7
input[7][2] => Mux13.IN7
input[7][3] => Mux12.IN7
input[7][4] => Mux11.IN7
input[7][5] => Mux10.IN7
input[7][6] => Mux9.IN7
input[7][7] => Mux8.IN7
input[7][8] => Mux7.IN7
input[7][9] => Mux6.IN7
input[7][10] => Mux5.IN7
input[7][11] => Mux4.IN7
input[7][12] => Mux3.IN7
input[7][13] => Mux2.IN7
input[7][14] => Mux1.IN7
input[7][15] => Mux0.IN7
input[6][0] => Mux15.IN6
input[6][1] => Mux14.IN6
input[6][2] => Mux13.IN6
input[6][3] => Mux12.IN6
input[6][4] => Mux11.IN6
input[6][5] => Mux10.IN6
input[6][6] => Mux9.IN6
input[6][7] => Mux8.IN6
input[6][8] => Mux7.IN6
input[6][9] => Mux6.IN6
input[6][10] => Mux5.IN6
input[6][11] => Mux4.IN6
input[6][12] => Mux3.IN6
input[6][13] => Mux2.IN6
input[6][14] => Mux1.IN6
input[6][15] => Mux0.IN6
input[5][0] => Mux15.IN5
input[5][1] => Mux14.IN5
input[5][2] => Mux13.IN5
input[5][3] => Mux12.IN5
input[5][4] => Mux11.IN5
input[5][5] => Mux10.IN5
input[5][6] => Mux9.IN5
input[5][7] => Mux8.IN5
input[5][8] => Mux7.IN5
input[5][9] => Mux6.IN5
input[5][10] => Mux5.IN5
input[5][11] => Mux4.IN5
input[5][12] => Mux3.IN5
input[5][13] => Mux2.IN5
input[5][14] => Mux1.IN5
input[5][15] => Mux0.IN5
input[4][0] => Mux15.IN4
input[4][1] => Mux14.IN4
input[4][2] => Mux13.IN4
input[4][3] => Mux12.IN4
input[4][4] => Mux11.IN4
input[4][5] => Mux10.IN4
input[4][6] => Mux9.IN4
input[4][7] => Mux8.IN4
input[4][8] => Mux7.IN4
input[4][9] => Mux6.IN4
input[4][10] => Mux5.IN4
input[4][11] => Mux4.IN4
input[4][12] => Mux3.IN4
input[4][13] => Mux2.IN4
input[4][14] => Mux1.IN4
input[4][15] => Mux0.IN4
input[3][0] => Mux15.IN3
input[3][1] => Mux14.IN3
input[3][2] => Mux13.IN3
input[3][3] => Mux12.IN3
input[3][4] => Mux11.IN3
input[3][5] => Mux10.IN3
input[3][6] => Mux9.IN3
input[3][7] => Mux8.IN3
input[3][8] => Mux7.IN3
input[3][9] => Mux6.IN3
input[3][10] => Mux5.IN3
input[3][11] => Mux4.IN3
input[3][12] => Mux3.IN3
input[3][13] => Mux2.IN3
input[3][14] => Mux1.IN3
input[3][15] => Mux0.IN3
input[2][0] => Mux15.IN2
input[2][1] => Mux14.IN2
input[2][2] => Mux13.IN2
input[2][3] => Mux12.IN2
input[2][4] => Mux11.IN2
input[2][5] => Mux10.IN2
input[2][6] => Mux9.IN2
input[2][7] => Mux8.IN2
input[2][8] => Mux7.IN2
input[2][9] => Mux6.IN2
input[2][10] => Mux5.IN2
input[2][11] => Mux4.IN2
input[2][12] => Mux3.IN2
input[2][13] => Mux2.IN2
input[2][14] => Mux1.IN2
input[2][15] => Mux0.IN2
input[1][0] => Mux15.IN1
input[1][1] => Mux14.IN1
input[1][2] => Mux13.IN1
input[1][3] => Mux12.IN1
input[1][4] => Mux11.IN1
input[1][5] => Mux10.IN1
input[1][6] => Mux9.IN1
input[1][7] => Mux8.IN1
input[1][8] => Mux7.IN1
input[1][9] => Mux6.IN1
input[1][10] => Mux5.IN1
input[1][11] => Mux4.IN1
input[1][12] => Mux3.IN1
input[1][13] => Mux2.IN1
input[1][14] => Mux1.IN1
input[1][15] => Mux0.IN1
input[0][0] => Mux15.IN0
input[0][1] => Mux14.IN0
input[0][2] => Mux13.IN0
input[0][3] => Mux12.IN0
input[0][4] => Mux11.IN0
input[0][5] => Mux10.IN0
input[0][6] => Mux9.IN0
input[0][7] => Mux8.IN0
input[0][8] => Mux7.IN0
input[0][9] => Mux6.IN0
input[0][10] => Mux5.IN0
input[0][11] => Mux4.IN0
input[0][12] => Mux3.IN0
input[0][13] => Mux2.IN0
input[0][14] => Mux1.IN0
input[0][15] => Mux0.IN0
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|multiplexer:mux3
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
input[7][0] => Mux15.IN7
input[7][1] => Mux14.IN7
input[7][2] => Mux13.IN7
input[7][3] => Mux12.IN7
input[7][4] => Mux11.IN7
input[7][5] => Mux10.IN7
input[7][6] => Mux9.IN7
input[7][7] => Mux8.IN7
input[7][8] => Mux7.IN7
input[7][9] => Mux6.IN7
input[7][10] => Mux5.IN7
input[7][11] => Mux4.IN7
input[7][12] => Mux3.IN7
input[7][13] => Mux2.IN7
input[7][14] => Mux1.IN7
input[7][15] => Mux0.IN7
input[6][0] => Mux15.IN6
input[6][1] => Mux14.IN6
input[6][2] => Mux13.IN6
input[6][3] => Mux12.IN6
input[6][4] => Mux11.IN6
input[6][5] => Mux10.IN6
input[6][6] => Mux9.IN6
input[6][7] => Mux8.IN6
input[6][8] => Mux7.IN6
input[6][9] => Mux6.IN6
input[6][10] => Mux5.IN6
input[6][11] => Mux4.IN6
input[6][12] => Mux3.IN6
input[6][13] => Mux2.IN6
input[6][14] => Mux1.IN6
input[6][15] => Mux0.IN6
input[5][0] => Mux15.IN5
input[5][1] => Mux14.IN5
input[5][2] => Mux13.IN5
input[5][3] => Mux12.IN5
input[5][4] => Mux11.IN5
input[5][5] => Mux10.IN5
input[5][6] => Mux9.IN5
input[5][7] => Mux8.IN5
input[5][8] => Mux7.IN5
input[5][9] => Mux6.IN5
input[5][10] => Mux5.IN5
input[5][11] => Mux4.IN5
input[5][12] => Mux3.IN5
input[5][13] => Mux2.IN5
input[5][14] => Mux1.IN5
input[5][15] => Mux0.IN5
input[4][0] => Mux15.IN4
input[4][1] => Mux14.IN4
input[4][2] => Mux13.IN4
input[4][3] => Mux12.IN4
input[4][4] => Mux11.IN4
input[4][5] => Mux10.IN4
input[4][6] => Mux9.IN4
input[4][7] => Mux8.IN4
input[4][8] => Mux7.IN4
input[4][9] => Mux6.IN4
input[4][10] => Mux5.IN4
input[4][11] => Mux4.IN4
input[4][12] => Mux3.IN4
input[4][13] => Mux2.IN4
input[4][14] => Mux1.IN4
input[4][15] => Mux0.IN4
input[3][0] => Mux15.IN3
input[3][1] => Mux14.IN3
input[3][2] => Mux13.IN3
input[3][3] => Mux12.IN3
input[3][4] => Mux11.IN3
input[3][5] => Mux10.IN3
input[3][6] => Mux9.IN3
input[3][7] => Mux8.IN3
input[3][8] => Mux7.IN3
input[3][9] => Mux6.IN3
input[3][10] => Mux5.IN3
input[3][11] => Mux4.IN3
input[3][12] => Mux3.IN3
input[3][13] => Mux2.IN3
input[3][14] => Mux1.IN3
input[3][15] => Mux0.IN3
input[2][0] => Mux15.IN2
input[2][1] => Mux14.IN2
input[2][2] => Mux13.IN2
input[2][3] => Mux12.IN2
input[2][4] => Mux11.IN2
input[2][5] => Mux10.IN2
input[2][6] => Mux9.IN2
input[2][7] => Mux8.IN2
input[2][8] => Mux7.IN2
input[2][9] => Mux6.IN2
input[2][10] => Mux5.IN2
input[2][11] => Mux4.IN2
input[2][12] => Mux3.IN2
input[2][13] => Mux2.IN2
input[2][14] => Mux1.IN2
input[2][15] => Mux0.IN2
input[1][0] => Mux15.IN1
input[1][1] => Mux14.IN1
input[1][2] => Mux13.IN1
input[1][3] => Mux12.IN1
input[1][4] => Mux11.IN1
input[1][5] => Mux10.IN1
input[1][6] => Mux9.IN1
input[1][7] => Mux8.IN1
input[1][8] => Mux7.IN1
input[1][9] => Mux6.IN1
input[1][10] => Mux5.IN1
input[1][11] => Mux4.IN1
input[1][12] => Mux3.IN1
input[1][13] => Mux2.IN1
input[1][14] => Mux1.IN1
input[1][15] => Mux0.IN1
input[0][0] => Mux15.IN0
input[0][1] => Mux14.IN0
input[0][2] => Mux13.IN0
input[0][3] => Mux12.IN0
input[0][4] => Mux11.IN0
input[0][5] => Mux10.IN0
input[0][6] => Mux9.IN0
input[0][7] => Mux8.IN0
input[0][8] => Mux7.IN0
input[0][9] => Mux6.IN0
input[0][10] => Mux5.IN0
input[0][11] => Mux4.IN0
input[0][12] => Mux3.IN0
input[0][13] => Mux2.IN0
input[0][14] => Mux1.IN0
input[0][15] => Mux0.IN0
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|fetch_decode_rf|register_file:reg_file|ARF:ar_file|multiplexer:mux4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
input[7][0] => Mux15.IN7
input[7][1] => Mux14.IN7
input[7][2] => Mux13.IN7
input[7][3] => Mux12.IN7
input[7][4] => Mux11.IN7
input[7][5] => Mux10.IN7
input[7][6] => Mux9.IN7
input[7][7] => Mux8.IN7
input[7][8] => Mux7.IN7
input[7][9] => Mux6.IN7
input[7][10] => Mux5.IN7
input[7][11] => Mux4.IN7
input[7][12] => Mux3.IN7
input[7][13] => Mux2.IN7
input[7][14] => Mux1.IN7
input[7][15] => Mux0.IN7
input[6][0] => Mux15.IN6
input[6][1] => Mux14.IN6
input[6][2] => Mux13.IN6
input[6][3] => Mux12.IN6
input[6][4] => Mux11.IN6
input[6][5] => Mux10.IN6
input[6][6] => Mux9.IN6
input[6][7] => Mux8.IN6
input[6][8] => Mux7.IN6
input[6][9] => Mux6.IN6
input[6][10] => Mux5.IN6
input[6][11] => Mux4.IN6
input[6][12] => Mux3.IN6
input[6][13] => Mux2.IN6
input[6][14] => Mux1.IN6
input[6][15] => Mux0.IN6
input[5][0] => Mux15.IN5
input[5][1] => Mux14.IN5
input[5][2] => Mux13.IN5
input[5][3] => Mux12.IN5
input[5][4] => Mux11.IN5
input[5][5] => Mux10.IN5
input[5][6] => Mux9.IN5
input[5][7] => Mux8.IN5
input[5][8] => Mux7.IN5
input[5][9] => Mux6.IN5
input[5][10] => Mux5.IN5
input[5][11] => Mux4.IN5
input[5][12] => Mux3.IN5
input[5][13] => Mux2.IN5
input[5][14] => Mux1.IN5
input[5][15] => Mux0.IN5
input[4][0] => Mux15.IN4
input[4][1] => Mux14.IN4
input[4][2] => Mux13.IN4
input[4][3] => Mux12.IN4
input[4][4] => Mux11.IN4
input[4][5] => Mux10.IN4
input[4][6] => Mux9.IN4
input[4][7] => Mux8.IN4
input[4][8] => Mux7.IN4
input[4][9] => Mux6.IN4
input[4][10] => Mux5.IN4
input[4][11] => Mux4.IN4
input[4][12] => Mux3.IN4
input[4][13] => Mux2.IN4
input[4][14] => Mux1.IN4
input[4][15] => Mux0.IN4
input[3][0] => Mux15.IN3
input[3][1] => Mux14.IN3
input[3][2] => Mux13.IN3
input[3][3] => Mux12.IN3
input[3][4] => Mux11.IN3
input[3][5] => Mux10.IN3
input[3][6] => Mux9.IN3
input[3][7] => Mux8.IN3
input[3][8] => Mux7.IN3
input[3][9] => Mux6.IN3
input[3][10] => Mux5.IN3
input[3][11] => Mux4.IN3
input[3][12] => Mux3.IN3
input[3][13] => Mux2.IN3
input[3][14] => Mux1.IN3
input[3][15] => Mux0.IN3
input[2][0] => Mux15.IN2
input[2][1] => Mux14.IN2
input[2][2] => Mux13.IN2
input[2][3] => Mux12.IN2
input[2][4] => Mux11.IN2
input[2][5] => Mux10.IN2
input[2][6] => Mux9.IN2
input[2][7] => Mux8.IN2
input[2][8] => Mux7.IN2
input[2][9] => Mux6.IN2
input[2][10] => Mux5.IN2
input[2][11] => Mux4.IN2
input[2][12] => Mux3.IN2
input[2][13] => Mux2.IN2
input[2][14] => Mux1.IN2
input[2][15] => Mux0.IN2
input[1][0] => Mux15.IN1
input[1][1] => Mux14.IN1
input[1][2] => Mux13.IN1
input[1][3] => Mux12.IN1
input[1][4] => Mux11.IN1
input[1][5] => Mux10.IN1
input[1][6] => Mux9.IN1
input[1][7] => Mux8.IN1
input[1][8] => Mux7.IN1
input[1][9] => Mux6.IN1
input[1][10] => Mux5.IN1
input[1][11] => Mux4.IN1
input[1][12] => Mux3.IN1
input[1][13] => Mux2.IN1
input[1][14] => Mux1.IN1
input[1][15] => Mux0.IN1
input[0][0] => Mux15.IN0
input[0][1] => Mux14.IN0
input[0][2] => Mux13.IN0
input[0][3] => Mux12.IN0
input[0][4] => Mux11.IN0
input[0][5] => Mux10.IN0
input[0][6] => Mux9.IN0
input[0][7] => Mux8.IN0
input[0][8] => Mux7.IN0
input[0][9] => Mux6.IN0
input[0][10] => Mux5.IN0
input[0][11] => Mux4.IN0
input[0][12] => Mux3.IN0
input[0][13] => Mux2.IN0
input[0][14] => Mux1.IN0
input[0][15] => Mux0.IN0
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8


|fetch_decode_rf|register_file:reg_file|ROB:reorder
reset => registers:GEN_REG:0:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:0:BUSY.reset
reset => registers:GEN_REG:0:VALIDITY.reset
reset => registers:GEN_REG:0:DATA.reset
reset => registers:GEN_REG:0:R_AFFECTED.reset
reset => registers:GEN_REG:0:MEM_AFFECTED.reset
reset => registers:GEN_REG:0:IF_WB.reset
reset => registers:GEN_REG:1:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:1:BUSY.reset
reset => registers:GEN_REG:1:VALIDITY.reset
reset => registers:GEN_REG:1:DATA.reset
reset => registers:GEN_REG:1:R_AFFECTED.reset
reset => registers:GEN_REG:1:MEM_AFFECTED.reset
reset => registers:GEN_REG:1:IF_WB.reset
reset => registers:GEN_REG:2:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:2:BUSY.reset
reset => registers:GEN_REG:2:VALIDITY.reset
reset => registers:GEN_REG:2:DATA.reset
reset => registers:GEN_REG:2:R_AFFECTED.reset
reset => registers:GEN_REG:2:MEM_AFFECTED.reset
reset => registers:GEN_REG:2:IF_WB.reset
reset => registers:GEN_REG:3:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:3:BUSY.reset
reset => registers:GEN_REG:3:VALIDITY.reset
reset => registers:GEN_REG:3:DATA.reset
reset => registers:GEN_REG:3:R_AFFECTED.reset
reset => registers:GEN_REG:3:MEM_AFFECTED.reset
reset => registers:GEN_REG:3:IF_WB.reset
reset => registers:GEN_REG:4:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:4:BUSY.reset
reset => registers:GEN_REG:4:VALIDITY.reset
reset => registers:GEN_REG:4:DATA.reset
reset => registers:GEN_REG:4:R_AFFECTED.reset
reset => registers:GEN_REG:4:MEM_AFFECTED.reset
reset => registers:GEN_REG:4:IF_WB.reset
reset => registers:GEN_REG:5:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:5:BUSY.reset
reset => registers:GEN_REG:5:VALIDITY.reset
reset => registers:GEN_REG:5:DATA.reset
reset => registers:GEN_REG:5:R_AFFECTED.reset
reset => registers:GEN_REG:5:MEM_AFFECTED.reset
reset => registers:GEN_REG:5:IF_WB.reset
reset => registers:GEN_REG:6:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:6:BUSY.reset
reset => registers:GEN_REG:6:VALIDITY.reset
reset => registers:GEN_REG:6:DATA.reset
reset => registers:GEN_REG:6:R_AFFECTED.reset
reset => registers:GEN_REG:6:MEM_AFFECTED.reset
reset => registers:GEN_REG:6:IF_WB.reset
reset => registers:GEN_REG:7:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:7:BUSY.reset
reset => registers:GEN_REG:7:VALIDITY.reset
reset => registers:GEN_REG:7:DATA.reset
reset => registers:GEN_REG:7:R_AFFECTED.reset
reset => registers:GEN_REG:7:MEM_AFFECTED.reset
reset => registers:GEN_REG:7:IF_WB.reset
reset => registers:GEN_REG:8:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:8:BUSY.reset
reset => registers:GEN_REG:8:VALIDITY.reset
reset => registers:GEN_REG:8:DATA.reset
reset => registers:GEN_REG:8:R_AFFECTED.reset
reset => registers:GEN_REG:8:MEM_AFFECTED.reset
reset => registers:GEN_REG:8:IF_WB.reset
reset => registers:GEN_REG:9:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:9:BUSY.reset
reset => registers:GEN_REG:9:VALIDITY.reset
reset => registers:GEN_REG:9:DATA.reset
reset => registers:GEN_REG:9:R_AFFECTED.reset
reset => registers:GEN_REG:9:MEM_AFFECTED.reset
reset => registers:GEN_REG:9:IF_WB.reset
reset => registers:GEN_REG:10:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:10:BUSY.reset
reset => registers:GEN_REG:10:VALIDITY.reset
reset => registers:GEN_REG:10:DATA.reset
reset => registers:GEN_REG:10:R_AFFECTED.reset
reset => registers:GEN_REG:10:MEM_AFFECTED.reset
reset => registers:GEN_REG:10:IF_WB.reset
reset => registers:GEN_REG:11:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:11:BUSY.reset
reset => registers:GEN_REG:11:VALIDITY.reset
reset => registers:GEN_REG:11:DATA.reset
reset => registers:GEN_REG:11:R_AFFECTED.reset
reset => registers:GEN_REG:11:MEM_AFFECTED.reset
reset => registers:GEN_REG:11:IF_WB.reset
reset => registers:GEN_REG:12:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:12:BUSY.reset
reset => registers:GEN_REG:12:VALIDITY.reset
reset => registers:GEN_REG:12:DATA.reset
reset => registers:GEN_REG:12:R_AFFECTED.reset
reset => registers:GEN_REG:12:MEM_AFFECTED.reset
reset => registers:GEN_REG:12:IF_WB.reset
reset => registers:GEN_REG:13:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:13:BUSY.reset
reset => registers:GEN_REG:13:VALIDITY.reset
reset => registers:GEN_REG:13:DATA.reset
reset => registers:GEN_REG:13:R_AFFECTED.reset
reset => registers:GEN_REG:13:MEM_AFFECTED.reset
reset => registers:GEN_REG:13:IF_WB.reset
reset => registers:GEN_REG:14:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:14:BUSY.reset
reset => registers:GEN_REG:14:VALIDITY.reset
reset => registers:GEN_REG:14:DATA.reset
reset => registers:GEN_REG:14:R_AFFECTED.reset
reset => registers:GEN_REG:14:MEM_AFFECTED.reset
reset => registers:GEN_REG:14:IF_WB.reset
reset => registers:GEN_REG:15:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:15:BUSY.reset
reset => registers:GEN_REG:15:VALIDITY.reset
reset => registers:GEN_REG:15:DATA.reset
reset => registers:GEN_REG:15:R_AFFECTED.reset
reset => registers:GEN_REG:15:MEM_AFFECTED.reset
reset => registers:GEN_REG:15:IF_WB.reset
reset => registers:GEN_REG:16:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:16:BUSY.reset
reset => registers:GEN_REG:16:VALIDITY.reset
reset => registers:GEN_REG:16:DATA.reset
reset => registers:GEN_REG:16:R_AFFECTED.reset
reset => registers:GEN_REG:16:MEM_AFFECTED.reset
reset => registers:GEN_REG:16:IF_WB.reset
reset => registers:GEN_REG:17:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:17:BUSY.reset
reset => registers:GEN_REG:17:VALIDITY.reset
reset => registers:GEN_REG:17:DATA.reset
reset => registers:GEN_REG:17:R_AFFECTED.reset
reset => registers:GEN_REG:17:MEM_AFFECTED.reset
reset => registers:GEN_REG:17:IF_WB.reset
reset => registers:GEN_REG:18:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:18:BUSY.reset
reset => registers:GEN_REG:18:VALIDITY.reset
reset => registers:GEN_REG:18:DATA.reset
reset => registers:GEN_REG:18:R_AFFECTED.reset
reset => registers:GEN_REG:18:MEM_AFFECTED.reset
reset => registers:GEN_REG:18:IF_WB.reset
reset => registers:GEN_REG:19:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:19:BUSY.reset
reset => registers:GEN_REG:19:VALIDITY.reset
reset => registers:GEN_REG:19:DATA.reset
reset => registers:GEN_REG:19:R_AFFECTED.reset
reset => registers:GEN_REG:19:MEM_AFFECTED.reset
reset => registers:GEN_REG:19:IF_WB.reset
reset => registers:GEN_REG:20:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:20:BUSY.reset
reset => registers:GEN_REG:20:VALIDITY.reset
reset => registers:GEN_REG:20:DATA.reset
reset => registers:GEN_REG:20:R_AFFECTED.reset
reset => registers:GEN_REG:20:MEM_AFFECTED.reset
reset => registers:GEN_REG:20:IF_WB.reset
reset => registers:GEN_REG:21:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:21:BUSY.reset
reset => registers:GEN_REG:21:VALIDITY.reset
reset => registers:GEN_REG:21:DATA.reset
reset => registers:GEN_REG:21:R_AFFECTED.reset
reset => registers:GEN_REG:21:MEM_AFFECTED.reset
reset => registers:GEN_REG:21:IF_WB.reset
reset => registers:GEN_REG:22:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:22:BUSY.reset
reset => registers:GEN_REG:22:VALIDITY.reset
reset => registers:GEN_REG:22:DATA.reset
reset => registers:GEN_REG:22:R_AFFECTED.reset
reset => registers:GEN_REG:22:MEM_AFFECTED.reset
reset => registers:GEN_REG:22:IF_WB.reset
reset => registers:GEN_REG:23:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:23:BUSY.reset
reset => registers:GEN_REG:23:VALIDITY.reset
reset => registers:GEN_REG:23:DATA.reset
reset => registers:GEN_REG:23:R_AFFECTED.reset
reset => registers:GEN_REG:23:MEM_AFFECTED.reset
reset => registers:GEN_REG:23:IF_WB.reset
reset => registers:GEN_REG:24:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:24:BUSY.reset
reset => registers:GEN_REG:24:VALIDITY.reset
reset => registers:GEN_REG:24:DATA.reset
reset => registers:GEN_REG:24:R_AFFECTED.reset
reset => registers:GEN_REG:24:MEM_AFFECTED.reset
reset => registers:GEN_REG:24:IF_WB.reset
reset => registers:GEN_REG:25:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:25:BUSY.reset
reset => registers:GEN_REG:25:VALIDITY.reset
reset => registers:GEN_REG:25:DATA.reset
reset => registers:GEN_REG:25:R_AFFECTED.reset
reset => registers:GEN_REG:25:MEM_AFFECTED.reset
reset => registers:GEN_REG:25:IF_WB.reset
reset => registers:GEN_REG:26:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:26:BUSY.reset
reset => registers:GEN_REG:26:VALIDITY.reset
reset => registers:GEN_REG:26:DATA.reset
reset => registers:GEN_REG:26:R_AFFECTED.reset
reset => registers:GEN_REG:26:MEM_AFFECTED.reset
reset => registers:GEN_REG:26:IF_WB.reset
reset => registers:GEN_REG:27:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:27:BUSY.reset
reset => registers:GEN_REG:27:VALIDITY.reset
reset => registers:GEN_REG:27:DATA.reset
reset => registers:GEN_REG:27:R_AFFECTED.reset
reset => registers:GEN_REG:27:MEM_AFFECTED.reset
reset => registers:GEN_REG:27:IF_WB.reset
reset => registers:GEN_REG:28:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:28:BUSY.reset
reset => registers:GEN_REG:28:VALIDITY.reset
reset => registers:GEN_REG:28:DATA.reset
reset => registers:GEN_REG:28:R_AFFECTED.reset
reset => registers:GEN_REG:28:MEM_AFFECTED.reset
reset => registers:GEN_REG:28:IF_WB.reset
reset => registers:GEN_REG:29:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:29:BUSY.reset
reset => registers:GEN_REG:29:VALIDITY.reset
reset => registers:GEN_REG:29:DATA.reset
reset => registers:GEN_REG:29:R_AFFECTED.reset
reset => registers:GEN_REG:29:MEM_AFFECTED.reset
reset => registers:GEN_REG:29:IF_WB.reset
reset => registers:GEN_REG:30:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:30:BUSY.reset
reset => registers:GEN_REG:30:VALIDITY.reset
reset => registers:GEN_REG:30:DATA.reset
reset => registers:GEN_REG:30:R_AFFECTED.reset
reset => registers:GEN_REG:30:MEM_AFFECTED.reset
reset => registers:GEN_REG:30:IF_WB.reset
reset => registers:GEN_REG:31:INSTRUCTION_TYPE.reset
reset => registers:GEN_REG:31:BUSY.reset
reset => registers:GEN_REG:31:VALIDITY.reset
reset => registers:GEN_REG:31:DATA.reset
reset => registers:GEN_REG:31:R_AFFECTED.reset
reset => registers:GEN_REG:31:MEM_AFFECTED.reset
reset => registers:GEN_REG:31:IF_WB.reset
reset => registers:top_pointer.reset
reset => registers:bottom_pointer.reset
reset => registers:stall_manage.reset
clk => registers:GEN_REG:0:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:0:BUSY.clk
clk => registers:GEN_REG:0:VALIDITY.clk
clk => registers:GEN_REG:0:DATA.clk
clk => registers:GEN_REG:0:R_AFFECTED.clk
clk => registers:GEN_REG:0:MEM_AFFECTED.clk
clk => registers:GEN_REG:0:IF_WB.clk
clk => registers:GEN_REG:1:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:1:BUSY.clk
clk => registers:GEN_REG:1:VALIDITY.clk
clk => registers:GEN_REG:1:DATA.clk
clk => registers:GEN_REG:1:R_AFFECTED.clk
clk => registers:GEN_REG:1:MEM_AFFECTED.clk
clk => registers:GEN_REG:1:IF_WB.clk
clk => registers:GEN_REG:2:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:2:BUSY.clk
clk => registers:GEN_REG:2:VALIDITY.clk
clk => registers:GEN_REG:2:DATA.clk
clk => registers:GEN_REG:2:R_AFFECTED.clk
clk => registers:GEN_REG:2:MEM_AFFECTED.clk
clk => registers:GEN_REG:2:IF_WB.clk
clk => registers:GEN_REG:3:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:3:BUSY.clk
clk => registers:GEN_REG:3:VALIDITY.clk
clk => registers:GEN_REG:3:DATA.clk
clk => registers:GEN_REG:3:R_AFFECTED.clk
clk => registers:GEN_REG:3:MEM_AFFECTED.clk
clk => registers:GEN_REG:3:IF_WB.clk
clk => registers:GEN_REG:4:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:4:BUSY.clk
clk => registers:GEN_REG:4:VALIDITY.clk
clk => registers:GEN_REG:4:DATA.clk
clk => registers:GEN_REG:4:R_AFFECTED.clk
clk => registers:GEN_REG:4:MEM_AFFECTED.clk
clk => registers:GEN_REG:4:IF_WB.clk
clk => registers:GEN_REG:5:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:5:BUSY.clk
clk => registers:GEN_REG:5:VALIDITY.clk
clk => registers:GEN_REG:5:DATA.clk
clk => registers:GEN_REG:5:R_AFFECTED.clk
clk => registers:GEN_REG:5:MEM_AFFECTED.clk
clk => registers:GEN_REG:5:IF_WB.clk
clk => registers:GEN_REG:6:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:6:BUSY.clk
clk => registers:GEN_REG:6:VALIDITY.clk
clk => registers:GEN_REG:6:DATA.clk
clk => registers:GEN_REG:6:R_AFFECTED.clk
clk => registers:GEN_REG:6:MEM_AFFECTED.clk
clk => registers:GEN_REG:6:IF_WB.clk
clk => registers:GEN_REG:7:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:7:BUSY.clk
clk => registers:GEN_REG:7:VALIDITY.clk
clk => registers:GEN_REG:7:DATA.clk
clk => registers:GEN_REG:7:R_AFFECTED.clk
clk => registers:GEN_REG:7:MEM_AFFECTED.clk
clk => registers:GEN_REG:7:IF_WB.clk
clk => registers:GEN_REG:8:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:8:BUSY.clk
clk => registers:GEN_REG:8:VALIDITY.clk
clk => registers:GEN_REG:8:DATA.clk
clk => registers:GEN_REG:8:R_AFFECTED.clk
clk => registers:GEN_REG:8:MEM_AFFECTED.clk
clk => registers:GEN_REG:8:IF_WB.clk
clk => registers:GEN_REG:9:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:9:BUSY.clk
clk => registers:GEN_REG:9:VALIDITY.clk
clk => registers:GEN_REG:9:DATA.clk
clk => registers:GEN_REG:9:R_AFFECTED.clk
clk => registers:GEN_REG:9:MEM_AFFECTED.clk
clk => registers:GEN_REG:9:IF_WB.clk
clk => registers:GEN_REG:10:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:10:BUSY.clk
clk => registers:GEN_REG:10:VALIDITY.clk
clk => registers:GEN_REG:10:DATA.clk
clk => registers:GEN_REG:10:R_AFFECTED.clk
clk => registers:GEN_REG:10:MEM_AFFECTED.clk
clk => registers:GEN_REG:10:IF_WB.clk
clk => registers:GEN_REG:11:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:11:BUSY.clk
clk => registers:GEN_REG:11:VALIDITY.clk
clk => registers:GEN_REG:11:DATA.clk
clk => registers:GEN_REG:11:R_AFFECTED.clk
clk => registers:GEN_REG:11:MEM_AFFECTED.clk
clk => registers:GEN_REG:11:IF_WB.clk
clk => registers:GEN_REG:12:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:12:BUSY.clk
clk => registers:GEN_REG:12:VALIDITY.clk
clk => registers:GEN_REG:12:DATA.clk
clk => registers:GEN_REG:12:R_AFFECTED.clk
clk => registers:GEN_REG:12:MEM_AFFECTED.clk
clk => registers:GEN_REG:12:IF_WB.clk
clk => registers:GEN_REG:13:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:13:BUSY.clk
clk => registers:GEN_REG:13:VALIDITY.clk
clk => registers:GEN_REG:13:DATA.clk
clk => registers:GEN_REG:13:R_AFFECTED.clk
clk => registers:GEN_REG:13:MEM_AFFECTED.clk
clk => registers:GEN_REG:13:IF_WB.clk
clk => registers:GEN_REG:14:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:14:BUSY.clk
clk => registers:GEN_REG:14:VALIDITY.clk
clk => registers:GEN_REG:14:DATA.clk
clk => registers:GEN_REG:14:R_AFFECTED.clk
clk => registers:GEN_REG:14:MEM_AFFECTED.clk
clk => registers:GEN_REG:14:IF_WB.clk
clk => registers:GEN_REG:15:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:15:BUSY.clk
clk => registers:GEN_REG:15:VALIDITY.clk
clk => registers:GEN_REG:15:DATA.clk
clk => registers:GEN_REG:15:R_AFFECTED.clk
clk => registers:GEN_REG:15:MEM_AFFECTED.clk
clk => registers:GEN_REG:15:IF_WB.clk
clk => registers:GEN_REG:16:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:16:BUSY.clk
clk => registers:GEN_REG:16:VALIDITY.clk
clk => registers:GEN_REG:16:DATA.clk
clk => registers:GEN_REG:16:R_AFFECTED.clk
clk => registers:GEN_REG:16:MEM_AFFECTED.clk
clk => registers:GEN_REG:16:IF_WB.clk
clk => registers:GEN_REG:17:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:17:BUSY.clk
clk => registers:GEN_REG:17:VALIDITY.clk
clk => registers:GEN_REG:17:DATA.clk
clk => registers:GEN_REG:17:R_AFFECTED.clk
clk => registers:GEN_REG:17:MEM_AFFECTED.clk
clk => registers:GEN_REG:17:IF_WB.clk
clk => registers:GEN_REG:18:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:18:BUSY.clk
clk => registers:GEN_REG:18:VALIDITY.clk
clk => registers:GEN_REG:18:DATA.clk
clk => registers:GEN_REG:18:R_AFFECTED.clk
clk => registers:GEN_REG:18:MEM_AFFECTED.clk
clk => registers:GEN_REG:18:IF_WB.clk
clk => registers:GEN_REG:19:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:19:BUSY.clk
clk => registers:GEN_REG:19:VALIDITY.clk
clk => registers:GEN_REG:19:DATA.clk
clk => registers:GEN_REG:19:R_AFFECTED.clk
clk => registers:GEN_REG:19:MEM_AFFECTED.clk
clk => registers:GEN_REG:19:IF_WB.clk
clk => registers:GEN_REG:20:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:20:BUSY.clk
clk => registers:GEN_REG:20:VALIDITY.clk
clk => registers:GEN_REG:20:DATA.clk
clk => registers:GEN_REG:20:R_AFFECTED.clk
clk => registers:GEN_REG:20:MEM_AFFECTED.clk
clk => registers:GEN_REG:20:IF_WB.clk
clk => registers:GEN_REG:21:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:21:BUSY.clk
clk => registers:GEN_REG:21:VALIDITY.clk
clk => registers:GEN_REG:21:DATA.clk
clk => registers:GEN_REG:21:R_AFFECTED.clk
clk => registers:GEN_REG:21:MEM_AFFECTED.clk
clk => registers:GEN_REG:21:IF_WB.clk
clk => registers:GEN_REG:22:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:22:BUSY.clk
clk => registers:GEN_REG:22:VALIDITY.clk
clk => registers:GEN_REG:22:DATA.clk
clk => registers:GEN_REG:22:R_AFFECTED.clk
clk => registers:GEN_REG:22:MEM_AFFECTED.clk
clk => registers:GEN_REG:22:IF_WB.clk
clk => registers:GEN_REG:23:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:23:BUSY.clk
clk => registers:GEN_REG:23:VALIDITY.clk
clk => registers:GEN_REG:23:DATA.clk
clk => registers:GEN_REG:23:R_AFFECTED.clk
clk => registers:GEN_REG:23:MEM_AFFECTED.clk
clk => registers:GEN_REG:23:IF_WB.clk
clk => registers:GEN_REG:24:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:24:BUSY.clk
clk => registers:GEN_REG:24:VALIDITY.clk
clk => registers:GEN_REG:24:DATA.clk
clk => registers:GEN_REG:24:R_AFFECTED.clk
clk => registers:GEN_REG:24:MEM_AFFECTED.clk
clk => registers:GEN_REG:24:IF_WB.clk
clk => registers:GEN_REG:25:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:25:BUSY.clk
clk => registers:GEN_REG:25:VALIDITY.clk
clk => registers:GEN_REG:25:DATA.clk
clk => registers:GEN_REG:25:R_AFFECTED.clk
clk => registers:GEN_REG:25:MEM_AFFECTED.clk
clk => registers:GEN_REG:25:IF_WB.clk
clk => registers:GEN_REG:26:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:26:BUSY.clk
clk => registers:GEN_REG:26:VALIDITY.clk
clk => registers:GEN_REG:26:DATA.clk
clk => registers:GEN_REG:26:R_AFFECTED.clk
clk => registers:GEN_REG:26:MEM_AFFECTED.clk
clk => registers:GEN_REG:26:IF_WB.clk
clk => registers:GEN_REG:27:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:27:BUSY.clk
clk => registers:GEN_REG:27:VALIDITY.clk
clk => registers:GEN_REG:27:DATA.clk
clk => registers:GEN_REG:27:R_AFFECTED.clk
clk => registers:GEN_REG:27:MEM_AFFECTED.clk
clk => registers:GEN_REG:27:IF_WB.clk
clk => registers:GEN_REG:28:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:28:BUSY.clk
clk => registers:GEN_REG:28:VALIDITY.clk
clk => registers:GEN_REG:28:DATA.clk
clk => registers:GEN_REG:28:R_AFFECTED.clk
clk => registers:GEN_REG:28:MEM_AFFECTED.clk
clk => registers:GEN_REG:28:IF_WB.clk
clk => registers:GEN_REG:29:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:29:BUSY.clk
clk => registers:GEN_REG:29:VALIDITY.clk
clk => registers:GEN_REG:29:DATA.clk
clk => registers:GEN_REG:29:R_AFFECTED.clk
clk => registers:GEN_REG:29:MEM_AFFECTED.clk
clk => registers:GEN_REG:29:IF_WB.clk
clk => registers:GEN_REG:30:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:30:BUSY.clk
clk => registers:GEN_REG:30:VALIDITY.clk
clk => registers:GEN_REG:30:DATA.clk
clk => registers:GEN_REG:30:R_AFFECTED.clk
clk => registers:GEN_REG:30:MEM_AFFECTED.clk
clk => registers:GEN_REG:30:IF_WB.clk
clk => registers:GEN_REG:31:INSTRUCTION_TYPE.clk
clk => registers:GEN_REG:31:BUSY.clk
clk => registers:GEN_REG:31:VALIDITY.clk
clk => registers:GEN_REG:31:DATA.clk
clk => registers:GEN_REG:31:R_AFFECTED.clk
clk => registers:GEN_REG:31:MEM_AFFECTED.clk
clk => registers:GEN_REG:31:IF_WB.clk
clk => registers:top_pointer.clk
clk => registers:bottom_pointer.clk
clk => registers:stall_manage.clk
stall_out <= registers:stall_manage.output[0]
broadcast[4][0] => ~NO_FANOUT~
broadcast[4][1] => ~NO_FANOUT~
broadcast[4][2] => ~NO_FANOUT~
broadcast[4][3] => ~NO_FANOUT~
broadcast[4][4] => ~NO_FANOUT~
broadcast[4][5] => ~NO_FANOUT~
broadcast[4][6] => ~NO_FANOUT~
broadcast[4][7] => ~NO_FANOUT~
broadcast[4][8] => ~NO_FANOUT~
broadcast[4][9] => ~NO_FANOUT~
broadcast[4][10] => ~NO_FANOUT~
broadcast[4][11] => ~NO_FANOUT~
broadcast[4][12] => ~NO_FANOUT~
broadcast[4][13] => ~NO_FANOUT~
broadcast[4][14] => ~NO_FANOUT~
broadcast[4][15] => ~NO_FANOUT~
broadcast[4][16] => ~NO_FANOUT~
broadcast[4][17] => ~NO_FANOUT~
broadcast[4][18] => ~NO_FANOUT~
broadcast[4][19] => ~NO_FANOUT~
broadcast[4][20] => ~NO_FANOUT~
broadcast[4][21] => ~NO_FANOUT~
broadcast[3][0] => ~NO_FANOUT~
broadcast[3][1] => ~NO_FANOUT~
broadcast[3][2] => ~NO_FANOUT~
broadcast[3][3] => ~NO_FANOUT~
broadcast[3][4] => ~NO_FANOUT~
broadcast[3][5] => ~NO_FANOUT~
broadcast[3][6] => ~NO_FANOUT~
broadcast[3][7] => ~NO_FANOUT~
broadcast[3][8] => ~NO_FANOUT~
broadcast[3][9] => ~NO_FANOUT~
broadcast[3][10] => ~NO_FANOUT~
broadcast[3][11] => ~NO_FANOUT~
broadcast[3][12] => ~NO_FANOUT~
broadcast[3][13] => ~NO_FANOUT~
broadcast[3][14] => ~NO_FANOUT~
broadcast[3][15] => ~NO_FANOUT~
broadcast[3][16] => ~NO_FANOUT~
broadcast[3][17] => ~NO_FANOUT~
broadcast[3][18] => ~NO_FANOUT~
broadcast[3][19] => ~NO_FANOUT~
broadcast[3][20] => ~NO_FANOUT~
broadcast[3][21] => ~NO_FANOUT~
broadcast[2][0] => ~NO_FANOUT~
broadcast[2][1] => ~NO_FANOUT~
broadcast[2][2] => ~NO_FANOUT~
broadcast[2][3] => ~NO_FANOUT~
broadcast[2][4] => ~NO_FANOUT~
broadcast[2][5] => ~NO_FANOUT~
broadcast[2][6] => ~NO_FANOUT~
broadcast[2][7] => ~NO_FANOUT~
broadcast[2][8] => ~NO_FANOUT~
broadcast[2][9] => ~NO_FANOUT~
broadcast[2][10] => ~NO_FANOUT~
broadcast[2][11] => ~NO_FANOUT~
broadcast[2][12] => ~NO_FANOUT~
broadcast[2][13] => ~NO_FANOUT~
broadcast[2][14] => ~NO_FANOUT~
broadcast[2][15] => ~NO_FANOUT~
broadcast[2][16] => ~NO_FANOUT~
broadcast[2][17] => ~NO_FANOUT~
broadcast[2][18] => ~NO_FANOUT~
broadcast[2][19] => ~NO_FANOUT~
broadcast[2][20] => ~NO_FANOUT~
broadcast[2][21] => ~NO_FANOUT~
broadcast[1][0] => ~NO_FANOUT~
broadcast[1][1] => ~NO_FANOUT~
broadcast[1][2] => ~NO_FANOUT~
broadcast[1][3] => ~NO_FANOUT~
broadcast[1][4] => ~NO_FANOUT~
broadcast[1][5] => ~NO_FANOUT~
broadcast[1][6] => ~NO_FANOUT~
broadcast[1][7] => ~NO_FANOUT~
broadcast[1][8] => ~NO_FANOUT~
broadcast[1][9] => ~NO_FANOUT~
broadcast[1][10] => ~NO_FANOUT~
broadcast[1][11] => ~NO_FANOUT~
broadcast[1][12] => ~NO_FANOUT~
broadcast[1][13] => ~NO_FANOUT~
broadcast[1][14] => ~NO_FANOUT~
broadcast[1][15] => ~NO_FANOUT~
broadcast[1][16] => ~NO_FANOUT~
broadcast[1][17] => ~NO_FANOUT~
broadcast[1][18] => ~NO_FANOUT~
broadcast[1][19] => ~NO_FANOUT~
broadcast[1][20] => ~NO_FANOUT~
broadcast[1][21] => ~NO_FANOUT~
broadcast[0][0] => ~NO_FANOUT~
broadcast[0][1] => ~NO_FANOUT~
broadcast[0][2] => ~NO_FANOUT~
broadcast[0][3] => ~NO_FANOUT~
broadcast[0][4] => ~NO_FANOUT~
broadcast[0][5] => ~NO_FANOUT~
broadcast[0][6] => ~NO_FANOUT~
broadcast[0][7] => ~NO_FANOUT~
broadcast[0][8] => ~NO_FANOUT~
broadcast[0][9] => ~NO_FANOUT~
broadcast[0][10] => ~NO_FANOUT~
broadcast[0][11] => ~NO_FANOUT~
broadcast[0][12] => ~NO_FANOUT~
broadcast[0][13] => ~NO_FANOUT~
broadcast[0][14] => ~NO_FANOUT~
broadcast[0][15] => ~NO_FANOUT~
broadcast[0][16] => ~NO_FANOUT~
broadcast[0][17] => ~NO_FANOUT~
broadcast[0][18] => ~NO_FANOUT~
broadcast[0][19] => ~NO_FANOUT~
broadcast[0][20] => ~NO_FANOUT~
broadcast[0][21] => ~NO_FANOUT~
instruction1[0] => top_en.IN0
instruction1[1] => ~NO_FANOUT~
instruction1[2] => ~NO_FANOUT~
instruction1[3] => ~NO_FANOUT~
instruction1[4] => ~NO_FANOUT~
instruction1[5] => ~NO_FANOUT~
instruction1[6] => ~NO_FANOUT~
instruction1[7] => ~NO_FANOUT~
instruction1[8] => ~NO_FANOUT~
instruction1[9] => ~NO_FANOUT~
instruction1[10] => ~NO_FANOUT~
instruction1[11] => ~NO_FANOUT~
instruction1[12] => ~NO_FANOUT~
instruction1[13] => ~NO_FANOUT~
instruction1[14] => ~NO_FANOUT~
instruction1[15] => ~NO_FANOUT~
instruction1[16] => ~NO_FANOUT~
instruction1[17] => ~NO_FANOUT~
instruction1[18] => ~NO_FANOUT~
instruction1[19] => ~NO_FANOUT~
instruction1[20] => ~NO_FANOUT~
instruction1[21] => ~NO_FANOUT~
instruction1[22] => ~NO_FANOUT~
instruction2[0] => top_en.IN1
instruction2[1] => ~NO_FANOUT~
instruction2[2] => ~NO_FANOUT~
instruction2[3] => ~NO_FANOUT~
instruction2[4] => ~NO_FANOUT~
instruction2[5] => ~NO_FANOUT~
instruction2[6] => ~NO_FANOUT~
instruction2[7] => ~NO_FANOUT~
instruction2[8] => ~NO_FANOUT~
instruction2[9] => ~NO_FANOUT~
instruction2[10] => ~NO_FANOUT~
instruction2[11] => ~NO_FANOUT~
instruction2[12] => ~NO_FANOUT~
instruction2[13] => ~NO_FANOUT~
instruction2[14] => ~NO_FANOUT~
instruction2[15] => ~NO_FANOUT~
instruction2[16] => ~NO_FANOUT~
instruction2[17] => ~NO_FANOUT~
instruction2[18] => ~NO_FANOUT~
instruction2[19] => ~NO_FANOUT~
instruction2[20] => ~NO_FANOUT~
instruction2[21] => ~NO_FANOUT~
instruction2[22] => ~NO_FANOUT~
inst1_tag[0] <= inst1_tag.DB_MAX_OUTPUT_PORT_TYPE
inst1_tag[1] <= inst1_tag.DB_MAX_OUTPUT_PORT_TYPE
inst1_tag[2] <= inst1_tag.DB_MAX_OUTPUT_PORT_TYPE
inst1_tag[3] <= inst1_tag.DB_MAX_OUTPUT_PORT_TYPE
inst1_tag[4] <= inst1_tag.DB_MAX_OUTPUT_PORT_TYPE
inst2_tag[0] <= inst2_tag.DB_MAX_OUTPUT_PORT_TYPE
inst2_tag[1] <= inst2_tag.DB_MAX_OUTPUT_PORT_TYPE
inst2_tag[2] <= inst2_tag.DB_MAX_OUTPUT_PORT_TYPE
inst2_tag[3] <= inst2_tag.DB_MAX_OUTPUT_PORT_TYPE
inst2_tag[4] <= inst2_tag.DB_MAX_OUTPUT_PORT_TYPE
complete1[0] <= complete1.DB_MAX_OUTPUT_PORT_TYPE
complete1[1] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
complete1[2] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
complete1[3] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
complete1[4] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
complete1[5] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
complete1[6] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
complete1[7] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
complete1[8] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
complete1[9] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
complete1[10] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
complete1[11] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
complete1[12] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
complete1[13] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
complete1[14] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
complete1[15] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
complete1[16] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
complete1[17] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
complete1[18] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
complete1[19] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
complete1[20] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
complete1[21] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
complete1[22] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
complete1[23] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
complete1[24] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
complete1[25] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
complete1[26] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
complete1[27] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
complete1[28] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
complete1[29] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
complete1[30] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
complete1[31] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
complete1[32] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
complete1[33] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
complete1[34] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
complete1[35] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
complete1[36] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
complete1[37] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
complete2[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
complete2[1] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
complete2[2] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
complete2[3] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
complete2[4] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
complete2[5] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
complete2[6] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
complete2[7] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
complete2[8] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
complete2[9] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
complete2[10] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
complete2[11] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
complete2[12] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
complete2[13] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
complete2[14] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
complete2[15] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
complete2[16] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
complete2[17] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
complete2[18] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
complete2[19] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
complete2[20] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
complete2[21] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
complete2[22] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
complete2[23] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
complete2[24] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
complete2[25] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
complete2[26] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
complete2[27] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
complete2[28] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
complete2[29] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
complete2[30] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
complete2[31] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
complete2[32] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
complete2[33] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
complete2[34] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
complete2[35] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
complete2[36] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
complete2[37] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:0:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:1:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:2:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:3:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:4:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:5:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:6:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:7:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:8:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:9:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:10:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:11:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:12:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:13:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:14:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:15:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:16:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:17:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:18:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:19:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:20:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:21:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:22:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:23:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:24:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:25:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:26:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:27:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:28:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:29:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:30:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:INSTRUCTION_TYPE
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
enable => data[0].ENA
enable => data[1].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
reset => data[0].ACLR
reset => data[1].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:BUSY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:VALIDITY
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:DATA
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:R_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:MEM_AFFECTED
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
input[5] => data[5].DATAIN
input[6] => data[6].DATAIN
input[7] => data[7].DATAIN
input[8] => data[8].DATAIN
input[9] => data[9].DATAIN
input[10] => data[10].DATAIN
input[11] => data[11].DATAIN
input[12] => data[12].DATAIN
input[13] => data[13].DATAIN
input[14] => data[14].DATAIN
input[15] => data[15].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
enable => data[5].ENA
enable => data[6].ENA
enable => data[7].ENA
enable => data[8].ENA
enable => data[9].ENA
enable => data[10].ENA
enable => data[11].ENA
enable => data[12].ENA
enable => data[13].ENA
enable => data[14].ENA
enable => data[15].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:\GEN_REG:31:IF_WB
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:top_pointer
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:bottom_pointer
input[0] => data[0].DATAIN
input[1] => data[1].DATAIN
input[2] => data[2].DATAIN
input[3] => data[3].DATAIN
input[4] => data[4].DATAIN
enable => data[0].ENA
enable => data[1].ENA
enable => data[2].ENA
enable => data[3].ENA
enable => data[4].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR


|fetch_decode_rf|register_file:reg_file|ROB:reorder|adds:adder0
data1[0] => Add0.IN5
data1[1] => Add0.IN4
data1[2] => Add0.IN3
data1[3] => Add0.IN2
data1[4] => Add0.IN1
data2[0] => Add0.IN10
data2[1] => Add0.IN9
data2[2] => Add0.IN8
data2[3] => Add0.IN7
data2[4] => Add0.IN6
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|register_file:reg_file|ROB:reorder|adds:adder1
data1[0] => Add0.IN5
data1[1] => Add0.IN4
data1[2] => Add0.IN3
data1[3] => Add0.IN2
data1[4] => Add0.IN1
data2[0] => Add0.IN10
data2[1] => Add0.IN9
data2[2] => Add0.IN8
data2[3] => Add0.IN7
data2[4] => Add0.IN6
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|register_file:reg_file|ROB:reorder|adds:adder2
data1[0] => Add0.IN5
data1[1] => Add0.IN4
data1[2] => Add0.IN3
data1[3] => Add0.IN2
data1[4] => Add0.IN1
data2[0] => Add0.IN10
data2[1] => Add0.IN9
data2[2] => Add0.IN8
data2[3] => Add0.IN7
data2[4] => Add0.IN6
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|register_file:reg_file|ROB:reorder|adds:adder3
data1[0] => Add0.IN5
data1[1] => Add0.IN4
data1[2] => Add0.IN3
data1[3] => Add0.IN2
data1[4] => Add0.IN1
data2[0] => Add0.IN10
data2[1] => Add0.IN9
data2[2] => Add0.IN8
data2[3] => Add0.IN7
data2[4] => Add0.IN6
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fetch_decode_rf|register_file:reg_file|ROB:reorder|registers:stall_manage
input[0] => data[0].DATAIN
enable => data[0].ENA
output[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
clk => data[0].CLK
reset => data[0].ACLR


