
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.
Flattening unmatched subcell hgu_sw_cap in circuit hgu_delay_no_code (1)(8 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_delay_no_code (1)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_delay_no_code (1)(2 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)

Class hgu_delay_no_code (0):  Merged 13 parallel devices.
Class hgu_delay_no_code (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (9->2)             |sky130_fd_pr__pfet_01v8 (9->2)             
sky130_fd_pr__nfet_01v8 (30->25)           |sky130_fd_pr__nfet_01v8 (29->25)           
sky130_fd_pr__pfet_01v8_hvt (12->11)       |sky130_fd_pr__pfet_01v8_hvt (11)           
Number of devices: 38                      |Number of devices: 38                      
Number of nets: 40                         |Number of nets: 40                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
IN                                         |IN                                         
x10.A                                      |code[3] **Mismatch**                       
OUT                                        |OUT                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
x2.SW                                      |code[0] **Mismatch**                       
code[1]                                    |code[1]                                    
code[2]                                    |code[2]                                    
x7.SW                                      |code_offset **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for hgu_delay_no_code and hgu_delay_no_code altered to match.
Device classes hgu_delay_no_code and hgu_delay_no_code are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (20)               |sky130_fd_pr__nfet_01v8 (20)               
sky130_fd_pr__pfet_01v8_hvt (20)           |sky130_fd_pr__pfet_01v8_hvt (20)           
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
SET_B                                      |SET_B                                      
VGND                                       |VGND                                       
D                                          |D                                          
RESET_B                                    |RESET_B                                    
Q                                          |Q                                          
Q_N                                        |Q_N                                        
CLK                                        |CLK                                        
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfbbp_1 and sky130_fd_sc_hd__dfbbp_1 are equivalent.

Subcircuit summary:
Circuit 1: hgu_sarlogic_retimer            |Circuit 2: hgu_sarlogic_retimer            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__buf_2 (1)                 |sky130_fd_sc_hd__buf_2 (1)                 
hgu_delay_no_code (1)                      |hgu_delay_no_code (1)                      
sky130_fd_sc_hd__dfbbp_1 (8)               |sky130_fd_sc_hd__dfbbp_1 (8)               
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_sarlogic_retimer            |Circuit 2: hgu_sarlogic_retimer            
-------------------------------------------|-------------------------------------------
sar_logic[0]                               |sar_logic[0]                               
sar_logic[1]                               |sar_logic[1]                               
sar_logic[2]                               |sar_logic[2]                               
sar_logic[3]                               |sar_logic[3]                               
sar_logic[4]                               |sar_logic[4]                               
sar_logic[5]                               |sar_logic[5]                               
sar_logic[6]                               |sar_logic[6]                               
sar_logic[7]                               |sar_logic[7]                               
sar_retimer[0]                             |sar_retimer[0]                             
sar_retimer[1]                             |sar_retimer[1]                             
sar_retimer[2]                             |sar_retimer[2]                             
sar_retimer[3]                             |sar_retimer[3]                             
sar_retimer[4]                             |sar_retimer[4]                             
sar_retimer[5]                             |sar_retimer[5]                             
sar_retimer[6]                             |sar_retimer[6]                             
sar_retimer[7]                             |sar_retimer[7]                             
eob                                        |eob                                        
delay_code[0]                              |delay_code[0]                              
delay_code[1]                              |delay_code[1]                              
delay_code[2]                              |delay_code[2]                              
delay_code[3]                              |delay_code[3]                              
delay_offset                               |delay_offset                               
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_sarlogic_retimer and hgu_sarlogic_retimer are equivalent.

Final result: Circuits match uniquely.
.
