<profile>

<section name = "Vitis HLS Report for 'sobel_Pipeline_VITIS_LOOP_118_3'" level="0">
<item name = "Date">Sat Oct 11 17:25:54 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sobel_opt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.665 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 1288, 90.000 ns, 12.880 us, 9, 1288, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_118_3">5, 1284, 6, 1, 1, 1 ~ 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 353, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 27, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 238, -</column>
<column name="Register">-, -, 358, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_8_1_1_U9">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_8_1_1_U10">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_8_1_1_U11">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="A00_fu_711_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln13_1_fu_655_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln13_fu_665_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln18_fu_671_p2">+, 0, 0, 13, 10, 10</column>
<column name="col_3_fu_475_p2">+, 0, 0, 14, 13, 1</column>
<column name="out_pix_4_fu_841_p2">+, 0, 0, 11, 11, 11</column>
<column name="out_pix_fu_774_p2">+, 0, 0, 11, 11, 11</column>
<column name="sobel_1_fu_909_p2">+, 0, 0, 15, 8, 8</column>
<column name="temp_fu_913_p2">+, 0, 0, 14, 9, 9</column>
<column name="S00_fu_701_p2">-, 0, 0, 13, 10, 10</column>
<column name="out_pix_5_fu_765_p2">-, 0, 0, 11, 11, 11</column>
<column name="out_pix_6_fu_717_p2">-, 0, 0, 11, 11, 11</column>
<column name="out_pix_7_fu_836_p2">-, 0, 0, 11, 11, 11</column>
<column name="ap_block_state3_pp0_stage0_iter1_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_701">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_705">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_708">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op74_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="data_p_last_fu_486_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i126_fu_414_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln118_fu_470_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln141_fu_481_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln24_fu_798_p2">icmp, 0, 0, 11, 3, 1</column>
<column name="icmp_ln46_fu_865_p2">icmp, 0, 0, 11, 3, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln28_fu_822_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln50_fu_889_p2">or, 0, 0, 2, 1, 1</column>
<column name="dst_TDATA">select, 0, 0, 8, 1, 2</column>
<column name="g_x_fu_828_p3">select, 0, 0, 8, 1, 8</column>
<column name="g_y_fu_895_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln28_fu_814_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln50_fu_881_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln28_fu_808_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_fu_875_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="LineBuffer_1_address0_local">14, 3, 11, 33</column>
<column name="LineBuffer_1_d0_local">14, 3, 8, 24</column>
<column name="LineBuffer_2_address0_local">14, 3, 11, 33</column>
<column name="LineBuffer_2_d0_local">14, 3, 8, 24</column>
<column name="LineBuffer_address0_local">14, 3, 11, 33</column>
<column name="LineBuffer_d0_local">14, 3, 8, 24</column>
<column name="WindowBuffer_18_out_o">14, 3, 8, 24</column>
<column name="WindowBuffer_19_fu_166">9, 2, 8, 16</column>
<column name="WindowBuffer_20_out_o">14, 3, 8, 24</column>
<column name="WindowBuffer_21_fu_174">9, 2, 8, 16</column>
<column name="WindowBuffer_22_out_o">14, 3, 8, 24</column>
<column name="WindowBuffer_23_fu_170">9, 2, 8, 16</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="col_2_fu_158">9, 2, 13, 26</column>
<column name="data_p_strb_fu_162">9, 2, 1, 2</column>
<column name="dst_TDATA_blk_n">9, 2, 1, 2</column>
<column name="src_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="WindowBuffer_19_fu_166">8, 0, 8, 0</column>
<column name="WindowBuffer_19_load_reg_1061">8, 0, 8, 0</column>
<column name="WindowBuffer_21_fu_174">8, 0, 8, 0</column>
<column name="WindowBuffer_21_load_reg_1071">8, 0, 8, 0</column>
<column name="WindowBuffer_23_fu_170">8, 0, 8, 0</column>
<column name="WindowBuffer_23_load_reg_1066">8, 0, 8, 0</column>
<column name="add_ln13_reg_1086">10, 0, 10, 0</column>
<column name="add_ln18_reg_1091">10, 0, 10, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="cmp_i_i126_reg_1021">1, 0, 1, 0</column>
<column name="col_2_fu_158">13, 0, 13, 0</column>
<column name="col_reg_1025">13, 0, 13, 0</column>
<column name="col_reg_1025_pp0_iter1_reg">13, 0, 13, 0</column>
<column name="data_p_last_reg_1036">1, 0, 1, 0</column>
<column name="data_p_strb_4_reg_1041">1, 0, 1, 0</column>
<column name="data_p_strb_fu_162">1, 0, 1, 0</column>
<column name="g_x_reg_1101">8, 0, 8, 0</column>
<column name="g_y_reg_1107">8, 0, 8, 0</column>
<column name="icmp_ln118_reg_1032">1, 0, 1, 0</column>
<column name="out_pix_6_reg_1096">11, 0, 11, 0</column>
<column name="tmp_2_reg_1081">8, 0, 8, 0</column>
<column name="tmp_reg_1076">8, 0, 8, 0</column>
<column name="data_p_last_reg_1036">64, 32, 1, 0</column>
<column name="data_p_strb_4_reg_1041">64, 32, 1, 0</column>
<column name="icmp_ln118_reg_1032">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_Pipeline_VITIS_LOOP_118_3, return value</column>
<column name="WindowBuffer_13">in, 8, ap_none, WindowBuffer_13, scalar</column>
<column name="WindowBuffer_14">in, 8, ap_none, WindowBuffer_14, scalar</column>
<column name="WindowBuffer_12">in, 8, ap_none, WindowBuffer_12, scalar</column>
<column name="WindowBuffer_17">in, 8, ap_none, WindowBuffer_17, scalar</column>
<column name="WindowBuffer_15">in, 8, ap_none, WindowBuffer_15, scalar</column>
<column name="WindowBuffer_16">in, 8, ap_none, WindowBuffer_16, scalar</column>
<column name="data_p_strb_2">in, 1, ap_none, data_p_strb_2, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="LineBuffer_address0">out, 11, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_ce0">out, 1, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_we0">out, 1, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_d0">out, 8, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_address1">out, 11, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_ce1">out, 1, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_q1">in, 8, ap_memory, LineBuffer, array</column>
<column name="LineBuffer_1_address0">out, 11, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_ce0">out, 1, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_we0">out, 1, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_d0">out, 8, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_address1">out, 11, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_ce1">out, 1, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_1_q1">in, 8, ap_memory, LineBuffer_1, array</column>
<column name="LineBuffer_2_address0">out, 11, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_ce0">out, 1, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_we0">out, 1, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_d0">out, 8, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_address1">out, 11, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_ce1">out, 1, ap_memory, LineBuffer_2, array</column>
<column name="LineBuffer_2_q1">in, 8, ap_memory, LineBuffer_2, array</column>
<column name="top">in, 2, ap_none, top, scalar</column>
<column name="mid">in, 2, ap_none, mid, scalar</column>
<column name="btm">in, 2, ap_none, btm, scalar</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="cmp_i_i80">in, 1, ap_none, cmp_i_i80, scalar</column>
<column name="dst_TDATA">out, 8, axis, dst_V_data_V, pointer</column>
<column name="dst_TREADY">in, 1, axis, dst_V_data_V, pointer</column>
<column name="dst_TVALID">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TLAST">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TKEEP">out, 1, axis, dst_V_keep_V, pointer</column>
<column name="dst_TSTRB">out, 1, axis, dst_V_strb_V, pointer</column>
<column name="src_TDATA">in, 8, axis, src_V_data_V, pointer</column>
<column name="src_TVALID">in, 1, axis, src_V_data_V, pointer</column>
<column name="src_TREADY">out, 1, axis, src_V_last_V, pointer</column>
<column name="src_TLAST">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TKEEP">in, 1, axis, src_V_keep_V, pointer</column>
<column name="src_TSTRB">in, 1, axis, src_V_strb_V, pointer</column>
<column name="zext_ln98">in, 13, ap_none, zext_ln98, scalar</column>
<column name="rows">in, 31, ap_none, rows, scalar</column>
<column name="WindowBuffer_21_out">out, 8, ap_vld, WindowBuffer_21_out, pointer</column>
<column name="WindowBuffer_21_out_ap_vld">out, 1, ap_vld, WindowBuffer_21_out, pointer</column>
<column name="WindowBuffer_23_out">out, 8, ap_vld, WindowBuffer_23_out, pointer</column>
<column name="WindowBuffer_23_out_ap_vld">out, 1, ap_vld, WindowBuffer_23_out, pointer</column>
<column name="WindowBuffer_19_out">out, 8, ap_vld, WindowBuffer_19_out, pointer</column>
<column name="WindowBuffer_19_out_ap_vld">out, 1, ap_vld, WindowBuffer_19_out, pointer</column>
<column name="WindowBuffer_22_out_i">in, 8, ap_ovld, WindowBuffer_22_out, pointer</column>
<column name="WindowBuffer_22_out_o">out, 8, ap_ovld, WindowBuffer_22_out, pointer</column>
<column name="WindowBuffer_22_out_o_ap_vld">out, 1, ap_ovld, WindowBuffer_22_out, pointer</column>
<column name="WindowBuffer_18_out_i">in, 8, ap_ovld, WindowBuffer_18_out, pointer</column>
<column name="WindowBuffer_18_out_o">out, 8, ap_ovld, WindowBuffer_18_out, pointer</column>
<column name="WindowBuffer_18_out_o_ap_vld">out, 1, ap_ovld, WindowBuffer_18_out, pointer</column>
<column name="WindowBuffer_20_out_i">in, 8, ap_ovld, WindowBuffer_20_out, pointer</column>
<column name="WindowBuffer_20_out_o">out, 8, ap_ovld, WindowBuffer_20_out, pointer</column>
<column name="WindowBuffer_20_out_o_ap_vld">out, 1, ap_ovld, WindowBuffer_20_out, pointer</column>
<column name="data_p_strb_4_out">out, 1, ap_vld, data_p_strb_4_out, pointer</column>
<column name="data_p_strb_4_out_ap_vld">out, 1, ap_vld, data_p_strb_4_out, pointer</column>
</table>
</item>
</section>
</profile>
